Analysis & Synthesis report for cycloneIII_embedded_evaluation_kit_standard
Mon May 07 11:36:14 2018
Quartus II 32-bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|altsyncram_ag81:FIFOram
  7. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master
  8. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module:i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master
  9. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master
 10. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master
 11. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master
 12. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master
 13. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master
 14. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
 15. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated
 16. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p
 17. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p
 18. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram
 19. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp
 20. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10
 21. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp
 22. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13
 23. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
 24. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
 25. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
 26. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
 27. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
 28. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
 29. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
 30. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
 31. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
 32. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
 33. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16
 34. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0
 35. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe
 36. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch
 37. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst
 38. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio
 39. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
 40. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated
 41. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
 42. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated
 43. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
 44. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated
 45. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
 46. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated
 47. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
 48. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated
 49. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
 50. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated
 51. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
 52. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated
 53. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
 54. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated
 55. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
 56. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated
 57. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
 58. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated
 59. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
 60. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated
 61. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
 62. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated
 63. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
 64. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated
 65. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
 66. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated
 67. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
 68. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated
 69. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
 70. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated
 71. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated
 72. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
 73. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
 74. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
 75. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 76. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
 77. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
 78. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 79. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
 80. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
 81. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 82. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
 83. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
 84. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 85. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
 86. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
 87. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 88. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
 89. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
 90. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 91. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
 92. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
 93. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 94. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
 95. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
 96. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
 97. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
 98. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
 99. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
100. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
101. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
102. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
103. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
104. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
105. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
106. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
107. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
108. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
109. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
110. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
111. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
112. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
113. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
114. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
115. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
116. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
117. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
118. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct
119. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
120. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
121. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
122. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
123. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated
124. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
125. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
126. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
127. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct
128. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
129. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
130. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct
131. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
132. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated
133. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk
134. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated
135. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2
136. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4
137. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5
138. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
139. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated
140. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
141. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated
142. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc
143. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave
144. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo
145. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated
146. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_t57:rdptr_g1p
147. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_pjc:wrptr_g1p
148. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|altsyncram_od11:fifo_ram
149. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp
150. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12
151. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_brp
152. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_bwp
153. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp
154. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16
155. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll
156. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component|altsyncram_m6i1:auto_generated
157. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
158. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated
159. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_g47:rdptr_g1p
160. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_cic:wrptr_g1p
161. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|altsyncram_ri31:fifo_ram
162. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
163. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe12
164. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
165. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe15
166. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
167. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated
168. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p
169. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p
170. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram
171. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp
172. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12
173. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp
174. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp
175. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp
176. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16
177. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch
178. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch
179. Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch
180. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller
181. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo
182. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
183. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
184. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component
185. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst
186. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio
187. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi
188. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi
189. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi
190. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi
191. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi
192. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi
193. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi
194. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi
195. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi
196. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi
197. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi
198. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi
199. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi
200. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi
201. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi
202. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi
203. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp
204. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component
205. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp
206. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc
207. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct
208. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin
209. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct
210. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin
211. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct
212. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin
213. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct
214. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin
215. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct
216. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin
217. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct
218. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin
219. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct
220. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin
221. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct
222. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin
223. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct
224. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin
225. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct
226. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin
227. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct
228. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin
229. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct
230. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin
231. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct
232. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin
233. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct
234. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin
235. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct
236. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin
237. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct
238. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin
239. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct
240. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin
241. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct
242. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin
243. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct
244. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin
245. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct
246. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin
247. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk
248. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component
249. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p
250. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n
251. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe
252. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x
253. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe
254. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe
255. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe
256. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe
257. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe
258. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x
259. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc
260. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mux:mux
261. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst
262. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1
263. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1
264. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
265. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
266. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller
267. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo
268. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter
269. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter
270. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter
271. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter
272. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler
273. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component
274. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller
275. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component
276. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo
277. Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo
278. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch"
279. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch"
280. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch"
281. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port"
282. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1"
283. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1"
284. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter"
285. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter"
286. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter"
287. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge"
288. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1"
289. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master|selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module:selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo"
290. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
291. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
292. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst"
293. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter"
294. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter"
295. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter"
296. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1"
297. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1"
298. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1"
299. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch"
300. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module:rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1"
301. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1"
302. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0"
303. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7"
304. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream"
305. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream"
306. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6"
307. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream"
308. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream"
309. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5"
310. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream"
311. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream"
312. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4"
313. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream"
314. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream"
315. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream"
316. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream"
317. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2"
318. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream"
319. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream"
320. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1"
321. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream"
322. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream"
323. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0"
324. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream"
325. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream"
326. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst"
327. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge"
328. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo"
329. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1"
330. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1"
331. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1"
332. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu"
333. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:dac_data_reg_inst"
334. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:control_status_reg_inst"
335. Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance"
336. Analysis & Synthesis Messages
337. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon May 07 11:36:14 2018           ;
; Quartus II 32-bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition  ;
; Revision Name                      ; cycloneIII_embedded_evaluation_kit_standard ;
; Top-level Entity Name              ; cycloneIII_embedded_evaluation_kit_standard ;
; Family                             ; Cyclone III                                 ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+
; Option                                                                     ; Setting                                     ; Default Value                               ;
+----------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+
; Device                                                                     ; EP3C25F324C6                                ;                                             ;
; Top-level entity name                                                      ; cycloneIII_embedded_evaluation_kit_standard ; cycloneIII_embedded_evaluation_kit_standard ;
; Family name                                                                ; Cyclone III                                 ; Stratix II                                  ;
; Use smart compilation                                                      ; On                                          ; Off                                         ;
; Optimization Technique                                                     ; Speed                                       ; Balanced                                    ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                                          ; Off                                         ;
; Maximum processors allowed for parallel compilation                        ; 1                                           ; 1                                           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                          ; On                                          ;
; Enable compact report table                                                ; Off                                         ; Off                                         ;
; Restructure Multiplexers                                                   ; Auto                                        ; Auto                                        ;
; Create Debugging Nodes for IP Cores                                        ; Off                                         ; Off                                         ;
; Preserve fewer node names                                                  ; On                                          ; On                                          ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                                         ; Off                                         ;
; Verilog Version                                                            ; Verilog_2001                                ; Verilog_2001                                ;
; VHDL Version                                                               ; VHDL_1993                                   ; VHDL_1993                                   ;
; State Machine Processing                                                   ; Auto                                        ; Auto                                        ;
; Safe State Machine                                                         ; Off                                         ; Off                                         ;
; Extract Verilog State Machines                                             ; On                                          ; On                                          ;
; Extract VHDL State Machines                                                ; On                                          ; On                                          ;
; Ignore Verilog initial constructs                                          ; Off                                         ; Off                                         ;
; Iteration limit for constant Verilog loops                                 ; 5000                                        ; 5000                                        ;
; Iteration limit for non-constant Verilog loops                             ; 250                                         ; 250                                         ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                                          ; On                                          ;
; Infer RAMs from Raw Logic                                                  ; On                                          ; On                                          ;
; Parallel Synthesis                                                         ; On                                          ; On                                          ;
; DSP Block Balancing                                                        ; Auto                                        ; Auto                                        ;
; NOT Gate Push-Back                                                         ; On                                          ; On                                          ;
; Power-Up Don't Care                                                        ; On                                          ; On                                          ;
; Remove Redundant Logic Cells                                               ; Off                                         ; Off                                         ;
; Remove Duplicate Registers                                                 ; On                                          ; On                                          ;
; Ignore CARRY Buffers                                                       ; Off                                         ; Off                                         ;
; Ignore CASCADE Buffers                                                     ; Off                                         ; Off                                         ;
; Ignore GLOBAL Buffers                                                      ; Off                                         ; Off                                         ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                                         ; Off                                         ;
; Ignore LCELL Buffers                                                       ; Off                                         ; Off                                         ;
; Ignore SOFT Buffers                                                        ; On                                          ; On                                          ;
; Limit AHDL Integers to 32 Bits                                             ; Off                                         ; Off                                         ;
; Carry Chain Length                                                         ; 70                                          ; 70                                          ;
; Auto Carry Chains                                                          ; On                                          ; On                                          ;
; Auto Open-Drain Pins                                                       ; On                                          ; On                                          ;
; Auto ROM Replacement                                                       ; On                                          ; On                                          ;
; Auto RAM Replacement                                                       ; On                                          ; On                                          ;
; Auto DSP Block Replacement                                                 ; On                                          ; On                                          ;
; Auto Shift Register Replacement                                            ; Auto                                        ; Auto                                        ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                                        ; Auto                                        ;
; Auto Clock Enable Replacement                                              ; On                                          ; On                                          ;
; Strict RAM Replacement                                                     ; Off                                         ; Off                                         ;
; Allow Synchronous Control Signals                                          ; On                                          ; On                                          ;
; Force Use of Synchronous Clear Signals                                     ; Off                                         ; Off                                         ;
; Auto RAM Block Balancing                                                   ; On                                          ; On                                          ;
; Auto RAM to Logic Cell Conversion                                          ; Off                                         ; Off                                         ;
; Auto Resource Sharing                                                      ; Off                                         ; Off                                         ;
; Allow Any RAM Size For Recognition                                         ; Off                                         ; Off                                         ;
; Allow Any ROM Size For Recognition                                         ; Off                                         ; Off                                         ;
; Allow Any Shift Register Size For Recognition                              ; Off                                         ; Off                                         ;
; Use LogicLock Constraints during Resource Balancing                        ; On                                          ; On                                          ;
; Ignore translate_off and synthesis_off directives                          ; Off                                         ; Off                                         ;
; Timing-Driven Synthesis                                                    ; On                                          ; On                                          ;
; Report Parameter Settings                                                  ; On                                          ; On                                          ;
; Report Source Assignments                                                  ; On                                          ; On                                          ;
; Report Connectivity Checks                                                 ; On                                          ; On                                          ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                                         ; Off                                         ;
; Synchronization Register Chain Length                                      ; 2                                           ; 2                                           ;
; PowerPlay Power Optimization                                               ; Normal compilation                          ; Normal compilation                          ;
; HDL message level                                                          ; Level2                                      ; Level2                                      ;
; Suppress Register Optimization Related Messages                            ; Off                                         ; Off                                         ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                                         ; 100                                         ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                                        ; 5000                                        ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                                         ; 100                                         ;
; Clock MUX Protection                                                       ; On                                          ; On                                          ;
; Auto Gated Clock Conversion                                                ; Off                                         ; Off                                         ;
; Block Design Naming                                                        ; Auto                                        ; Auto                                        ;
; SDC constraint protection                                                  ; Off                                         ; Off                                         ;
; Synthesis Effort                                                           ; Auto                                        ; Auto                                        ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                                          ; On                                          ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                                         ; Off                                         ;
; Analysis & Synthesis Message Level                                         ; Medium                                      ; Medium                                      ;
; Disable Register Merging Across Hierarchies                                ; Auto                                        ; Auto                                        ;
; Resource Aware Inference For Block RAM                                     ; On                                          ; On                                          ;
; Synthesis Seed                                                             ; 1                                           ; 1                                           ;
+----------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                                                 ; IP Include File                                                   ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2004     ; OpenCore     ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu                                                                                                                                                                                                                                                             ; C:/altera/13.1/mp3_player/cpu.v                                   ;
; Altera ; LPM_MULT                        ; N/A     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst                                                                                                                                                                                                        ; C:/altera/13.1/mp3_player/ip/fixed_point_multiply/mult.v          ;
; Altera ; DDR High Performance Controller ; 8.1     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram                                                                                                                                                                                                                                                 ; C:/altera/13.1/mp3_player/ddr_sdram.v                             ;
; Altera ; altmemphy                       ; 8.1     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst                                                                                                                                                           ; C:/altera/13.1/mp3_player/ddr_sdram_phy.v                         ;
; Altera ; ALTPLL                          ; N/A     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll                        ; C:/altera/13.1/mp3_player/ddr_sdram_phy_alt_mem_phy_pll.v         ;
; Altera ; DDR High Performance Controller ; N/A     ; Nov 2008     ; Licensed     ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst ; C:/altera/13.1/mp3_player/alt_mem_phy_sequencer.vhd               ;
; Altera ; DDR High Performance Controller ; N/A     ; Nov 2008     ; OpenCore     ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst                                                    ; C:/altera/13.1/mp3_player/auk_ddr_hp_controller.vhd               ;
; Altera ; ALTPLL                          ; N/A     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                                                           ; C:/altera/13.1/mp3_player/altpllpll.v                             ;
; Altera ; RAM: 1-PORT                     ; N/A     ; N/A          ; N/A          ; |cycloneIII_embedded_evaluation_kit_standard|cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram                                                                                                                                                                  ; C:/altera/13.1/mp3_player/ip/SD_Card_Controller_SPI/sd_data_ram.v ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|altsyncram_ag81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module:i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                                                        ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                                                                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                                                           ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                                                            ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                                                            ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                        ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                   ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                                                  ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                   ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; unxmaster_read_donexx0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_read_done_sync                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; unxmaster_write_donexx1                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_write_done_sync                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; unxslave_read_requestxx2                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_read_request_sync                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; unxslave_write_requestxx3                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_write_request_sync                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0                                                                                                                                                                                            ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                                                                                                                                                                      ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                                                                                                                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value    ; From            ; To                                                                                                                                                                                                                                                                                 ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DQS_FREQUENCY               ; 133.0MHz ; -               ; dqs[0].dqs_obuf                                                                                                                                                                                                                                                                    ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[0].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[1].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[2].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[3].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[4].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[5].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[6].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dqs_group[0].dq[7].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[0].dqs_obuf ; dm[0].dm_obuf                                                                                                                                                                                                                                                                      ;
; DQS_FREQUENCY               ; 133.0MHz ; -               ; dqs[1].dqs_obuf                                                                                                                                                                                                                                                                    ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[0].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[1].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[2].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[3].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[4].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[5].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[6].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dqs_group[1].dq[7].dq_ibuf                                                                                                                                                                                                                                                         ;
; DQ_GROUP                    ; 9        ; dqs[1].dqs_obuf ; dm[1].dm_obuf                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[2]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[1]~reg0                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[15]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[0]~reg0                                                                                                                                                                                                                                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[0]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[1]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[2]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[3]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[4]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[5]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[6]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[7]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[8]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[9]                                                                                                                                                                                                                                                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[10]                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[11]                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[12]                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[13]                                                                                                                                                                                                                                                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON       ; -               ; wdp_wdata_oe_2x_r[14]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[3]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[4]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[5]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[6]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[7]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[8]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[9]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[10]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[11]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[12]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[13]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[14]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_l_2x[15]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[0]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[1]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[2]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[3]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[4]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[5]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[6]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[7]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[8]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[9]~reg0                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[10]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[11]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[12]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[13]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[14]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; dio_rdata_h_2x[15]~reg0                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[2]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[3]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[4]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[5]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[6]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[7]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[8]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[9]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[10]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[11]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[12]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[13]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[14]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_n_ams[15]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[1]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[2]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[3]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[4]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[5]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[6]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[7]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[8]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[9]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[10]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[11]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[12]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[13]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[14]                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; on       ; -               ; rdata_p_ams[15]                                                                                                                                                                                                                                                                    ;
+-----------------------------+----------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                               ;
+---------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi|ddio_in_0fd:auto_generated ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                       ;
; DDIO_INPUT_REGISTER         ; HIGH        ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_INPUT_REGISTER         ; LOW         ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[0]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_1x_r[1]                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r1[1]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r2[1]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; dqs_burst_2x_r3[1]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[3]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[2]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[1]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r1[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[3]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[2]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[1]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r2[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[3]                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[3]                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[2]                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[2]                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[1]                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[1]                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[0]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[1]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[2]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[3]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[4]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[5]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[6]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[7]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[8]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[9]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[10]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[11]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[12]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[13]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[14]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_l_2x[15]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r1                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; dq_oe_2x[0]                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; NEVER ALLOW ; -    ; dq_oe_2x[0]                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[0]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[0]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[1]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[2]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_sel[3]                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[0]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[1]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[2]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[3]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[4]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[5]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[6]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[7]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[8]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[9]~reg0                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[10]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[0]~reg0                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[11]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_l_2x[1]~reg0                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[12]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[1]~reg0                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[13]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[14]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_wdata_h_2x[15]~reg0                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_1x_r                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_dm_2x_r2                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; dm_sel                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; wdp_dm_h_2x[0]~reg0                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[1]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[2]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r2[3]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[0]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[1]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[2]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_2x_r1[3]                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[1]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[2]                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; wdata_valid_1x_r[3]                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                     ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------+---------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                                    ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                             ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+---------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; ac_l_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_1t                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_2x_2r                                                                                                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; ac_l_r                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_2r                                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; ac_h_r                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------+---------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value          ; From ; To                                                                                                                                                                                                                                                                                                   ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DISABLE_DA_RULE   ; R101,C104      ; -    ; -                                                                                                                                                                                                                                                                                                    ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; ac_clk_2x                                                                                                                                                                                                                                                                                            ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; measure_clk_2x                                                                                                                                                                                                                                                                                       ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; mem_clk_2x                                                                                                                                                                                                                                                                                           ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; phy_clk_1x                                                                                                                                                                                                                                                                                           ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; postamble_clk_2x                                                                                                                                                                                                                                                                                     ;
; GLOBAL_SIGNAL     ; regional_clock ; -    ; resync_clk_2x                                                                                                                                                                                                                                                                                        ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; cs_n_clk_2x                                                                                                                                                                                                                                                                                          ;
; GLOBAL_SIGNAL     ; global_clock   ; -    ; write_clk_2x                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; clk_div_reset_ams_n_r                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reconfig_reset_ams_n_r                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on             ; -    ; scan_clk                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_inc_dec_ccd                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[2]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[1]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_select_ccd[0]                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[2]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[1]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ccd_pipe[0]                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_ams                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_r                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_2r                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on             ; -    ; seq_pll_start_reconfig_3r                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_r                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request_pulse_2r                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; on             ; -    ; pll_reprogram_request                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER ; on             ; -    ; reset_master_ams                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; on             ; -    ; global_pre_clear                                                                                                                                                                                                                                                                                     ;
+-------------------+----------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                                                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; remap_decoy_le3a                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5 ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED      ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; OFF         ; -    ; -                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER         ; HIGH    ; -    ; input_cell_h                                                                                                                                                                                                                                                                                                                                                               ;
; DDIO_INPUT_REGISTER         ; LOW     ; -    ; input_cell_l                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                                                                                ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                                                                          ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                                                                                                                                                                                                                                                                                                 ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                                                                                                                                                                                                                                                                      ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[1]                                                                                                                                                                                                                                                                             ;
; FAST_INPUT_REGISTER ; OFF   ; -    ; mimic_data_in_metastable[0]                                                                                                                                                                                                                                                                             ;
+---------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram                                                                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]                                                                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]                                                                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]                                                                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]                                                                                                                                                                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram                                                                                                                                                                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram                                                                                                                                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[23]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[22]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[21]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[20]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[19]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[18]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[17]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[16]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[15]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[14]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[13]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[12]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[11]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[10]                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[9]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[8]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[7]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[6]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[5]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[4]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[3]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[2]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[1]                                                                                                                                                ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[0]                                                                                                                                                ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[31]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[30]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[29]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[28]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[27]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[26]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[25]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[24]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[23]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[22]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[21]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[20]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[19]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[18]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[17]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[16]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[15]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[14]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[13]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[12]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[11]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[10]                                                                                                                                         ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[9]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[8]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[7]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[6]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[5]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[4]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[3]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[2]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[1]                                                                                                                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[0]                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram                                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash                                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash                                                                                                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash                                                                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; select_n_to_the_ext_flash~reg0                                                                                                                                                        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; chipenable1_n_to_the_ssram~reg0                                                                                                                                                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[31]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[30]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[29]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[28]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[27]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[26]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[25]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[24]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[23]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[22]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[21]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[20]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[19]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[18]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[17]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[16]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[15]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[14]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[13]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[12]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[11]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[10]~reg0                                                                                                                                    ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[9]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[8]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[7]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[6]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[5]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[4]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[3]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[2]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[1]~reg0                                                                                                                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; incoming_flash_ssram_tristate_bridge_data[0]~reg0                                                                                                                                     ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[31]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[30]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[29]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[28]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[27]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[26]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[25]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[24]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[23]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[22]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[21]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[20]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[19]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[18]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[17]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[16]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[15]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[14]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[13]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[12]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[11]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[10]                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[9]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[8]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[7]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[6]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[5]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[4]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[3]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[2]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[1]                                                                                                                                       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; d1_outgoing_flash_ssram_tristate_bridge_data[0]                                                                                                                                       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; d1_in_a_write_cycle                                                                                                                                                                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; read_n_to_the_ext_flash~reg0                                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; write_n_to_the_ext_flash~reg0                                                                                                                                                         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[23]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[22]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[21]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[20]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[19]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[18]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[17]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[16]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[15]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[14]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[13]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[12]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[11]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[10]~reg0                                                                                                                                          ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[9]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[8]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[7]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[6]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[5]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[4]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[3]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[2]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[1]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; flash_ssram_tristate_bridge_address[0]~reg0                                                                                                                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; adsc_n_to_the_ssram~reg0                                                                                                                                                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; outputenable_n_to_the_ssram~reg0                                                                                                                                                      ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bwe_n_to_the_ssram~reg0                                                                                                                                                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[3]~reg0                                                                                                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[2]~reg0                                                                                                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[1]~reg0                                                                                                                                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; bw_n_to_the_ssram[0]~reg0                                                                                                                                                             ;
+-----------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                                                                                                           ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                                                                                                           ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                                                                                                           ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                                                                                                                     ;
+---------------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                             ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                     ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                        ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|altsyncram_od11:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; not_areset                                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component|altsyncram_m6i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                   ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                    ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                                    ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                               ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                                                              ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_g47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_cic:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|altsyncram_ri31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe15 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                              ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                                                                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                                                                                                                                                         ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                                                                                                                                                                        ;
+---------------------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                          ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DAC_FIFO_DEPTH ; 256   ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                            ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                  ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                                                                  ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                                                                                                                                  ;
; LPM_WIDTHU              ; 8           ; Untyped                                                                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                         ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_37o  ; Untyped                                                                                                                                                                                                         ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                ;
; LPM_WIDTH               ; 86          ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_1tf1 ; Untyped                                                                                                                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                    ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                          ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                 ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                          ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                                                                                                 ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value       ; Type                                                                                                                                                                                  ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                                                                                                                                                                        ;
; LPM_WIDTHA                                     ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 32          ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 64          ; Signed Integer                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 0           ; Untyped                                                                                                                                                                               ;
; LPM_WIDTHS                                     ; 1           ; Signed Integer                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                                                                                                                                                                               ;
; LPM_PIPELINE                                   ; 1           ; Signed Integer                                                                                                                                                                        ;
; LATENCY                                        ; 0           ; Untyped                                                                                                                                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                                                                                                                                                                               ;
; USE_EAB                                        ; OFF         ; Untyped                                                                                                                                                                               ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                                                                                                                                                                               ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                                                                                                                                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K                                                                                                                                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                                                                                                                                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                                 ; mult_gpq    ; Untyped                                                                                                                                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                                                                                                                                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                                                                                                                                                                               ;
+------------------------------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst ;
+------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value         ; Type                                                                                                                                                                                                                                                                      ;
+------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                           ; MEM_CLK       ; String                                                                                                                                                                                                                                                                    ;
; ADDR_CMD_ADD_INTERMEDIATE_REGS     ; FALSE         ; String                                                                                                                                                                                                                                                                    ;
; ADDR_CMD_ADD_1T                    ; FALSE         ; String                                                                                                                                                                                                                                                                    ;
; ADDR_CMD_NEGEDGE_EN                ; TRUE          ; String                                                                                                                                                                                                                                                                    ;
; ADDR_CMD_2T_EN                     ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; ADDR_COUNT_WIDTH                   ; 4             ; Signed Integer                                                                                                                                                                                                                                                            ;
; BIDIR_DPINS                        ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; CAPTURE_MIMIC_PATH                 ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; CLOCK_INDEX_WIDTH                  ; 3             ; Signed Integer                                                                                                                                                                                                                                                            ;
; DDR_MIMIC_PATH_EN                  ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; DEDICATED_MEMORY_CLK_EN            ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; DLL_EXPORT_IMPORT                  ; EXPORT        ; String                                                                                                                                                                                                                                                                    ;
; DLL_DELAY_BUFFER_MODE              ; LOW           ; String                                                                                                                                                                                                                                                                    ;
; DLL_DELAY_CHAIN_LENGTH             ; 12            ; Signed Integer                                                                                                                                                                                                                                                            ;
; DQS_OUT_MODE                       ; DELAY_CHAIN2  ; String                                                                                                                                                                                                                                                                    ;
; DQS_PHASE                          ; 6000          ; Signed Integer                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                  ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; DWIDTH_RATIO                       ; 4             ; Signed Integer                                                                                                                                                                                                                                                            ;
; ENABLE_DEBUG                       ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; FAMILY                             ; Cyclone III   ; String                                                                                                                                                                                                                                                                    ;
; GENERATE_WRITE_DQS                 ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; LOCAL_IF_CLK_PS                    ; 15038         ; Signed Integer                                                                                                                                                                                                                                                            ;
; LOCAL_IF_AWIDTH                    ; 22            ; Signed Integer                                                                                                                                                                                                                                                            ;
; LOCAL_IF_BURST_LENGTH              ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; LOCAL_IF_DWIDTH                    ; 64            ; Signed Integer                                                                                                                                                                                                                                                            ;
; LOCAL_IF_DRATE                     ; HALF          ; String                                                                                                                                                                                                                                                                    ;
; LOCAL_IF_TYPE_AVALON_STR           ; true          ; String                                                                                                                                                                                                                                                                    ;
; LOCAL_BURST_LEN_BITS               ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_ADDR_CMD_BUS_COUNT             ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_TCL                            ; 3.0           ; String                                                                                                                                                                                                                                                                    ;
; MEM_IF_MEMTYPE                     ; DDR           ; String                                                                                                                                                                                                                                                                    ;
; MEM_IF_DQSN_EN                     ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DWIDTH                      ; 16            ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_ROWADDR_WIDTH               ; 13            ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_BANKADDR_WIDTH              ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_PHY_NAME                    ; STRATIXII_DQS ; String                                                                                                                                                                                                                                                                    ;
; MEM_IF_CS_WIDTH                    ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_BE_WIDTH                    ; 8             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DM_WIDTH                    ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DM_PINS_EN                  ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DQ_PER_DQS                  ; 8             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DQS_CAPTURE_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_DQS_WIDTH                   ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_OCT_EN                      ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_POSTAMBLE_EN_WIDTH          ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_CLK_PAIR_COUNT              ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_CLK_PS                      ; 7519          ; Signed Integer                                                                                                                                                                                                                                                            ;
; MEM_IF_CLK_PS_STR                  ; 7519 ps       ; String                                                                                                                                                                                                                                                                    ;
; MIF_FILENAME                       ; PLL.MIF       ; String                                                                                                                                                                                                                                                                    ;
; MIMIC_DEBUG_EN                     ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; MIMIC_PATH_TRACKING_EN             ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUM_MIMIC_SAMPLE_CYCLES            ; 6             ; Signed Integer                                                                                                                                                                                                                                                            ;
; NUM_DEBUG_SAMPLES_TO_STORE         ; 4096          ; Signed Integer                                                                                                                                                                                                                                                            ;
; ODT_ADD_1T                         ; FALSE         ; String                                                                                                                                                                                                                                                                    ;
; PLL_EXPORT_IMPORT                  ; NONE          ; String                                                                                                                                                                                                                                                                    ;
; PLL_REF_CLK_PS                     ; 20000         ; Signed Integer                                                                                                                                                                                                                                                            ;
; PLL_STEPS_PER_CYCLE                ; 64            ; Signed Integer                                                                                                                                                                                                                                                            ;
; PLL_TYPE                           ; ENHANCED      ; String                                                                                                                                                                                                                                                                    ;
; PLL_RECONFIG_PORTS_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; POSTAMBLE_INITIAL_LAT              ; 16            ; Signed Integer                                                                                                                                                                                                                                                            ;
; POSTAMBLE_AWIDTH                   ; 6             ; Signed Integer                                                                                                                                                                                                                                                            ;
; POSTAMBLE_CALIBRATION_AND_SETUP_EN ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; POSTAMBLE_HALFT_EN                 ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; POSTAMBLE_RESYNC_LAT_CTL_EN        ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; RDP_INITIAL_LAT                    ; 6             ; Signed Integer                                                                                                                                                                                                                                                            ;
; RDP_RESYNC_LAT_CTL_EN              ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; RESYNC_CALIBRATION_AND_SETUP_EN    ; 1             ; Signed Integer                                                                                                                                                                                                                                                            ;
; RESYNC_CALIBRATE_ONLY_ONE_BIT_EN   ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; RESYNC_PIPELINE_DEPTH              ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; READ_LAT_WIDTH                     ; 5             ; Signed Integer                                                                                                                                                                                                                                                            ;
; SPEED_GRADE                        ; C3            ; String                                                                                                                                                                                                                                                                    ;
; TRAINING_DATA_WIDTH                ; 32            ; Signed Integer                                                                                                                                                                                                                                                            ;
; SCAN_CLK_DIVIDE_BY                 ; 2             ; Signed Integer                                                                                                                                                                                                                                                            ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK       ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
; ENABLE_DDR3_SEQUENCER              ; FALSE         ; String                                                                                                                                                                                                                                                                    ;
; QDRII_MEM_DLL_NUM_CLK_CYCLES       ; 2048          ; Signed Integer                                                                                                                                                                                                                                                            ;
; DQS_DELAY_CTL_WIDTH                ; 6             ; Signed Integer                                                                                                                                                                                                                                                            ;
; REG_DIMM                           ; 0             ; Signed Integer                                                                                                                                                                                                                                                            ;
+------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value        ; Type                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_IF_CLK_PS             ; 7519         ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_BANKADDR_WIDTH     ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_CS_WIDTH           ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DWIDTH             ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DM_PINS_EN         ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DM_WIDTH           ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DQ_PER_DQS         ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DQS_CAPTURE_EN     ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DQS_WIDTH          ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_POSTAMBLE_EN_WIDTH ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_ROWADDR_WIDTH      ; 13           ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_DELAY_BUFFER_MODE     ; LOW          ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_OUT_MODE              ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE                 ; 6000         ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+---------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[1].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[2].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[3].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[4].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[5].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[6].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[7].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[0].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[1].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[2].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[3].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[4].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[5].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[6].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[1].dq[7].dqi ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INVERT_INPUT_CLOCKS    ; OFF         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_in_0fd ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value         ; Type                                                                                                                                                                                                                                                                                                                         ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_COUNT_WIDTH      ; 4             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; BIDIR_DPINS           ; 1             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; DWIDTH_RATIO          ; 4             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; MEM_IF_CLK_PS         ; 7519          ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; FAMILY                ; Cyclone III   ; String                                                                                                                                                                                                                                                                                                                       ;
; LOCAL_IF_DWIDTH       ; 64            ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; MEM_IF_DQ_PER_DQS     ; 8             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; MEM_IF_DQS_WIDTH      ; 2             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; MEM_IF_DWIDTH         ; 16            ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; MEM_IF_PHY_NAME       ; STRATIXII_DQS ; String                                                                                                                                                                                                                                                                                                                       ;
; RDP_INITIAL_LAT       ; 6             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; RDP_RESYNC_LAT_CTL_EN ; 0             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
; RESYNC_PIPELINE_DEPTH ; 0             ; Signed Integer                                                                                                                                                                                                                                                                                                               ;
+-----------------------+---------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_B                            ; 64                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_7ch1      ; Untyped                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIDIR_DPINS        ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; LOCAL_IF_DRATE     ; HALF  ; String                                                                                                                                                                                                                                                                                                                                                     ;
; LOCAL_IF_DWIDTH    ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; MEM_IF_DM_WIDTH    ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; MEM_IF_DQ_PER_DQS  ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; MEM_IF_DQS_WIDTH   ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; GENERATE_WRITE_DQS ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; MEM_IF_DWIDTH      ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; DWIDTH_RATIO       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; MEM_IF_DM_PINS_EN  ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
; NUM_DUPLICATE_REGS ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                                                                                                                                                                                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MEM_ADDR_CMD_BUS_COUNT ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_BANKADDR_WIDTH  ; 2           ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_CS_WIDTH        ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; MEM_IF_MEMTYPE         ; DDR         ; String                                                                                                                                                                                                                                                                                                                         ;
; MEM_IF_ROWADDR_WIDTH   ; 13          ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; DWIDTH_RATIO           ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                 ;
; FAMILY                 ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                         ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[1].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[2].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[3].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[4].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[5].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[6].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[7].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[8].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[9].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[10].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[11].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                           ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[12].addr_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                 ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                      ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[1].ba_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                            ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                            ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cas_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 0           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cke[0].cke_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                              ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                              ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
; CBXI_PARAMETER         ; ddio_out_1jd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                          ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:cs_n[0].cs_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                                ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                   ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ras_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                         ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                         ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_HIGH  ; 1           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
; DWIDTH_RATIO   ; 4           ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                  ;
; FAMILY         ; Cyclone III ; String                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:we_n_struct|altddio_out:half_rate.addr_pin ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH          ; ON           ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY          ; Cyclone III  ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER         ; ddio_out_egd ; Untyped                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value        ; Type                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AC_PHASE                     ; MEM_CLK      ; String                                                                                                                                                                                                                                                                                                                   ;
; CLOCK_INDEX_WIDTH            ; 3            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; CAPTURE_MIMIC_PATH           ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DDR_MIMIC_PATH_EN            ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DEDICATED_MEMORY_CLK_EN      ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DLL_EXPORT_IMPORT            ; EXPORT       ; String                                                                                                                                                                                                                                                                                                                   ;
; DWIDTH_RATIO                 ; 4            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; LOCAL_IF_CLK_PS              ; 15038        ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_CLK_PAIR_COUNT        ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_CLK_PS                ; 7519         ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_CS_WIDTH              ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DQ_PER_DQS            ; 8            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DQS_WIDTH             ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MEM_IF_DWIDTH                ; 16           ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; MIF_FILENAME                 ; PLL.MIF      ; String                                                                                                                                                                                                                                                                                                                   ;
; PLL_EXPORT_IMPORT            ; NONE         ; String                                                                                                                                                                                                                                                                                                                   ;
; PLL_REF_CLK_PS               ; 20000        ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; PLL_TYPE                     ; ENHANCED     ; String                                                                                                                                                                                                                                                                                                                   ;
; SPEED_GRADE                  ; C3           ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_DELAY_BUFFER_MODE        ; LOW          ; String                                                                                                                                                                                                                                                                                                                   ;
; DLL_DELAY_CHAIN_LENGTH       ; 12           ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; DQS_OUT_MODE                 ; DELAY_CHAIN2 ; String                                                                                                                                                                                                                                                                                                                   ;
; DQS_PHASE                    ; 6000         ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; SCAN_CLK_DIVIDE_BY           ; 2            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
; USE_MEM_CLK_FOR_ADDR_CMD_CLK ; 0            ; Signed Integer                                                                                                                                                                                                                                                                                                           ;
+------------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; COMPENSATE_CLOCK              ; CLK1              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK3_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK2_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK1_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK0_MULTIPLY_BY              ; 133               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK3_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK2_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK1_DIVIDE_BY                ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK0_DIVIDE_BY                ; 100               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_PHASE_SHIFT              ; -1880             ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M                             ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; N                             ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; N2                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SS                            ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANCLK                  ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PHASEDONE                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PHASESTEP                ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PHASEUPDOWN              ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_USED         ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER                ; altpll_ruk3       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_FREQUENCY_CONTROL         ; MANUAL_PHASE      ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 117               ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 3                 ; Signed Integer                                                                                                                                                                                                                                                                                                                                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                                                                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER           ; ddio_bidir_cmg ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH                    ; 1              ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; OE_REG                   ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; extend_oe_disable        ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; IMPLEMENT_INPUT_IN_LCELL ; UNUSED         ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; INTENDED_DEVICE_FAMILY   ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY            ; Cyclone III    ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER           ; ddio_bidir_gve ; Untyped                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:ac_clk_pipe_2x ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:measure_clk_pipe ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:poa_clk_pipe ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:resync_clk_pipe ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:write_clk_pipe ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:cs_n_clk_pipe_2x ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIPE_DEPTH     ; 4     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_MIMIC_SAMPLE_CYCLES ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
; SHIFT_REG_COUNTER_WIDTH ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mux:mux ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LOCAL_IF_AWIDTH      ; 22    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; LOCAL_IF_DWIDTH      ; 64    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; LOCAL_BURST_LEN_BITS ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; MEM_IF_DQ_PER_DQS    ; 8     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; MEM_IF_DWIDTH        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                            ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ARST_LVL       ; '0'        ; Enumerated                                                                                                                                                                                                      ;
; Tcq            ; 1000000 fs ; Physical                                                                                                                                                                                                        ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1 ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                    ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                                                                                                                                                                                ;
+----------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1 ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                                                                                                                                                                                           ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tcq            ; 1000000 fs ; Physical                                                                                                                                                                                                                                                       ;
+----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_NUMWORDS            ; 8           ; Signed Integer                                                                                                                                                                                 ;
; LPM_WIDTHU              ; 3           ; Signed Integer                                                                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                        ;
; USE_EAB                 ; OFF         ; Untyped                                                                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                        ;
; CBXI_PARAMETER          ; NOTHING     ; Untyped                                                                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_COLUMNS    ; 800   ; Signed Integer                                                                                                                                                                                     ;
; NUM_ROWS       ; 480   ; Signed Integer                                                                                                                                                                                     ;
; FIFO_DEPTH     ; 1024  ; Signed Integer                                                                                                                                                                                     ;
; DMA_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                  ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                        ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                                                                                                                        ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                                                                                                        ;
; LPM_WIDTHU              ; 10          ; Untyped                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                               ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                               ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                               ;
; RDSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                               ;
; WRSYNC_DELAYPIPE        ; 3           ; Untyped                                                                                                                                                                                               ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                               ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                               ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                               ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                               ;
; CBXI_PARAMETER          ; dcfifo_aj31 ; Untyped                                                                                                                                                                                               ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                           ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                 ;
; LPM_WIDTH              ; 30                ; Signed Integer                                                                                                                                                                                                 ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                                                                                                                                                        ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                                                                                                                        ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                        ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                        ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                             ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                             ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                                        ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                                        ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                                        ;
; CBXI_PARAMETER         ; cntr_74i          ; Untyped                                                                                                                                                                                                        ;
+------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                       ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                             ;
; LPM_WIDTH              ; 2                 ; Signed Integer                                                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 3                 ; Signed Integer                                                                                                                                                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_adi          ; Untyped                                                                                                                                                                                                    ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                          ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                                ;
; LPM_WIDTH              ; 11                ; Signed Integer                                                                                                                                                                                                ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                                                                                                                                                       ;
; LPM_MODULUS            ; 1056              ; Signed Integer                                                                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                       ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                       ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                            ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                            ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                                       ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                                       ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                                       ;
; CBXI_PARAMETER         ; cntr_72j          ; Untyped                                                                                                                                                                                                       ;
+------------------------+-------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                       ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                             ;
; LPM_WIDTH              ; 10                ; Signed Integer                                                                                                                                                                                             ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                                                                                                                                                    ;
; LPM_MODULUS            ; 525               ; Signed Integer                                                                                                                                                                                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                    ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                                    ;
; CBXI_PARAMETER         ; cntr_m0j          ; Untyped                                                                                                                                                                                                    ;
+------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                                                                                                                                                                   ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                                                                                                                                                         ;
; LPM_WIDTH              ; 2                 ; Signed Integer                                                                                                                                                                                         ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                                                                                                                                                                ;
; LPM_MODULUS            ; 0                 ; Untyped                                                                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                                                                                                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                                                                                                                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                                                                                                                                                                     ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                                                                                                                                                                ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                                                                                                                                                                ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER         ; cntr_93h          ; Untyped                                                                                                                                                                                                ;
+------------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                                                                                      ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION   ; Untyped                                                                                                                                                   ;
; PLL_TYPE                      ; AUTO              ; Untyped                                                                                                                                                   ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                                                                                                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                                                                                                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                                                                                   ;
; CLK3_MULTIPLY_BY              ; 4                 ; Signed Integer                                                                                                                                            ;
; CLK2_MULTIPLY_BY              ; 8                 ; Signed Integer                                                                                                                                            ;
; CLK1_MULTIPLY_BY              ; 12                ; Signed Integer                                                                                                                                            ;
; CLK0_MULTIPLY_BY              ; 12                ; Signed Integer                                                                                                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                                                                                   ;
; CLK3_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                                            ;
; CLK2_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                                            ;
; CLK1_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                                            ;
; CLK0_DIVIDE_BY                ; 5                 ; Signed Integer                                                                                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK1_PHASE_SHIFT              ; -2000             ; Untyped                                                                                                                                                   ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                            ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                                                                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                                                                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                                                                                   ;
; M                             ; 0                 ; Untyped                                                                                                                                                   ;
; N                             ; 1                 ; Untyped                                                                                                                                                   ;
; M2                            ; 1                 ; Untyped                                                                                                                                                   ;
; N2                            ; 1                 ; Untyped                                                                                                                                                   ;
; SS                            ; 1                 ; Untyped                                                                                                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                                                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                                                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                                                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                                                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                                                                                   ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                                                                                   ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                                                                                   ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                                                                                                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                                                                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                                                                                   ;
; CBXI_PARAMETER                ; altpll_1dq2       ; Untyped                                                                                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                                                                                   ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                                                                                                                                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                                                                                   ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                                                                                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                                                                                            ;
+-------------------------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IDLE                 ; 0     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_OUT_CMD        ; 1     ; Signed Integer                                                                                                                                                                                      ;
; WAIT_FOR_RSP_START   ; 2     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_IN_CMD_RSP     ; 3     ; Signed Integer                                                                                                                                                                                      ;
; WAIT_FOR_DATA_START  ; 4     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_IN_DATA        ; 5     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_IN_CRC16       ; 6     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_OUT_DATA_TOKEN ; 7     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_OUT_DATA       ; 8     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_OUT_CRC16      ; 9     ; Signed Integer                                                                                                                                                                                      ;
; SHIFT_IN_DATA_RSP    ; 10    ; Signed Integer                                                                                                                                                                                      ;
; DATA_BUSY            ; 11    ; Signed Integer                                                                                                                                                                                      ;
; ERROR_STATE          ; 12    ; Signed Integer                                                                                                                                                                                      ;
; WAIT                 ; 13    ; Signed Integer                                                                                                                                                                                      ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                     ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                                     ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                            ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_m6i1      ; Untyped                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                      ;
; LPM_WIDTH               ; 78          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_NUMWORDS            ; 16          ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_WIDTHU              ; 4           ; Signed Integer                                                                                                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                             ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                      ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_kuf1 ; Untyped                                                                                                                                                                                                                                             ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                ;
; LPM_WIDTH               ; 33          ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                                                                                                                                                                       ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                                                                                                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                                                                                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                                                                                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_u1g1 ; Untyped                                                                                                                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port" ;
+--------------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                                   ; Type   ; Severity ; Details                                                                                                                                    ;
+--------------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; touch_panel_spi_spi_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
; touch_panel_spi_spi_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+--------------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                         ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                      ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                      ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1" ;
+-----------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                                          ; Type   ; Severity ; Details                                                                                                                               ;
+-----------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; slow_peripheral_bridge_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+-----------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter" ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                      ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s1_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                        ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s1_flush ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                   ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter" ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                   ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m1_arbiterlock   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; m1_arbiterlock2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
; m1_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                       ;
+------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m1_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; m1_endofpacket ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master|selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module:selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo" ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                 ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
; empty                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                  ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                            ;
+----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                            ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave" ;
+---------------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                                                                               ;
+---------------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+---------------------------------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; arst_i ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter" ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                          ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s1_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                     ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; s1_flush ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; m1_arbiterlock   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
; m1_arbiterlock2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
; m1_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1" ;
+----------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                               ; Type   ; Severity ; Details                                                                                                                                    ;
+----------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; flash_ssram_pipeline_bridge_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+----------------------------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module:rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                   ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                    ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                              ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                    ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7" ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_debugaccess   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6" ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5" ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4" ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_debugaccess ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
; upstream_writedata         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2" ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; upstream_writedata ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1" ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                 ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0" ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                                                                                                                                                   ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_downstream_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                       ;
; upstream_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                              ;
+------------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; data_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                                                                                                                               ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; full                 ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                                                            ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; result[63..60] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; result[27..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                   ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                       ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
; empty                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
; fifo_contains_ones_n ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                              ;
; full                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                 ;
; sync_reset           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                        ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                        ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                              ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                                                                                                                                                              ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1" ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; cpu_ddr_clock_bridge_s1_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                 ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu" ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                  ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; A_ci_multi_a        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_b        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_c        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_estatus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_ipending ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_readra   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_readrb   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_status   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; A_ci_multi_writerc  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
+---------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:dac_data_reg_inst" ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                                                                                                                                 ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avalon_slave_read ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                            ;
; reg_data_in       ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                            ;
; reg_data_set_en   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                            ;
+-------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:control_status_reg_inst" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                          ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reg_data_in[2] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                     ;
; reg_data_in[0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance"                                 ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ddr_sdram_phy_clk_out                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; local_init_done_from_the_ddr_sdram      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; local_refresh_ack_from_the_ddr_sdram    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; local_wdata_req_from_the_ddr_sdram      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; peripheral_clk                          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; remote_update_clk                       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; reset_phy_clk_n_from_the_ddr_sdram      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; ddr_sdram_aux_full_rate_clk_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; ddr_sdram_aux_half_rate_clk_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; wb_err_o_from_the_i2c_master            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LCD_RESET_from_the_lcd_controller       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; NCLK_from_the_lcd_controller            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_port_from_the_lcd_i2c_en            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_port_from_the_lcd_i2c_scl           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; bidir_port_to_and_from_the_lcd_i2c_sdat ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.4 Build 182 03/12/2014 SJ Web Edition
    Info: Processing started: Mon May 07 11:35:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cycloneIII_embedded_evaluation_kit_standard -c cycloneIII_embedded_evaluation_kit_standard
Info (12021): Found 2 design units, including 1 entities, in source file ip/altera_avalon_opencores_i2c/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file ip/altera_avalon_opencores_i2c/opencores_i2c_master.vhd
    Info (12022): Found design unit 1: opencores_i2c_master-behavior
    Info (12023): Found entity 1: opencores_i2c_master
Info (12021): Found 1 design units, including 1 entities, in source file ip/audio_codec_wm8731/audio_codec_wm8731.v
    Info (12023): Found entity 1: audio_codec_WM8731
Info (12021): Found 2 design units, including 1 entities, in source file ip/altera_avalon_opencores_i2c/i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 1 design units, including 1 entities, in source file ip/sd_card_controller_spi/sd_controller.v
    Info (12023): Found entity 1: sd_controller
Info (12021): Found 1 design units, including 1 entities, in source file ip/fixed_point_multiply/fmul.v
    Info (12023): Found entity 1: fmul
Info (12021): Found 2 design units, including 1 entities, in source file ip/altera_avalon_opencores_i2c/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 2 design units, including 2 entities, in source file ip/audio_codec_wm8731/avalon_regs_library.v
    Info (12023): Found entity 1: avalon_mm_write_reg_32
    Info (12023): Found entity 2: avalon_mm_read_write_reg_32
Info (12021): Found 1 design units, including 1 entities, in source file ip/sd_card_controller_spi/sd_data_ram.v
    Info (12023): Found entity 1: sd_data_ram
Warning (10275): Verilog HDL Module Instantiation warning at tpo_lcd_controller.v(449): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file ip/lcd_panel_tpo_td043mtea1/tpo_lcd_controller.v
    Info (12023): Found entity 1: tpo_lcd_controller
Info (12021): Found 1 design units, including 1 entities, in source file ip/fixed_point_multiply/mult.v
    Info (12023): Found entity 1: mult
Warning (12019): Can't analyze file -- file ../../../_Embedded_Apps/_Designs_and_Code/Nios_II/SD_Card/2008-02-20_EEK/true_standard/tse_mac.v is missing
Warning (12019): Can't analyze file -- file ../../../_Embedded_Apps/_Designs_and_Code/Nios_II/SD_Card/2008-02-20_EEK/test/sd_card_controller_example_design/tse_mac.v is missing
Warning (10236): Verilog HDL Implicit Net warning at tpo_lcd_controller.v(447): created implicit net for "display_active"
Warning (10037): Verilog HDL or VHDL warning at tpo_lcd_controller.v(239): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at tpo_lcd_controller.v(245): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at tpo_lcd_controller.v(372): conditional expression evaluates to a constant
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard
Info (12127): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard" for the top level hierarchy
Warning (10229): Verilog HDL Expression warning at cycloneiii_embedded_evaluation_kit_standard_sopc.v(33400): truncated literal to match 25 bits
Warning (10229): Verilog HDL Expression warning at cycloneiii_embedded_evaluation_kit_standard_sopc.v(33552): truncated literal to match 25 bits
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc.v, which is not specified as a design file for the current project, but contains definitions for 103 design units and 103 entities in project
    Info (12023): Found entity 1: audio_controller_avalon_slave_arbitrator
    Info (12023): Found entity 2: button_pio_s1_arbitrator
    Info (12023): Found entity 3: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 4: cpu_custom_instruction_master_arbitrator
    Info (12023): Found entity 5: button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 6: i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 7: jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 8: lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 9: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 10: touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 11: touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module
    Info (12023): Found entity 12: cpu_data_master_arbitrator
    Info (12023): Found entity 13: cpu_instruction_master_arbitrator
    Info (12023): Found entity 14: rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module
    Info (12023): Found entity 15: rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module
    Info (12023): Found entity 16: cpu_ddr_clock_bridge_s1_arbitrator
    Info (12023): Found entity 17: selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module
    Info (12023): Found entity 18: cpu_ddr_clock_bridge_m1_arbitrator
    Info (12023): Found entity 19: cpu_ddr_clock_bridge_bridge_arbitrator
    Info (12023): Found entity 20: cpu_fmul_inst_nios_custom_instruction_slave_0_arbitrator
    Info (12023): Found entity 21: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module
    Info (12023): Found entity 22: rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module
    Info (12023): Found entity 23: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator
    Info (12023): Found entity 24: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrator
    Info (12023): Found entity 25: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module
    Info (12023): Found entity 26: rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module
    Info (12023): Found entity 27: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator
    Info (12023): Found entity 28: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrator
    Info (12023): Found entity 29: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module
    Info (12023): Found entity 30: rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module
    Info (12023): Found entity 31: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator
    Info (12023): Found entity 32: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrator
    Info (12023): Found entity 33: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module
    Info (12023): Found entity 34: rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module
    Info (12023): Found entity 35: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator
    Info (12023): Found entity 36: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrator
    Info (12023): Found entity 37: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module
    Info (12023): Found entity 38: rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module
    Info (12023): Found entity 39: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator
    Info (12023): Found entity 40: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrator
    Info (12023): Found entity 41: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module
    Info (12023): Found entity 42: rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module
    Info (12023): Found entity 43: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator
    Info (12023): Found entity 44: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrator
    Info (12023): Found entity 45: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module
    Info (12023): Found entity 46: rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module
    Info (12023): Found entity 47: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator
    Info (12023): Found entity 48: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrator
    Info (12023): Found entity 49: burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module
    Info (12023): Found entity 50: rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module
    Info (12023): Found entity 51: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator
    Info (12023): Found entity 52: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrator
    Info (12023): Found entity 53: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_arbitrator
    Info (12023): Found entity 54: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_arbitrator
    Info (12023): Found entity 55: rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module
    Info (12023): Found entity 56: rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module
    Info (12023): Found entity 57: ddr_sdram_s1_arbitrator
    Info (12023): Found entity 58: cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module
    Info (12023): Found entity 59: rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module
    Info (12023): Found entity 60: rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module
    Info (12023): Found entity 61: flash_ssram_pipeline_bridge_s1_arbitrator
    Info (12023): Found entity 62: flash_ssram_pipeline_bridge_m1_arbitrator
    Info (12023): Found entity 63: flash_ssram_pipeline_bridge_bridge_arbitrator
    Info (12023): Found entity 64: flash_ssram_tristate_bridge_avalon_slave_arbitrator
    Info (12023): Found entity 65: flash_ssram_tristate_bridge_bridge_arbitrator
    Info (12023): Found entity 66: i2c_master_avalon_slave_0_arbitrator
    Info (12023): Found entity 67: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 68: lcd_controller_avalon_slave_arbitrator
    Info (12023): Found entity 69: selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module
    Info (12023): Found entity 70: lcd_controller_avalon_master_arbitrator
    Info (12023): Found entity 71: lcd_i2c_en_s1_arbitrator
    Info (12023): Found entity 72: lcd_i2c_scl_s1_arbitrator
    Info (12023): Found entity 73: lcd_i2c_sdat_s1_arbitrator
    Info (12023): Found entity 74: led_pio_s1_arbitrator
    Info (12023): Found entity 75: performance_counter_control_slave_arbitrator
    Info (12023): Found entity 76: pio_id_eeprom_dat_s1_arbitrator
    Info (12023): Found entity 77: pio_id_eeprom_scl_s1_arbitrator
    Info (12023): Found entity 78: rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module
    Info (12023): Found entity 79: pipeline_bridge_before_tristate_bridge_s1_arbitrator
    Info (12023): Found entity 80: pipeline_bridge_before_tristate_bridge_m1_arbitrator
    Info (12023): Found entity 81: pipeline_bridge_before_tristate_bridge_bridge_arbitrator
    Info (12023): Found entity 82: pll_s1_arbitrator
    Info (12023): Found entity 83: sd_card_controller_avalon_slave_arbitrator
    Info (12023): Found entity 84: rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module
    Info (12023): Found entity 85: slow_peripheral_bridge_s1_arbitrator
    Info (12023): Found entity 86: slow_peripheral_bridge_m1_arbitrator
    Info (12023): Found entity 87: slow_peripheral_bridge_bridge_arbitrator
    Info (12023): Found entity 88: sys_clk_timer_s1_arbitrator
    Info (12023): Found entity 89: sysid_control_slave_arbitrator
    Info (12023): Found entity 90: touch_panel_pen_irq_n_s1_arbitrator
    Info (12023): Found entity 91: touch_panel_spi_spi_control_port_arbitrator
    Info (12023): Found entity 92: cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module
    Info (12023): Found entity 93: cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module
    Info (12023): Found entity 94: cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module
    Info (12023): Found entity 95: cycloneIII_embedded_evaluation_kit_standard_sopc
    Info (12023): Found entity 96: ext_flash_lane0_module
    Info (12023): Found entity 97: ext_flash_lane1_module
    Info (12023): Found entity 98: ext_flash
    Info (12023): Found entity 99: ssram_lane0_module
    Info (12023): Found entity 100: ssram_lane1_module
    Info (12023): Found entity 101: ssram_lane2_module
    Info (12023): Found entity 102: ssram_lane3_module
    Info (12023): Found entity 103: ssram
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance"
Info (12128): Elaborating entity "audio_controller_avalon_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller_avalon_slave_arbitrator:the_audio_controller_avalon_slave"
Warning (12125): Using design file audio_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: audio_controller
Info (12128): Elaborating entity "audio_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller"
Info (12128): Elaborating entity "audio_codec_WM8731" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller"
Warning (10036): Verilog HDL or VHDL warning at audio_codec_wm8731.v(140): object "clk_12mhz_en_high" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at audio_codec_wm8731.v(304): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at audio_codec_wm8731.v(334): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at audio_codec_wm8731.v(435): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "avalon_mm_read_write_reg_32" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|avalon_mm_read_write_reg_32:control_status_reg_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo" with the following parameter:
    Info (12134): Parameter "LPM_NUMWORDS" = "256"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "ON"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_37o.tdf
    Info (12023): Found entity 1: scfifo_37o
Info (12128): Elaborating entity "scfifo_37o" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_4dt.tdf
    Info (12023): Found entity 1: a_dpfifo_4dt
Info (12128): Elaborating entity "a_dpfifo_4dt" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ag81.tdf
    Info (12023): Found entity 1: altsyncram_ag81
Info (12128): Elaborating entity "altsyncram_ag81" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|altsyncram_ag81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_cr8.tdf
    Info (12023): Found entity 1: cmpr_cr8
Info (12128): Elaborating entity "cmpr_cr8" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cmpr_cr8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_cr8" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cmpr_cr8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pmb.tdf
    Info (12023): Found entity 1: cntr_pmb
Info (12128): Elaborating entity "cntr_pmb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_pmb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6n7.tdf
    Info (12023): Found entity 1: cntr_6n7
Info (12128): Elaborating entity "cntr_6n7" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_6n7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qmb.tdf
    Info (12023): Found entity 1: cntr_qmb
Info (12128): Elaborating entity "cntr_qmb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|audio_controller:the_audio_controller|audio_codec_WM8731:audio_controller|scfifo:the_dac_scfifo|scfifo_37o:auto_generated|a_dpfifo_4dt:dpfifo|cntr_qmb:wr_ptr"
Info (12128): Elaborating entity "button_pio_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|button_pio_s1_arbitrator:the_button_pio_s1"
Warning (12125): Using design file button_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: button_pio
Info (12128): Elaborating entity "button_pio" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|button_pio:the_button_pio"
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info (12128): Elaborating entity "cpu_custom_instruction_master_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_custom_instruction_master_arbitrator:the_cpu_custom_instruction_master"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master"
Info (12128): Elaborating entity "button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master_module:button_pio_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master_module:i2c_master_avalon_slave_0_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master_module:jtag_uart_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master_module:lcd_controller_avalon_slave_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_pen_irq_n_s1_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_data_master_arbitrator:the_cpu_data_master|touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master_module:touch_panel_spi_spi_control_port_irq_from_sa_clock_crossing_cpu_data_master"
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info (12021): Found 28 design units, including 28 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module
    Info (12023): Found entity 2: cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_bht_module
    Info (12023): Found entity 4: cpu_register_bank_a_module
    Info (12023): Found entity 5: cpu_register_bank_b_module
    Info (12023): Found entity 6: cpu_dc_tag_module
    Info (12023): Found entity 7: cpu_dc_data_module
    Info (12023): Found entity 8: cpu_dc_victim_module
    Info (12023): Found entity 9: cpu_nios2_oci_debug
    Info (12023): Found entity 10: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 11: cpu_nios2_ocimem
    Info (12023): Found entity 12: cpu_nios2_avalon_reg
    Info (12023): Found entity 13: cpu_nios2_oci_break
    Info (12023): Found entity 14: cpu_nios2_oci_xbrk
    Info (12023): Found entity 15: cpu_nios2_oci_dbrk
    Info (12023): Found entity 16: cpu_nios2_oci_itrace
    Info (12023): Found entity 17: cpu_nios2_oci_td_mode
    Info (12023): Found entity 18: cpu_nios2_oci_dtrace
    Info (12023): Found entity 19: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 20: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 21: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 22: cpu_nios2_oci_fifo
    Info (12023): Found entity 23: cpu_nios2_oci_pib
    Info (12023): Found entity 24: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 25: cpu_nios2_oci_im
    Info (12023): Found entity 26: cpu_nios2_performance_monitors
    Info (12023): Found entity 27: cpu_nios2_oci
    Info (12023): Found entity 28: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu"
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3id1.tdf
    Info (12023): Found entity 1: altsyncram_3id1
Info (12128): Elaborating entity "altsyncram_3id1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_3id1:auto_generated"
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4g1.tdf
    Info (12023): Found entity 1: altsyncram_b4g1
Info (12128): Elaborating entity "altsyncram_b4g1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_b4g1:auto_generated"
Info (12128): Elaborating entity "cpu_bht_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2of1.tdf
    Info (12023): Found entity 1: altsyncram_2of1
Info (12128): Elaborating entity "altsyncram_2of1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_2of1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26f1.tdf
    Info (12023): Found entity 1: altsyncram_26f1
Info (12128): Elaborating entity "altsyncram_26f1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_26f1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_36f1.tdf
    Info (12023): Found entity 1: altsyncram_36f1
Info (12128): Elaborating entity "altsyncram_36f1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_36f1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_tag_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uff1.tdf
    Info (12023): Found entity 1: altsyncram_uff1
Info (12128): Elaborating entity "altsyncram_uff1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_tag_module:cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_uff1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_data_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lif1.tdf
    Info (12023): Found entity 1: altsyncram_lif1
Info (12128): Elaborating entity "altsyncram_lif1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_data_module:cpu_dc_data|altsyncram:the_altsyncram|altsyncram_lif1:auto_generated"
Info (12128): Elaborating entity "cpu_dc_victim_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info (12023): Found entity 1: altsyncram_i2d1
Info (12128): Elaborating entity "altsyncram_i2d1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_dc_victim_module:cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info (12023): Found entity 1: mult_add_dfr2
Info (12128): Elaborating entity "mult_add_dfr2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info (12023): Found entity 1: ded_mult_br81
Info (12128): Elaborating entity "ded_mult_br81" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info (12023): Found entity 1: mult_add_ffr2
Info (12128): Elaborating entity "mult_add_ffr2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6472.tdf
    Info (12023): Found entity 1: altsyncram_6472
Info (12128): Elaborating entity "altsyncram_6472" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_6472:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Warning (12158): Entity "cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info (12023): Found entity 1: altsyncram_n802
Info (12128): Elaborating entity "altsyncram_n802" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12128): Elaborating entity "cpu_ddr_clock_bridge_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_to_cpu_ddr_clock_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_s1_arbitrator:the_cpu_ddr_clock_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_to_cpu_ddr_clock_bridge_s1"
Info (12128): Elaborating entity "cpu_ddr_clock_bridge_m1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1"
Info (12128): Elaborating entity "selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge_m1_arbitrator:the_cpu_ddr_clock_bridge_m1|selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo_module:selecto_nrdv_cpu_ddr_clock_bridge_m1_1_ddr_sdram_s1_fifo"
Warning (12125): Using design file cpu_ddr_clock_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: cpu_ddr_clock_bridge_downstream_fifo
    Info (12023): Found entity 2: cpu_ddr_clock_bridge_upstream_fifo
    Info (12023): Found entity 3: cpu_ddr_clock_bridge
Info (12128): Elaborating entity "cpu_ddr_clock_bridge" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge"
Info (12128): Elaborating entity "cpu_ddr_clock_bridge_downstream_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "86"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_1tf1.tdf
    Info (12023): Found entity 1: dcfifo_1tf1
Info (12128): Elaborating entity "dcfifo_1tf1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_f47.tdf
    Info (12023): Found entity 1: a_graycounter_f47
Info (12128): Elaborating entity "a_graycounter_f47" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_f47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bic.tdf
    Info (12023): Found entity 1: a_graycounter_bic
Info (12128): Elaborating entity "a_graycounter_bic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|a_graycounter_bic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ni31.tdf
    Info (12023): Found entity 1: altsyncram_ni31
Info (12128): Elaborating entity "altsyncram_ni31" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|altsyncram_ni31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_dkd
Info (12128): Elaborating entity "alt_synch_pipe_dkd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_dkd:rs_dgwp|dffpipe_cd9:dffpipe10"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ekd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ekd
Info (12128): Elaborating entity "alt_synch_pipe_ekd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|alt_synch_pipe_ekd:ws_dgrp|dffpipe_dd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_v46.tdf
    Info (12023): Found entity 1: cmpr_v46
Info (12128): Elaborating entity "cmpr_v46" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|cmpr_v46:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_a18.tdf
    Info (12023): Found entity 1: mux_a18
Info (12128): Elaborating entity "mux_a18" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_1tf1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "cpu_ddr_clock_bridge_upstream_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "33"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u1g1.tdf
    Info (12023): Found entity 1: dcfifo_u1g1
Info (12128): Elaborating entity "dcfifo_u1g1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_jfb.tdf
    Info (12023): Found entity 1: a_gray2bin_jfb
Info (12128): Elaborating entity "a_gray2bin_jfb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_gray2bin_jfb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf
    Info (12023): Found entity 1: a_graycounter_i47
Info (12128): Elaborating entity "a_graycounter_i47" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_i47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf
    Info (12023): Found entity 1: a_graycounter_eic
Info (12128): Elaborating entity "a_graycounter_eic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|a_graycounter_eic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_di31.tdf
    Info (12023): Found entity 1: altsyncram_di31
Info (12128): Elaborating entity "altsyncram_di31" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|altsyncram_di31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_gkd
Info (12128): Elaborating entity "alt_synch_pipe_gkd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf
    Info (12023): Found entity 1: dffpipe_fd9
Info (12128): Elaborating entity "dffpipe_fd9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_gkd:rs_dgwp|dffpipe_fd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf
    Info (12023): Found entity 1: dffpipe_ed9
Info (12128): Elaborating entity "dffpipe_ed9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|dffpipe_ed9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_hkd
Info (12128): Elaborating entity "alt_synch_pipe_hkd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|alt_synch_pipe_hkd:ws_dgrp|dffpipe_gd9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf
    Info (12023): Found entity 1: cmpr_156
Info (12128): Elaborating entity "cmpr_156" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_156:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf
    Info (12023): Found entity 1: cmpr_056
Info (12128): Elaborating entity "cmpr_056" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_ddr_clock_bridge:the_cpu_ddr_clock_bridge|cpu_ddr_clock_bridge_upstream_fifo:the_upstream_fifo|dcfifo:upstream_fifo|dcfifo_u1g1:auto_generated|cmpr_056:rdempty_eq_comp1_msb"
Info (12128): Elaborating entity "cpu_fmul_inst_nios_custom_instruction_slave_0_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst_nios_custom_instruction_slave_0_arbitrator:the_cpu_fmul_inst_nios_custom_instruction_slave_0"
Warning (12125): Using design file cpu_fmul_inst.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_fmul_inst
Info (12128): Elaborating entity "cpu_fmul_inst" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst"
Info (12128): Elaborating entity "fmul" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst"
Info (12128): Elaborating entity "mult" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
    Info (12134): Parameter "lpm_widths" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gpq.tdf
    Info (12023): Found entity 1: mult_gpq
Info (12128): Elaborating entity "mult_gpq" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cpu_fmul_inst:the_cpu_fmul_inst|fmul:cpu_fmul_inst|mult:b2v_inst|lpm_mult:lpm_mult_component|mult_gpq:auto_generated"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_0"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_1"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream|rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream_module:rdv_fifo_for_cpu_instruction_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_4"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_5"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_6.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream"
Info (12128): Elaborating entity "burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:burstcount_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream|rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream_module:rdv_fifo_for_cpu_data_master_to_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_upstream"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7_downstream"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_burst_7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7:the_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_7"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_in"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out_arbitrator:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_out"
Warning (12125): Using design file cycloneiii_embedded_evaluation_kit_standard_sopc_clock_0.v, which is not specified as a design file for the current project, but contains definitions for 5 design units and 5 entities in project
    Info (12023): Found entity 1: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse
    Info (12023): Found entity 2: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_slave_FSM
    Info (12023): Found entity 3: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM
    Info (12023): Found entity 4: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe
    Info (12023): Found entity 5: cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_slave_FSM" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_slave_FSM:slave_FSM"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_master_FSM:master_FSM"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0:the_cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0|cycloneIII_embedded_evaluation_kit_standard_sopc_clock_0_bit_pipe:endofpacket_bit_pipe"
Info (12128): Elaborating entity "ddr_sdram_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1_module:rdv_fifo_for_cpu_ddr_clock_bridge_m1_to_ddr_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram_s1_arbitrator:the_ddr_sdram_s1|rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1_module:rdv_fifo_for_lcd_controller_avalon_master_to_ddr_sdram_s1"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_osc_clk_domain_synch"
Warning (12125): Using design file ddr_sdram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram
Info (12128): Elaborating entity "ddr_sdram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram"
Warning (12125): Using design file ddr_sdram_controller_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram_controller_phy
Info (12128): Elaborating entity "ddr_sdram_controller_phy" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst"
Warning (12125): Using design file ddr_sdram_auk_ddr_hp_controller_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram_auk_ddr_hp_controller_wrapper
Info (12128): Elaborating entity "ddr_sdram_auk_ddr_hp_controller_wrapper" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst"
Info (12021): Found 18 design units, including 8 entities, in source file auk_ddr_hp_controller.vhd
    Info (12022): Found design unit 1: auk_ddr_hp_functions
    Info (12022): Found design unit 2: auk_ddr_hp_functions-body
    Info (12022): Found design unit 3: auk_ddr_hp_avalon_if-rtl
    Info (12022): Found design unit 4: auk_ddr_hp_bank_details-rtl
    Info (12022): Found design unit 5: auk_ddr_hp_init-rtl
    Info (12022): Found design unit 6: auk_ddr2_hp_init-rtl
    Info (12022): Found design unit 7: auk_ddr_hp_custom_fifo-rtl
    Info (12022): Found design unit 8: auk_ddr_hp_input_buf-rtl
    Info (12022): Found design unit 9: auk_ddr_hp_timers-rtl
    Info (12022): Found design unit 10: auk_ddr_hp_controller-rtl
    Info (12023): Found entity 1: auk_ddr_hp_avalon_if
    Info (12023): Found entity 2: auk_ddr_hp_bank_details
    Info (12023): Found entity 3: auk_ddr_hp_init
    Info (12023): Found entity 4: auk_ddr2_hp_init
    Info (12023): Found entity 5: auk_ddr_hp_custom_fifo
    Info (12023): Found entity 6: auk_ddr_hp_input_buf
    Info (12023): Found entity 7: auk_ddr_hp_timers
    Info (12023): Found entity 8: auk_ddr_hp_controller
Info (12128): Elaborating entity "auk_ddr_hp_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst"
Info (12128): Elaborating entity "auk_ddr_hp_avalon_if" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if"
Info (12128): Elaborating entity "scfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jve1.tdf
    Info (12023): Found entity 1: scfifo_jve1
Info (12128): Elaborating entity "scfifo_jve1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_kg71.tdf
    Info (12023): Found entity 1: a_dpfifo_kg71
Info (12128): Elaborating entity "a_dpfifo_kg71" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1ea1.tdf
    Info (12023): Found entity 1: altsyncram_1ea1
Info (12128): Elaborating entity "altsyncram_1ea1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|altsyncram_1ea1:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9r8.tdf
    Info (12023): Found entity 1: cmpr_9r8
Info (12128): Elaborating entity "cmpr_9r8" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cmpr_9r8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_9r8" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cmpr_9r8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mmb.tdf
    Info (12023): Found entity 1: cntr_mmb
Info (12128): Elaborating entity "cntr_mmb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_mmb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3n7.tdf
    Info (12023): Found entity 1: cntr_3n7
Info (12128): Elaborating entity "cntr_3n7" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_3n7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nmb.tdf
    Info (12023): Found entity 1: cntr_nmb
Info (12128): Elaborating entity "cntr_nmb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_avalon_if:\g_local_avalon_if:av_if|scfifo:wfifo|scfifo_jve1:auto_generated|a_dpfifo_kg71:dpfifo|cntr_nmb:wr_ptr"
Info (12128): Elaborating entity "auk_ddr_hp_input_buf" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf"
Info (12128): Elaborating entity "auk_ddr_hp_custom_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_input_buf:in_buf|auk_ddr_hp_custom_fifo:my_fifo"
Info (12128): Elaborating entity "auk_ddr_hp_bank_details" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_bank_details:bank_man"
Info (12128): Elaborating entity "auk_ddr_hp_init" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_init:\g_ddr_init:init_block"
Info (12128): Elaborating entity "auk_ddr_hp_timers" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_auk_ddr_hp_controller_wrapper:ddr_sdram_auk_ddr_hp_controller_wrapper_inst|auk_ddr_hp_controller:auk_ddr_hp_controller_inst|auk_ddr_hp_timers:\g_timers:0:bank_timer"
Warning (12125): Using design file ddr_sdram_phy.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram_phy
Info (12128): Elaborating entity "ddr_sdram_phy" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst"
Warning (12125): Using design file ddr_sdram_phy_alt_mem_phy.v, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project
    Info (12023): Found entity 1: ddr_sdram_phy_alt_mem_phy
    Info (12023): Found entity 2: ddr_sdram_phy_alt_mem_phy_ac
    Info (12023): Found entity 3: ddr_sdram_phy_alt_mem_phy_addr_cmd
    Info (12023): Found entity 4: ddr_sdram_phy_alt_mem_phy_dp_io
    Info (12023): Found entity 5: ddr_sdram_phy_alt_mem_phy_clk_reset
    Info (12023): Found entity 6: ddr_sdram_phy_alt_mem_phy_read_dp
    Info (12023): Found entity 7: ddr_sdram_phy_alt_mem_phy_write_dp
    Info (12023): Found entity 8: ddr_sdram_phy_alt_mem_phy_mux
    Info (12023): Found entity 9: ddr_sdram_phy_alt_mem_phy_mimic
    Info (12023): Found entity 10: ddr_sdram_phy_alt_mem_phy_mimic_debug
    Info (12023): Found entity 11: ddr_sdram_phy_alt_mem_phy_reset_pipe
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_dp_io" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio"
Info (12128): Elaborating entity "altddio_in" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_0fd.tdf
    Info (12023): Found entity 1: ddio_in_0fd
Info (12128): Elaborating entity "ddio_in_0fd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_dp_io:dpio|altddio_in:dqs_group[0].dq[0].dqi|ddio_in_0fd:auto_generated"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_read_dp" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ch1.tdf
    Info (12023): Found entity 1: altsyncram_7ch1
Info (12128): Elaborating entity "altsyncram_7ch1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_read_dp:rdp|altsyncram:half_rate_ram_gen.altsyncram_component|altsyncram_7ch1:auto_generated"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_write_dp" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_write_dp:half_rate_wdp_gen.wdp"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_addr_cmd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc"
Warning (10034): Output port "mem_odt[0]" at ddr_sdram_phy_alt_mem_phy.v(1502) has no driver
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(1138): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(1139): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "ON"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_egd.tdf
    Info (12023): Found entity 1: ddio_out_egd
Info (12128): Elaborating entity "ddio_out_egd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:addr[0].addr_struct|altddio_out:half_rate.addr_pin|ddio_out_egd:auto_generated"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_ac" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(1138): object "ac_2x_retime" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(1139): object "ac_2x_retime_r" assigned a value but never read
Info (12128): Elaborating entity "altddio_out" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_1jd.tdf
    Info (12023): Found entity 1: ddio_out_1jd
Info (12128): Elaborating entity "ddio_out_1jd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_addr_cmd:adc|ddr_sdram_phy_alt_mem_phy_ac:ba[0].ba_struct|altddio_out:half_rate.addr_pin|ddio_out_1jd:auto_generated"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_clk_reset" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk"
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(2335): object "global_reset_ams_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ddr_sdram_phy_alt_mem_phy.v(2336): object "global_reset_ams_n_r" assigned a value but never read
Warning (12125): Using design file ddr_sdram_phy_alt_mem_phy_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram_phy_alt_mem_phy_pll
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_pll" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "100"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "133"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "133"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "50"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "133"
    Info (12134): Parameter "clk2_phase_shift" = "-1880"
    Info (12134): Parameter "clk3_divide_by" = "50"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "133"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "50"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "133"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_USED"
    Info (12134): Parameter "port_phasedone" = "PORT_USED"
    Info (12134): Parameter "port_phasestep" = "PORT_USED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_USED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_frequency_control" = "MANUAL_PHASE"
    Info (12134): Parameter "vco_phase_shift_step" = "117"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "width_phasecounterselect" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_ruk3.tdf
    Info (12023): Found entity 1: altpll_ruk3
Info (12128): Elaborating entity "altpll_ruk3" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_rfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_rfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_rfo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_rfo:altpll_dyn_phase_le2"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_sfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_sfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_sfo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_sfo:altpll_dyn_phase_le4"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_dyn_phase_le_tfo.tdf
    Info (12023): Found entity 1: altpll_dyn_phase_le_tfo
Info (12128): Elaborating entity "altpll_dyn_phase_le_tfo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|altpll_dyn_phase_le_tfo:altpll_dyn_phase_le5"
Warning (287013): Variable or input pin "datad" is defined but never used.
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p0e.tdf
    Info (12023): Found entity 1: cntr_p0e
Info (12128): Elaborating entity "cntr_p0e" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_p0e:phasestep_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ffc.tdf
    Info (12023): Found entity 1: cmpr_ffc
Info (12128): Elaborating entity "cmpr_ffc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_p0e:phasestep_counter|cmpr_ffc:cmpr12"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vee.tdf
    Info (12023): Found entity 1: cntr_vee
Info (12128): Elaborating entity "cntr_vee" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_vee:pll_internal_phasestep"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info (12023): Found entity 1: cmpr_gfc
Info (12128): Elaborating entity "cmpr_gfc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_pll:pll|altpll:altpll_component|altpll_ruk3:auto_generated|cntr_vee:pll_internal_phasestep|cmpr_gfc:cmpr14"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_cmg.tdf
    Info (12023): Found entity 1: ddio_bidir_cmg
Info (12128): Elaborating entity "ddio_bidir_cmg" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_p|ddio_bidir_cmg:auto_generated"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Warning (287001): Assertion warning: oe input port is not connected
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "implement_input_in_lcell" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_gve.tdf
    Info (12023): Found entity 1: ddio_bidir_gve
Info (12128): Elaborating entity "ddio_bidir_gve" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|altddio_bidir:DDR_CLK_OUT[0].ddr_clk_out_n|ddio_bidir_gve:auto_generated"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_pipe"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_reset_pipe" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_clk_reset:clk|ddr_sdram_phy_alt_mem_phy_reset_pipe:mem_clk_pipe"
Warning (12125): Using design file ddr_sdram_phy_alt_mem_phy_sequencer_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ddr_sdram_phy_alt_mem_phy_sequencer_wrapper
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_sequencer_wrapper" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq"
Info (12021): Found 78 design units, including 27 entities, in source file alt_mem_phy_sequencer.vhd
    Info (12022): Found design unit 1: alt_mem_phy_functions
    Info (12022): Found design unit 2: alt_mem_phy_functions-body
    Info (12022): Found design unit 3: alt_mem_phy_logic_functions
    Info (12022): Found design unit 4: alt_mem_phy_logic_functions-body
    Info (12022): Found design unit 5: alt_mem_phy_adder-v1
    Info (12022): Found design unit 6: alt_mem_phy_adder-v2
    Info (12022): Found design unit 7: alt_mem_phy_adder-v2a
    Info (12022): Found design unit 8: alt_mem_phy_adder-v3
    Info (12022): Found design unit 9: alt_mem_phy_adder-v4
    Info (12022): Found design unit 10: alt_mem_phy_adder-v5
    Info (12022): Found design unit 11: alt_mem_phy_negater-v1
    Info (12022): Found design unit 12: alt_mem_phy_absoluter-v1
    Info (12022): Found design unit 13: alt_mem_phy_subtracter-v1
    Info (12022): Found design unit 14: alt_mem_phy_subtracter-v2
    Info (12022): Found design unit 15: alt_mem_phy_subtracter-v3
    Info (12022): Found design unit 16: alt_mem_phy_subtracter-v4
    Info (12022): Found design unit 17: alt_mem_phy_equal_to-v1
    Info (12022): Found design unit 18: alt_mem_phy_equal_to-v2
    Info (12022): Found design unit 19: alt_mem_phy_greater_than-v1
    Info (12022): Found design unit 20: alt_mem_phy_greater_than_or_equal_to-v1
    Info (12022): Found design unit 21: alt_mem_phy_counter-v1
    Info (12022): Found design unit 22: alt_mem_phy_shift_right_register-v1
    Info (12022): Found design unit 23: alt_mem_phy_delay_chain-v1
    Info (12022): Found design unit 24: alt_mem_phy_modulo_counter-v1
    Info (12022): Found design unit 25: alt_mem_phy_modulo_counter-v2
    Info (12022): Found design unit 26: alt_mem_phy_modulo_counter-v3
    Info (12022): Found design unit 27: alt_mem_phy_modulo_counter-v4
    Info (12022): Found design unit 28: alt_mem_phy_modulo_counter-v5
    Info (12022): Found design unit 29: alt_mem_phy_modulus_subtracter-v1
    Info (12022): Found design unit 30: alt_mem_phy_modulus_subtracter-v2
    Info (12022): Found design unit 31: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v1
    Info (12022): Found design unit 32: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v2
    Info (12022): Found design unit 33: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2-v3
    Info (12022): Found design unit 34: alt_mem_phy_centre_of_data_valid_window-v1
    Info (12022): Found design unit 35: alt_mem_phy_centre_of_data_valid_window-v2
    Info (12022): Found design unit 36: alt_mem_phy_centre_of_largest_data_valid_window-v1
    Info (12022): Found design unit 37: alt_mem_phy_nearest_clock_direction-v1
    Info (12022): Found design unit 38: alt_mem_phy_nearest_clock_direction-v2
    Info (12022): Found design unit 39: alt_mem_phy_tdwu-v1
    Info (12022): Found design unit 40: alt_mem_phy_rcu-v1
    Info (12022): Found design unit 41: alt_mem_phy_tdru-v1
    Info (12022): Found design unit 42: alt_mem_phy_tdcu-v1
    Info (12022): Found design unit 43: alt_mem_phy_tdcu-v2
    Info (12022): Found design unit 44: alt_mem_phy_ram-v1
    Info (12022): Found design unit 45: alt_mem_phy_rsu-v1
    Info (12022): Found design unit 46: alt_mem_phy_rsu-v2
    Info (12022): Found design unit 47: alt_mem_phy_pcu-v1
    Info (12022): Found design unit 48: alt_mem_phy_psu-v1
    Info (12022): Found design unit 49: alt_mem_phy_dvu-v1
    Info (12022): Found design unit 50: alt_mem_phy_tu-v1
    Info (12022): Found design unit 51: alt_mem_phy_sequencer-v1
    Info (12023): Found entity 1: alt_mem_phy_adder
    Info (12023): Found entity 2: alt_mem_phy_negater
    Info (12023): Found entity 3: alt_mem_phy_absoluter
    Info (12023): Found entity 4: alt_mem_phy_subtracter
    Info (12023): Found entity 5: alt_mem_phy_equal_to
    Info (12023): Found entity 6: alt_mem_phy_greater_than
    Info (12023): Found entity 7: alt_mem_phy_greater_than_or_equal_to
    Info (12023): Found entity 8: alt_mem_phy_counter
    Info (12023): Found entity 9: alt_mem_phy_shift_right_register
    Info (12023): Found entity 10: alt_mem_phy_delay_chain
    Info (12023): Found entity 11: alt_mem_phy_modulo_counter
    Info (12023): Found entity 12: alt_mem_phy_modulus_subtracter
    Info (12023): Found entity 13: alt_mem_phy_modulus_subtracter_greater_than_or_equal_to_2
    Info (12023): Found entity 14: alt_mem_phy_centre_of_data_valid_window
    Info (12023): Found entity 15: alt_mem_phy_centre_of_largest_data_valid_window
    Info (12023): Found entity 16: alt_mem_phy_nearest_clock_direction
    Info (12023): Found entity 17: alt_mem_phy_tdwu
    Info (12023): Found entity 18: alt_mem_phy_rcu
    Info (12023): Found entity 19: alt_mem_phy_tdru
    Info (12023): Found entity 20: alt_mem_phy_tdcu
    Info (12023): Found entity 21: alt_mem_phy_ram
    Info (12023): Found entity 22: alt_mem_phy_rsu
    Info (12023): Found entity 23: alt_mem_phy_pcu
    Info (12023): Found entity 24: alt_mem_phy_psu
    Info (12023): Found entity 25: alt_mem_phy_dvu
    Info (12023): Found entity 26: alt_mem_phy_tu
    Info (12023): Found entity 27: alt_mem_phy_sequencer
Info (12128): Elaborating entity "alt_mem_phy_sequencer" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst"
Info (12129): Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:pll_reconfiguring_alt_mem_phy_delay_chain_instance1"
Info (12129): Elaborating entity "alt_mem_phy_tdwu" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdwu:alt_mem_phy_tdwu_instance1|alt_mem_phy_counter:\memory_controller_avalon_interface_true:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_rcu" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_rcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance3|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_tdru" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdru:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdru_instance1"
Info (12129): Elaborating entity "alt_mem_phy_tdcu" using architecture "A:v2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_shift_right_register" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_shift_right_register:\data_width_ratio_4:alt_mem_phy_shift_right_register_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance2"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tdcu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:alt_mem_phy_tdcu_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance3"
Info (12129): Elaborating entity "alt_mem_phy_rsu" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_centre_of_data_valid_window" using architecture "A:v2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw"
Info (12129): Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v5" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_rsu:\enable_resynchronisation_calibration_and_setup_1_enable_postamble_calibration_and_setup_0:gen_80_rsu:alt_mem_phy_rsu_instance1|alt_mem_phy_centre_of_data_valid_window:codvw|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_dvu" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_dvu:alt_mem_phy_dvu_instance1|alt_mem_phy_delay_chain:alt_mem_phy_delay_chain_instance1"
Info (12129): Elaborating entity "alt_mem_phy_delay_chain" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_delay_chain:\enable_tracking_1:mimic_path_sample_valid_alt_mem_phy_delay_chain_instance1"
Info (12129): Elaborating entity "alt_mem_phy_tu" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance2|alt_mem_phy_equal_to:alt_mem_phy_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_centre_of_largest_data_valid_window" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1"
Info (12129): Elaborating entity "alt_mem_phy_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_counter:alt_mem_phy_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info (12129): Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_centre_of_largest_data_valid_window:alt_mem_phy_centre_of_largest_data_valid_window_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_modulo_counter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_subtracter:\increment_signed_true:alt_mem_phy_subtracter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_adder" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_adder:\increment_signed_true:alt_mem_phy_adder_instance1"
Info (12129): Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1"
Info (12129): Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_modulo_counter:alt_mem_phy_modulo_counter_instance1|alt_mem_phy_greater_than_or_equal_to:\increment_signed_true:alt_mem_phy_greater_than_or_equal_to_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_nearest_clock_direction" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1"
Info (12129): Elaborating entity "alt_mem_phy_greater_than" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1"
Info (12129): Elaborating entity "alt_mem_phy_subtracter" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_nearest_clock_direction:alt_mem_phy_nearest_clock_direction_instance1|alt_mem_phy_greater_than:alt_mem_phy_greater_than_instance1|alt_mem_phy_subtracter:alt_mem_phy_subtracter_instance1"
Info (12129): Elaborating entity "alt_mem_phy_greater_than_or_equal_to" using architecture "A:v1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_sequencer_wrapper:seq|alt_mem_phy_sequencer:alt_mem_phy_sequencer_inst|alt_mem_phy_tu:\enable_tracking_1:alt_mem_phy_tu_instance1|alt_mem_phy_greater_than_or_equal_to:alt_mem_phy_greater_than_or_equal_to_instance1"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_mimic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mimic:mmc"
Info (12128): Elaborating entity "ddr_sdram_phy_alt_mem_phy_mux" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|ddr_sdram:the_ddr_sdram|ddr_sdram_controller_phy:ddr_sdram_controller_phy_inst|ddr_sdram_phy:alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy:ddr_sdram_phy_alt_mem_phy_inst|ddr_sdram_phy_alt_mem_phy_mux:mux"
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_2_downstream_to_flash_ssram_pipeline_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_s1_arbitrator:the_flash_ssram_pipeline_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_3_downstream_to_flash_ssram_pipeline_bridge_s1"
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge_m1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge_m1_arbitrator:the_flash_ssram_pipeline_bridge_m1"
Warning (12125): Using design file flash_ssram_pipeline_bridge.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: flash_ssram_pipeline_bridge_downstream_adapter
    Info (12023): Found entity 2: flash_ssram_pipeline_bridge_upstream_adapter
    Info (12023): Found entity 3: flash_ssram_pipeline_bridge_waitrequest_adapter
    Info (12023): Found entity 4: flash_ssram_pipeline_bridge
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge"
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge_downstream_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_downstream_adapter:the_flash_ssram_pipeline_bridge_downstream_adapter"
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge_upstream_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_upstream_adapter:the_flash_ssram_pipeline_bridge_upstream_adapter"
Info (12128): Elaborating entity "flash_ssram_pipeline_bridge_waitrequest_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_pipeline_bridge:the_flash_ssram_pipeline_bridge|flash_ssram_pipeline_bridge_waitrequest_adapter:the_flash_ssram_pipeline_bridge_waitrequest_adapter"
Info (12128): Elaborating entity "flash_ssram_tristate_bridge_avalon_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|flash_ssram_tristate_bridge_avalon_slave_arbitrator:the_flash_ssram_tristate_bridge_avalon_slave"
Info (12128): Elaborating entity "i2c_master_avalon_slave_0_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master_avalon_slave_0_arbitrator:the_i2c_master_avalon_slave_0"
Warning (12125): Using design file i2c_master.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: i2c_master
Info (12128): Elaborating entity "i2c_master" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master"
Info (12128): Elaborating entity "opencores_i2c_master" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master"
Warning (10541): VHDL Signal Declaration warning at opencores_i2c_master.vhd(17): used implicit default value for signal "wb_err_o" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10873): Using initial value X (don't care) for net "wb_dat_o[31..8]" at opencores_i2c_master.vhd(16)
Info (12128): Elaborating entity "i2c_master_top" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst"
Info (12128): Elaborating entity "i2c_master_byte_ctrl" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1"
Info (12128): Elaborating entity "i2c_master_bit_ctrl" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|i2c_master:the_i2c_master|opencores_i2c_master:i2c_master|i2c_master_top:i2c_top_inst|i2c_master_byte_ctrl:u1|i2c_master_bit_ctrl:u1"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "OFF"
Info (12128): Elaborating entity "a_fffifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_ff" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_ff:last_data_node[7]", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dqc.tdf
    Info (12023): Found entity 1: mux_dqc
Info (12128): Elaborating entity "mux_dqc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_dqc:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p9f.tdf
    Info (12023): Found entity 1: cntr_p9f
Info (12128): Elaborating entity "cntr_p9f" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_p9f:auto_generated"
Info (12128): Elaborating entity "a_fefifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vdg.tdf
    Info (12023): Found entity 1: cmpr_vdg
Info (12128): Elaborating entity "cmpr_vdg" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_vdg:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare"
Info (12131): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare", which is child of megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "3"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "3"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "lcd_controller_avalon_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_slave_arbitrator:the_lcd_controller_avalon_slave"
Info (12128): Elaborating entity "lcd_controller_avalon_master_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master"
Info (12128): Elaborating entity "selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller_avalon_master_arbitrator:the_lcd_controller_avalon_master|selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo_module:selecto_nrdv_lcd_controller_avalon_master_1_ddr_sdram_s1_fifo"
Warning (12125): Using design file lcd_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_controller
Info (12128): Elaborating entity "lcd_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller"
Info (12128): Elaborating entity "tpo_lcd_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller"
Warning (10858): Verilog HDL warning at tpo_lcd_controller.v(191): object serial_clk_falling_edge used but never assigned
Warning (10230): Verilog HDL assignment warning at tpo_lcd_controller.v(281): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at tpo_lcd_controller.v(290): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at tpo_lcd_controller.v(419): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at tpo_lcd_controller.v(434): truncated value with size 32 to match size of target (1)
Warning (10030): Net "serial_clk_falling_edge" at tpo_lcd_controller.v(191) has no driver or initial value, using a default initial value '0'
Warning (272007): Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info (12128): Elaborating entity "dcfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo" with the following parameter:
    Info (12134): Parameter "LPM_NUMWORDS" = "1024"
    Info (12134): Parameter "LPM_SHOWAHEAD" = "ON"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aj31.tdf
    Info (12023): Found entity 1: dcfifo_aj31
Info (12128): Elaborating entity "dcfifo_aj31" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_od11.tdf
    Info (12023): Found entity 1: altsyncram_od11
Info (12128): Elaborating entity "altsyncram_od11" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|altsyncram_od11:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|dffpipe_pe9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_sld
Info (12128): Elaborating entity "alt_synch_pipe_sld" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|dcfifo:the_dcfifo|dcfifo_aj31:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_74i.tdf
    Info (12023): Found entity 1: cntr_74i
Info (12128): Elaborating entity "cntr_74i" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:dma_address_counter|cntr_74i:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter" with the following parameter:
    Info (12134): Parameter "LPM_MODULUS" = "3"
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_adi.tdf
    Info (12023): Found entity 1: cntr_adi
Info (12128): Elaborating entity "cntr_adi" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter|cntr_adi:auto_generated"
Info (12128): Elaborating entity "cmpr_ffc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:hck_div_counter|cntr_adi:auto_generated|cmpr_ffc:cmpr2"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter" with the following parameter:
    Info (12134): Parameter "LPM_MODULUS" = "1056"
    Info (12134): Parameter "LPM_WIDTH" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_72j.tdf
    Info (12023): Found entity 1: cntr_72j
Info (12128): Elaborating entity "cntr_72j" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter|cntr_72j:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf
    Info (12023): Found entity 1: cmpr_vgc
Info (12128): Elaborating entity "cmpr_vgc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_column_counter|cntr_72j:auto_generated|cmpr_vgc:cmpr1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter" with the following parameter:
    Info (12134): Parameter "LPM_MODULUS" = "525"
    Info (12134): Parameter "LPM_WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m0j.tdf
    Info (12023): Found entity 1: cntr_m0j
Info (12128): Elaborating entity "cntr_m0j" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter|cntr_m0j:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc
Info (12128): Elaborating entity "cmpr_ugc" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:lcd_row_counter|cntr_m0j:auto_generated|cmpr_ugc:cmpr1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_93h.tdf
    Info (12023): Found entity 1: cntr_93h
Info (12128): Elaborating entity "cntr_93h" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_controller:the_lcd_controller|tpo_lcd_controller:lcd_controller|lpm_counter:mux_toggler|cntr_93h:auto_generated"
Info (12128): Elaborating entity "lcd_i2c_en_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_en_s1_arbitrator:the_lcd_i2c_en_s1"
Warning (12125): Using design file lcd_i2c_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_i2c_en
Info (12128): Elaborating entity "lcd_i2c_en" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_en:the_lcd_i2c_en"
Info (12128): Elaborating entity "lcd_i2c_scl_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_scl_s1_arbitrator:the_lcd_i2c_scl_s1"
Warning (12125): Using design file lcd_i2c_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_i2c_scl
Info (12128): Elaborating entity "lcd_i2c_scl" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_scl:the_lcd_i2c_scl"
Info (12128): Elaborating entity "lcd_i2c_sdat_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_sdat_s1_arbitrator:the_lcd_i2c_sdat_s1"
Warning (12125): Using design file lcd_i2c_sdat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_i2c_sdat
Info (12128): Elaborating entity "lcd_i2c_sdat" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|lcd_i2c_sdat:the_lcd_i2c_sdat"
Info (12128): Elaborating entity "led_pio_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|led_pio_s1_arbitrator:the_led_pio_s1"
Warning (12125): Using design file led_pio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: led_pio
Info (12128): Elaborating entity "led_pio" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|led_pio:the_led_pio"
Info (12128): Elaborating entity "performance_counter_control_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave"
Warning (12125): Using design file performance_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: performance_counter
Info (12128): Elaborating entity "performance_counter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|performance_counter:the_performance_counter"
Info (12128): Elaborating entity "pio_id_eeprom_dat_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_dat_s1_arbitrator:the_pio_id_eeprom_dat_s1"
Warning (12125): Using design file pio_id_eeprom_dat.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pio_id_eeprom_dat
Info (12128): Elaborating entity "pio_id_eeprom_dat" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_dat:the_pio_id_eeprom_dat"
Info (12128): Elaborating entity "pio_id_eeprom_scl_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_scl_s1_arbitrator:the_pio_id_eeprom_scl_s1"
Warning (12125): Using design file pio_id_eeprom_scl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pio_id_eeprom_scl
Info (12128): Elaborating entity "pio_id_eeprom_scl" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pio_id_eeprom_scl:the_pio_id_eeprom_scl"
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_s1_arbitrator:the_pipeline_bridge_before_tristate_bridge_s1|rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1_module:rdv_fifo_for_flash_ssram_pipeline_bridge_m1_to_pipeline_bridge_before_tristate_bridge_s1"
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge_m1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge_m1_arbitrator:the_pipeline_bridge_before_tristate_bridge_m1"
Warning (12125): Using design file pipeline_bridge_before_tristate_bridge.v, which is not specified as a design file for the current project, but contains definitions for 4 design units and 4 entities in project
    Info (12023): Found entity 1: pipeline_bridge_before_tristate_bridge_downstream_adapter
    Info (12023): Found entity 2: pipeline_bridge_before_tristate_bridge_upstream_adapter
    Info (12023): Found entity 3: pipeline_bridge_before_tristate_bridge_waitrequest_adapter
    Info (12023): Found entity 4: pipeline_bridge_before_tristate_bridge
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge"
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge_downstream_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_downstream_adapter:the_pipeline_bridge_before_tristate_bridge_downstream_adapter"
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge_upstream_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_upstream_adapter:the_pipeline_bridge_before_tristate_bridge_upstream_adapter"
Info (12128): Elaborating entity "pipeline_bridge_before_tristate_bridge_waitrequest_adapter" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pipeline_bridge_before_tristate_bridge:the_pipeline_bridge_before_tristate_bridge|pipeline_bridge_before_tristate_bridge_waitrequest_adapter:the_pipeline_bridge_before_tristate_bridge_waitrequest_adapter"
Info (12128): Elaborating entity "pll_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll_s1_arbitrator:the_pll_s1"
Warning (12125): Using design file pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pll
Info (12128): Elaborating entity "pll" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll"
Warning (12125): Using design file altpllpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altpllpll
Info (12128): Elaborating entity "altpllpll" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "12"
    Info (12134): Parameter "clk1_phase_shift" = "-2000"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "8"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "4"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1dq2.tdf
    Info (12023): Found entity 1: altpll_1dq2
Info (12128): Elaborating entity "altpll_1dq2" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|pll:the_pll|altpllpll:the_pll|altpll:altpll_component|altpll_1dq2:auto_generated"
Info (12128): Elaborating entity "sd_card_controller_avalon_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller_avalon_slave_arbitrator:the_sd_card_controller_avalon_slave"
Warning (12125): Using design file sd_card_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sd_card_controller
Info (12128): Elaborating entity "sd_card_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller"
Info (12128): Elaborating entity "sd_controller" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller"
Warning (10230): Verilog HDL assignment warning at sd_controller.v(483): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(489): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(495): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(497): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(499): truncated value with size 32 to match size of target (16)
Info (10264): Verilog HDL Case Statement information at sd_controller.v(479): all case item expressions in this case statement are onehot
Warning (10230): Verilog HDL assignment warning at sd_controller.v(509): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(511): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(570): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at sd_controller.v(681): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "sd_data_ram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6i1.tdf
    Info (12023): Found entity 1: altsyncram_m6i1
Info (12128): Elaborating entity "altsyncram_m6i1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sd_card_controller:the_sd_card_controller|sd_controller:sd_card_controller|sd_data_ram:the_sd_data_ram|altsyncram:altsyncram_component|altsyncram_m6i1:auto_generated"
Info (12128): Elaborating entity "slow_peripheral_bridge_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_s1_arbitrator:the_slow_peripheral_bridge_s1|rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1_module:rdv_fifo_for_cycloneIII_embedded_evaluation_kit_standard_sopc_burst_6_downstream_to_slow_peripheral_bridge_s1"
Info (12128): Elaborating entity "slow_peripheral_bridge_m1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge_m1_arbitrator:the_slow_peripheral_bridge_m1"
Warning (12125): Using design file slow_peripheral_bridge.v, which is not specified as a design file for the current project, but contains definitions for 3 design units and 3 entities in project
    Info (12023): Found entity 1: slow_peripheral_bridge_downstream_fifo
    Info (12023): Found entity 2: slow_peripheral_bridge_upstream_fifo
    Info (12023): Found entity 3: slow_peripheral_bridge
Info (12128): Elaborating entity "slow_peripheral_bridge" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge"
Info (12128): Elaborating entity "slow_peripheral_bridge_downstream_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12130): Elaborated megafunction instantiation "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo"
Info (12133): Instantiated megafunction "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "CYCLONEIII"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "78"
    Info (12134): Parameter "lpm_widthu" = "4"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kuf1.tdf
    Info (12023): Found entity 1: dcfifo_kuf1
Info (12128): Elaborating entity "dcfifo_kuf1" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_g47.tdf
    Info (12023): Found entity 1: a_graycounter_g47
Info (12128): Elaborating entity "a_graycounter_g47" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_g47:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_cic.tdf
    Info (12023): Found entity 1: a_graycounter_cic
Info (12128): Elaborating entity "a_graycounter_cic" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|a_graycounter_cic:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ri31.tdf
    Info (12023): Found entity 1: altsyncram_ri31
Info (12128): Elaborating entity "altsyncram_ri31" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|altsyncram_ri31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_fkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_fkd
Info (12128): Elaborating entity "alt_synch_pipe_fkd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_hd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_downstream_fifo:the_downstream_fifo|dcfifo:downstream_fifo|dcfifo_kuf1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_id9:dffpipe15"
Info (12128): Elaborating entity "slow_peripheral_bridge_upstream_fifo" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|slow_peripheral_bridge:the_slow_peripheral_bridge|slow_peripheral_bridge_upstream_fifo:the_upstream_fifo"
Info (12128): Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (12125): Using design file sys_clk_timer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sys_clk_timer
Info (12128): Elaborating entity "sys_clk_timer" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sys_clk_timer:the_sys_clk_timer"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|sysid:the_sysid"
Info (12128): Elaborating entity "touch_panel_pen_irq_n_s1_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_pen_irq_n_s1_arbitrator:the_touch_panel_pen_irq_n_s1"
Warning (12125): Using design file touch_panel_pen_irq_n.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: touch_panel_pen_irq_n
Info (12128): Elaborating entity "touch_panel_pen_irq_n" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_pen_irq_n:the_touch_panel_pen_irq_n"
Info (12128): Elaborating entity "touch_panel_spi_spi_control_port_arbitrator" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi_spi_control_port_arbitrator:the_touch_panel_spi_spi_control_port"
Warning (12125): Using design file touch_panel_spi.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: touch_panel_spi
Info (12128): Elaborating entity "touch_panel_spi" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|touch_panel_spi:the_touch_panel_spi"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_cpu_clk_domain_synch"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_peripheral_clk_domain_synch"
Info (12128): Elaborating entity "cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module" for hierarchy "cycloneIII_embedded_evaluation_kit_standard_sopc:cycloneIII_embedded_evaluation_kit_standard_sopc_instance|cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch_module:cycloneIII_embedded_evaluation_kit_standard_sopc_reset_ddr_sdram_phy_clk_out_domain_synch"
Warning (12020): Port "cnt_en" on the entity instantiation of "hck_div_counter" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored.
Warning (12030): Port "wrusedw" on the entity instantiation of "the_dcfifo" is connected to a signal of width 11. The formal width of the signal in the module is 10.  The extra bits will be left dangling without any fan-out logic.
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (12030): Port "usedw" on the entity instantiation of "the_dac_scfifo" is connected to a signal of width 9. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic.
Error (12097): Can't find port "ocp_enable" in OpenCore Plus entity "auk_ddr_hp_init". --  OpenCore Plus specification file is invalid
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/altera/13.1/mp3_player/cycloneIII_embedded_evaluation_kit_standard.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 99 warnings
    Error: Peak virtual memory: 606 megabytes
    Error: Processing ended: Mon May 07 11:36:15 2018
    Error: Elapsed time: 00:00:30
    Error: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera/13.1/mp3_player/cycloneIII_embedded_evaluation_kit_standard.map.smsg.


