{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 12 20:22:50 2018 " "Info: Processing started: Mon Nov 12 20:22:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shootingGame -c shootingGame " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shootingGame -c shootingGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Info: Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "systemController:u1\|FLG_CHK " "Warning: Node \"systemController:u1\|FLG_CHK\" is a latch" {  } { { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "systemController:u1\|FLG_INIT " "Warning: Node \"systemController:u1\|FLG_INIT\" is a latch" {  } { { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 23 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "systemController:u1\|FLG_WT " "Warning: Node \"systemController:u1\|FLG_WT\" is a latch" {  } { { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } } { "d:/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "waitGame:u3\|CMP_WT " "Info: Detected ripple clock \"waitGame:u3\|CMP_WT\" as buffer" {  } { { "waitGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/waitGame.vhd" 14 -1 0 } } { "d:/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "waitGame:u3\|CMP_WT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buttonProcessor:u8\|BTN_RESUME " "Info: Detected ripple clock \"buttonProcessor:u8\|BTN_RESUME\" as buffer" {  } { { "buttonProcessor.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/buttonProcessor.vhd" 15 -1 0 } } { "d:/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "buttonProcessor:u8\|BTN_RESUME" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "systemController:u1\|process_0~0 " "Info: Detected gated clock \"systemController:u1\|process_0~0\" as buffer" {  } { { "d:/altera/9.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/9.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "systemController:u1\|process_0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register systemController:u1\|FLG_CHK register displayer:u7\|COLR_OUT\[5\] 46.76 MHz 21.387 ns Internal " "Info: Clock \"clk\" has Internal fmax of 46.76 MHz between source register \"systemController:u1\|FLG_CHK\" and destination register \"displayer:u7\|COLR_OUT\[5\]\" (period= 21.387 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.549 ns + Longest register register " "Info: + Longest register to register delay is 10.549 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns systemController:u1\|FLG_CHK 1 REG LC_X10_Y10_N9 76 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N9; Fanout = 76; REG Node = 'systemController:u1\|FLG_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { systemController:u1|FLG_CHK } "NODE_NAME" } } { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(0.511 ns) 2.568 ns displayer:u7\|COLR_OUT\[6\]~8 2 COMB LC_X9_Y6_N5 1 " "Info: 2: + IC(2.057 ns) + CELL(0.511 ns) = 2.568 ns; Loc. = LC_X9_Y6_N5; Fanout = 1; COMB Node = 'displayer:u7\|COLR_OUT\[6\]~8'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.568 ns" { systemController:u1|FLG_CHK displayer:u7|COLR_OUT[6]~8 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.511 ns) 3.859 ns displayer:u7\|COLR_OUT\[6\]~9 3 COMB LC_X9_Y6_N4 2 " "Info: 3: + IC(0.780 ns) + CELL(0.511 ns) = 3.859 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT\[6\]~9'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.291 ns" { displayer:u7|COLR_OUT[6]~8 displayer:u7|COLR_OUT[6]~9 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.219 ns) + CELL(0.511 ns) 7.589 ns displayer:u7\|COLR_OUT\[5\]~12 4 COMB LC_X1_Y7_N0 2 " "Info: 4: + IC(3.219 ns) + CELL(0.511 ns) = 7.589 ns; Loc. = LC_X1_Y7_N0; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT\[5\]~12'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.511 ns) 8.920 ns displayer:u7\|COLR_OUT~13 5 COMB LC_X1_Y7_N7 2 " "Info: 5: + IC(0.820 ns) + CELL(0.511 ns) = 8.920 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT~13'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.804 ns) 10.549 ns displayer:u7\|COLR_OUT\[5\] 6 REG LC_X1_Y7_N3 1 " "Info: 6: + IC(0.825 ns) + CELL(0.804 ns) = 10.549 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'displayer:u7\|COLR_OUT\[5\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.848 ns ( 27.00 % ) " "Info: Total cell delay = 2.848 ns ( 27.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.701 ns ( 73.00 % ) " "Info: Total interconnect delay = 7.701 ns ( 73.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.549 ns" { systemController:u1|FLG_CHK displayer:u7|COLR_OUT[6]~8 displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.549 ns" { systemController:u1|FLG_CHK {} displayer:u7|COLR_OUT[6]~8 {} displayer:u7|COLR_OUT[6]~9 {} displayer:u7|COLR_OUT[5]~12 {} displayer:u7|COLR_OUT~13 {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 2.057ns 0.780ns 3.219ns 0.820ns 0.825ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.505 ns - Smallest " "Info: - Smallest clock skew is -10.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns displayer:u7\|COLR_OUT\[5\] 2 REG LC_X1_Y7_N3 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'displayer:u7\|COLR_OUT\[5\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.324 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns waitGame:u3\|CMP_WT 2 REG LC_X10_Y10_N3 40 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y10_N3; Fanout = 40; REG Node = 'waitGame:u3\|CMP_WT'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk waitGame:u3|CMP_WT } "NODE_NAME" } } { "waitGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/waitGame.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.200 ns) 6.448 ns systemController:u1\|process_0~0 3 COMB LC_X10_Y6_N9 6 " "Info: 3: + IC(2.053 ns) + CELL(0.200 ns) = 6.448 ns; Loc. = LC_X10_Y6_N9; Fanout = 6; COMB Node = 'systemController:u1\|process_0~0'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { waitGame:u3|CMP_WT systemController:u1|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.365 ns) + CELL(0.511 ns) 14.324 ns systemController:u1\|FLG_CHK 4 REG LC_X10_Y10_N9 76 " "Info: 4: + IC(7.365 ns) + CELL(0.511 ns) = 14.324 ns; Loc. = LC_X10_Y10_N9; Fanout = 76; REG Node = 'systemController:u1\|FLG_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 22.12 % ) " "Info: Total cell delay = 3.168 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.156 ns ( 77.88 % ) " "Info: Total interconnect delay = 11.156 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "10.549 ns" { systemController:u1|FLG_CHK displayer:u7|COLR_OUT[6]~8 displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "10.549 ns" { systemController:u1|FLG_CHK {} displayer:u7|COLR_OUT[6]~8 {} displayer:u7|COLR_OUT[6]~9 {} displayer:u7|COLR_OUT[5]~12 {} displayer:u7|COLR_OUT~13 {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 2.057ns 0.780ns 3.219ns 0.820ns 0.825ns } { 0.000ns 0.511ns 0.511ns 0.511ns 0.511ns 0.804ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "autoCheck:u2\|CMP_CHK systemController:u1\|FLG_CHK clk 8.233 ns " "Info: Found hold time violation between source  pin or register \"autoCheck:u2\|CMP_CHK\" and destination pin or register \"systemController:u1\|FLG_CHK\" for clock \"clk\" (Hold time is 8.233 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.505 ns + Largest " "Info: + Largest clock skew is 10.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.324 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.324 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns waitGame:u3\|CMP_WT 2 REG LC_X10_Y10_N3 40 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y10_N3; Fanout = 40; REG Node = 'waitGame:u3\|CMP_WT'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk waitGame:u3|CMP_WT } "NODE_NAME" } } { "waitGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/waitGame.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(0.200 ns) 6.448 ns systemController:u1\|process_0~0 3 COMB LC_X10_Y6_N9 6 " "Info: 3: + IC(2.053 ns) + CELL(0.200 ns) = 6.448 ns; Loc. = LC_X10_Y6_N9; Fanout = 6; COMB Node = 'systemController:u1\|process_0~0'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { waitGame:u3|CMP_WT systemController:u1|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.365 ns) + CELL(0.511 ns) 14.324 ns systemController:u1\|FLG_CHK 4 REG LC_X10_Y10_N9 76 " "Info: 4: + IC(7.365 ns) + CELL(0.511 ns) = 14.324 ns; Loc. = LC_X10_Y10_N9; Fanout = 76; REG Node = 'systemController:u1\|FLG_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.168 ns ( 22.12 % ) " "Info: Total cell delay = 3.168 ns ( 22.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.156 ns ( 77.88 % ) " "Info: Total interconnect delay = 11.156 ns ( 77.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns autoCheck:u2\|CMP_CHK 2 REG LC_X10_Y10_N4 6 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y10_N4; Fanout = 6; REG Node = 'autoCheck:u2\|CMP_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk autoCheck:u2|CMP_CHK } "NODE_NAME" } } { "autoCheck.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/autoCheck.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk autoCheck:u2|CMP_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} autoCheck:u2|CMP_CHK {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk autoCheck:u2|CMP_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} autoCheck:u2|CMP_CHK {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "autoCheck.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/autoCheck.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.896 ns - Shortest register register " "Info: - Shortest register to register delay is 1.896 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autoCheck:u2\|CMP_CHK 1 REG LC_X10_Y10_N4 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N4; Fanout = 6; REG Node = 'autoCheck:u2\|CMP_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { autoCheck:u2|CMP_CHK } "NODE_NAME" } } { "autoCheck.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/autoCheck.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.982 ns) + CELL(0.914 ns) 1.896 ns systemController:u1\|FLG_CHK 2 REG LC_X10_Y10_N9 76 " "Info: 2: + IC(0.982 ns) + CELL(0.914 ns) = 1.896 ns; Loc. = LC_X10_Y10_N9; Fanout = 76; REG Node = 'systemController:u1\|FLG_CHK'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { autoCheck:u2|CMP_CHK systemController:u1|FLG_CHK } "NODE_NAME" } } { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.914 ns ( 48.21 % ) " "Info: Total cell delay = 0.914 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.982 ns ( 51.79 % ) " "Info: Total interconnect delay = 0.982 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { autoCheck:u2|CMP_CHK systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { autoCheck:u2|CMP_CHK {} systemController:u1|FLG_CHK {} } { 0.000ns 0.982ns } { 0.000ns 0.914ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "14.324 ns" { clk waitGame:u3|CMP_WT systemController:u1|process_0~0 systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "14.324 ns" { clk {} clk~combout {} waitGame:u3|CMP_WT {} systemController:u1|process_0~0 {} systemController:u1|FLG_CHK {} } { 0.000ns 0.000ns 1.738ns 2.053ns 7.365ns } { 0.000ns 1.163ns 1.294ns 0.200ns 0.511ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk autoCheck:u2|CMP_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} autoCheck:u2|CMP_CHK {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { autoCheck:u2|CMP_CHK systemController:u1|FLG_CHK } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "1.896 ns" { autoCheck:u2|CMP_CHK {} systemController:u1|FLG_CHK {} } { 0.000ns 0.982ns } { 0.000ns 0.914ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "displayer:u7\|COLR_OUT\[5\] sw7 clk 9.666 ns register " "Info: tsu for register \"displayer:u7\|COLR_OUT\[5\]\" (data pin = \"sw7\", clock pin = \"clk\") is 9.666 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.152 ns + Longest pin register " "Info: + Longest pin to register delay is 13.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sw7 1 PIN PIN_125 169 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_125; Fanout = 169; PIN Node = 'sw7'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw7 } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.915 ns) + CELL(0.914 ns) 4.961 ns systemController:u1\|FLG_GAME~0 2 COMB LC_X9_Y6_N6 96 " "Info: 2: + IC(2.915 ns) + CELL(0.914 ns) = 4.961 ns; Loc. = LC_X9_Y6_N6; Fanout = 96; COMB Node = 'systemController:u1\|FLG_GAME~0'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.829 ns" { sw7 systemController:u1|FLG_GAME~0 } "NODE_NAME" } } { "systemController.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/systemController.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.200 ns) 6.462 ns displayer:u7\|COLR_OUT\[6\]~9 3 COMB LC_X9_Y6_N4 2 " "Info: 3: + IC(1.301 ns) + CELL(0.200 ns) = 6.462 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT\[6\]~9'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { systemController:u1|FLG_GAME~0 displayer:u7|COLR_OUT[6]~9 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.219 ns) + CELL(0.511 ns) 10.192 ns displayer:u7\|COLR_OUT\[5\]~12 4 COMB LC_X1_Y7_N0 2 " "Info: 4: + IC(3.219 ns) + CELL(0.511 ns) = 10.192 ns; Loc. = LC_X1_Y7_N0; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT\[5\]~12'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.730 ns" { displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.511 ns) 11.523 ns displayer:u7\|COLR_OUT~13 5 COMB LC_X1_Y7_N7 2 " "Info: 5: + IC(0.820 ns) + CELL(0.511 ns) = 11.523 ns; Loc. = LC_X1_Y7_N7; Fanout = 2; COMB Node = 'displayer:u7\|COLR_OUT~13'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.331 ns" { displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.804 ns) 13.152 ns displayer:u7\|COLR_OUT\[5\] 6 REG LC_X1_Y7_N3 1 " "Info: 6: + IC(0.825 ns) + CELL(0.804 ns) = 13.152 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'displayer:u7\|COLR_OUT\[5\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.072 ns ( 30.96 % ) " "Info: Total cell delay = 4.072 ns ( 30.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.080 ns ( 69.04 % ) " "Info: Total interconnect delay = 9.080 ns ( 69.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.152 ns" { sw7 systemController:u1|FLG_GAME~0 displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.152 ns" { sw7 {} sw7~combout {} systemController:u1|FLG_GAME~0 {} displayer:u7|COLR_OUT[6]~9 {} displayer:u7|COLR_OUT[5]~12 {} displayer:u7|COLR_OUT~13 {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 2.915ns 1.301ns 3.219ns 0.820ns 0.825ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.511ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns displayer:u7\|COLR_OUT\[5\] 2 REG LC_X1_Y7_N3 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X1_Y7_N3; Fanout = 1; REG Node = 'displayer:u7\|COLR_OUT\[5\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "13.152 ns" { sw7 systemController:u1|FLG_GAME~0 displayer:u7|COLR_OUT[6]~9 displayer:u7|COLR_OUT[5]~12 displayer:u7|COLR_OUT~13 displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "13.152 ns" { sw7 {} sw7~combout {} systemController:u1|FLG_GAME~0 {} displayer:u7|COLR_OUT[6]~9 {} displayer:u7|COLR_OUT[5]~12 {} displayer:u7|COLR_OUT~13 {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 2.915ns 1.301ns 3.219ns 0.820ns 0.825ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.511ns 0.511ns 0.804ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|COLR_OUT[5] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|COLR_OUT[5] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk row\[0\] displayer:u7\|ROW_OUT\[0\] 9.840 ns register " "Info: tco from clock \"clk\" to destination pin \"row\[0\]\" through register \"displayer:u7\|ROW_OUT\[0\]\" is 9.840 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns displayer:u7\|ROW_OUT\[0\] 2 REG LC_X7_Y4_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X7_Y4_N7; Fanout = 1; REG Node = 'displayer:u7\|ROW_OUT\[0\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk displayer:u7|ROW_OUT[0] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|ROW_OUT[0] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|ROW_OUT[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.645 ns + Longest register pin " "Info: + Longest register to pin delay is 5.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns displayer:u7\|ROW_OUT\[0\] 1 REG LC_X7_Y4_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y4_N7; Fanout = 1; REG Node = 'displayer:u7\|ROW_OUT\[0\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { displayer:u7|ROW_OUT[0] } "NODE_NAME" } } { "displayer.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/displayer.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.323 ns) + CELL(2.322 ns) 5.645 ns row\[0\] 2 PIN PIN_8 0 " "Info: 2: + IC(3.323 ns) + CELL(2.322 ns) = 5.645 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'row\[0\]'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.645 ns" { displayer:u7|ROW_OUT[0] row[0] } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 41.13 % ) " "Info: Total cell delay = 2.322 ns ( 41.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.323 ns ( 58.87 % ) " "Info: Total interconnect delay = 3.323 ns ( 58.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.645 ns" { displayer:u7|ROW_OUT[0] row[0] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.645 ns" { displayer:u7|ROW_OUT[0] {} row[0] {} } { 0.000ns 3.323ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk displayer:u7|ROW_OUT[0] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} displayer:u7|ROW_OUT[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.645 ns" { displayer:u7|ROW_OUT[0] row[0] } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.645 ns" { displayer:u7|ROW_OUT[0] {} row[0] {} } { 0.000ns 3.323ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buttonProcessor:u8\|BTN_SHOOT btn1 clk -1.095 ns register " "Info: th for register \"buttonProcessor:u8\|BTN_SHOOT\" (data pin = \"btn1\", clock pin = \"clk\") is -1.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 488 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 488; CLK Node = 'clk'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns buttonProcessor:u8\|BTN_SHOOT 2 REG LC_X4_Y7_N1 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X4_Y7_N1; Fanout = 1; REG Node = 'buttonProcessor:u8\|BTN_SHOOT'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "buttonProcessor.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/buttonProcessor.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buttonProcessor:u8|BTN_SHOOT {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "buttonProcessor.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/buttonProcessor.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.135 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns btn1 1 PIN PIN_20 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 1; PIN Node = 'btn1'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn1 } "NODE_NAME" } } { "ShootingGame.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/ShootingGame.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.692 ns) + CELL(0.280 ns) 5.135 ns buttonProcessor:u8\|BTN_SHOOT 2 REG LC_X4_Y7_N1 1 " "Info: 2: + IC(3.692 ns) + CELL(0.280 ns) = 5.135 ns; Loc. = LC_X4_Y7_N1; Fanout = 1; REG Node = 'buttonProcessor:u8\|BTN_SHOOT'" {  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.972 ns" { btn1 buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "buttonProcessor.vhd" "" { Text "D:/Projects/Quartus/digitalCircuitHomework/ShootingGame/ShootingGameFinal/buttonProcessor.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.443 ns ( 28.10 % ) " "Info: Total cell delay = 1.443 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.692 ns ( 71.90 % ) " "Info: Total interconnect delay = 3.692 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { btn1 buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { btn1 {} btn1~combout {} buttonProcessor:u8|BTN_SHOOT {} } { 0.000ns 0.000ns 3.692ns } { 0.000ns 1.163ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} buttonProcessor:u8|BTN_SHOOT {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/9.1/quartus/bin/TimingClosureFloorplan.fld" "" "5.135 ns" { btn1 buttonProcessor:u8|BTN_SHOOT } "NODE_NAME" } } { "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/9.1/quartus/bin/Technology_Viewer.qrui" "5.135 ns" { btn1 {} btn1~combout {} buttonProcessor:u8|BTN_SHOOT {} } { 0.000ns 0.000ns 3.692ns } { 0.000ns 1.163ns 0.280ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 12 20:22:52 2018 " "Info: Processing ended: Mon Nov 12 20:22:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
