# Verlilog HDL - VLSI Hardware Design Comprehensive Masterclass
---
Course work from the Udemy course Verlilog HDL - VLSI Hardware Design Comprehensive Masterclass. 

**Lesson 1**: Introduction (No Code)   
**Lesson 2**: Verliog Basics   
**Lesson 3**: Designing Combinational Logic   
**Lesson 4**: Designing Sequential Logic   
**Lesson 5**: Desiging Memories   
**Lesson 6**: Desiging Finite State Machine   

