

================================================================
== Vivado HLS Report for 'deserializeSignature'
================================================================
* Date:           Thu May  7 18:31:42 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.819 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    66320| 10.000 ns | 0.663 ms |    1|  66320|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- Loop 1     |      438|      438|          2|          -|          -|      219|    no    |
        |- Loop 2     |      110|      110|          2|          -|          -|       55|    no    |
        |- Loop 3     |        2|      439|          2|          -|          -| 1 ~ 219 |    no    |
        |- Loop 4     |       64|       64|          2|          -|          -|       32|    no    |
        |- Loop 5     |    62415|    65262| 285 ~ 298 |          -|          -|      219|    no    |
        | + Loop 5.1  |       64|       64|          2|          -|          -|       32|    no    |
        | + Loop 5.2  |      150|      150|          2|          -|          -|       75|    no    |
        | + Loop 5.3  |       32|       32|          2|          -|          -|       16|    no    |
        | + Loop 5.4  |       32|       32|          2|          -|          -|       16|    no    |
        | + Loop 5.5  |       12|       12|          3|          -|          -|        4|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      0|       0|    1475|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     330|    -|
|Register         |        -|      -|     544|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     544|    1805|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1977_fu_641_p2        |     *    |      0|  0|  41|           8|           7|
    |add_ln2040_fu_773_p2        |     +    |      0|  0|  24|          17|          17|
    |add_ln2049_1_fu_906_p2      |     +    |      0|  0|  24|          17|          17|
    |add_ln2049_fu_896_p2        |     +    |      0|  0|  15|           7|           6|
    |add_ln2052_fu_921_p2        |     +    |      0|  0|  22|          15|           7|
    |add_ln2058_1_fu_1086_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2058_2_fu_1076_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln2058_3_fu_1067_p2     |     +    |      0|  0|  21|          14|          14|
    |add_ln2058_fu_1046_p2       |     +    |      0|  0|  24|          17|          17|
    |add_ln2071_1_fu_1126_p2     |     +    |      0|  0|  15|           8|           7|
    |add_ln2071_2_fu_1136_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2071_fu_1116_p2       |     +    |      0|  0|  22|          15|          15|
    |add_ln2076_1_fu_1166_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln2076_2_fu_1180_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2076_fu_1194_p2       |     +    |      0|  0|  20|          13|          13|
    |add_ln2081_1_fu_1229_p2     |     +    |      0|  0|  15|           7|           7|
    |add_ln2081_2_fu_1243_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2081_fu_1220_p2       |     +    |      0|  0|  20|          13|          13|
    |add_ln2084_fu_1253_p2       |     +    |      0|  0|  12|           3|           2|
    |add_ln2087_1_fu_1296_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln2087_2_fu_1305_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2087_3_fu_1329_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln2087_4_fu_1338_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2087_5_fu_1358_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln2087_6_fu_1367_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2087_7_fu_1382_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln2087_8_fu_1391_p2     |     +    |      0|  0|  24|          17|          17|
    |add_ln2087_fu_1274_p2       |     +    |      0|  0|  23|          16|           8|
    |add_ln2088_fu_1447_p2       |     +    |      0|  0|  23|          16|          16|
    |add_ln54_fu_622_p2          |     +    |      0|  0|  24|          17|          17|
    |bytesExpected_1_fu_740_p2   |     +    |      0|  0|  71|          64|          64|
    |bytesExpected_fu_632_p2     |     +    |      0|  0|  71|          15|          64|
    |i_20_fu_598_p2              |     +    |      0|  0|  15|           8|           1|
    |i_21_fu_794_p2              |     +    |      0|  0|  15|           8|           1|
    |i_fu_957_p2                 |     +    |      0|  0|  15|           8|           1|
    |inputShareSize_1_fu_720_p2  |     +    |      0|  0|  71|           5|          64|
    |loop_32_fu_886_p2           |     +    |      0|  0|  15|           6|           1|
    |loop_33_fu_1057_p2          |     +    |      0|  0|  15|           6|           1|
    |loop_34_fu_1106_p2          |     +    |      0|  0|  15|           7|           1|
    |loop_35_fu_1156_p2          |     +    |      0|  0|  15|           5|           1|
    |loop_36_fu_1210_p2          |     +    |      0|  0|  15|           5|           1|
    |loop_37_fu_1406_p2          |     +    |      0|  0|  15|           3|           5|
    |loop_fu_763_p2              |     +    |      0|  0|  15|           6|           1|
    |icmp_ln1940_fu_592_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln1942_1_fu_708_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln1942_fu_702_p2       |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln1951_fu_788_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln1953_fu_874_p2       |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln1968_fu_582_p2       |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln1979_fu_752_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln2039_fu_757_p2       |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln2048_fu_880_p2       |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln2052_fu_951_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln2057_fu_1051_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln2070_fu_1100_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln2075_fu_1150_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln2080_fu_1204_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln2084_fu_1268_p2      |   icmp   |      0|  0|   8|           2|           1|
    |lshr_ln54_10_fu_856_p2      |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_11_fu_1000_p2     |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_12_fu_1020_p2     |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_8_fu_684_p2       |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_9_fu_836_p2       |   lshr   |      0|  0|  19|           8|           8|
    |lshr_ln54_fu_664_p2         |   lshr   |      0|  0|  19|           8|           8|
    |or_ln1942_fu_714_p2         |    or    |      0|  0|   2|           1|           1|
    |or_ln2087_1_fu_1348_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln2087_2_fu_1372_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln2087_fu_1319_p2        |    or    |      0|  0|   4|           4|           1|
    |bytesExpected_2_fu_745_p3   |  select  |      0|  0|  64|           1|          64|
    |inputShareSize_2_fu_726_p3  |  select  |      0|  0|  64|           1|          64|
    |xor_ln54_2_fu_674_p2        |    xor   |      0|  0|   3|           3|           2|
    |xor_ln54_3_fu_826_p2        |    xor   |      0|  0|   3|           3|           3|
    |xor_ln54_4_fu_846_p2        |    xor   |      0|  0|   3|           3|           2|
    |xor_ln54_5_fu_990_p2        |    xor   |      0|  0|   3|           3|           3|
    |xor_ln54_6_fu_1010_p2       |    xor   |      0|  0|   3|           3|           2|
    |xor_ln54_fu_654_p2          |    xor   |      0|  0|   3|           3|           3|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|1475|         807|         936|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  121|         26|    1|         26|
    |ap_return                     |    9|          2|    1|          2|
    |inputShareSize_reg_396        |    9|          2|   64|        128|
    |loop_0_reg_419                |    9|          2|    6|         12|
    |loop_1_reg_442                |    9|          2|    6|         12|
    |loop_2_reg_490                |    9|          2|    6|         12|
    |loop_3_reg_501                |    9|          2|    7|         14|
    |loop_4_reg_512                |    9|          2|    5|         10|
    |loop_5_reg_524                |    9|          2|    5|         10|
    |loop_6_reg_535                |    9|          2|    5|         10|
    |p_01_rec_reg_454              |    9|          2|   16|         32|
    |phi_mul_reg_478               |    9|          2|   15|         30|
    |round_assign_2_reg_431        |    9|          2|    8|         16|
    |round_assign_3_reg_466        |    9|          2|    8|         16|
    |round_assign_reg_408          |    9|          2|    8|         16|
    |sigBytes_address0             |   47|         10|   16|        160|
    |sigBytes_address1             |   15|          3|   16|         48|
    |sig_0_challengeBits_address0  |   21|          4|    6|         24|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  330|         71|  199|        578|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln2052_reg_1567         |  15|   0|   15|          0|
    |add_ln2058_3_reg_1617       |  14|   0|   14|          0|
    |add_ln2058_reg_1601         |  17|   0|   17|          0|
    |add_ln2071_reg_1635         |  15|   0|   15|          0|
    |add_ln2081_reg_1666         |  13|   0|   13|          0|
    |add_ln2087_6_reg_1700       |  17|   0|   17|          0|
    |add_ln2087_8_reg_1705       |  17|   0|   17|          0|
    |add_ln2087_reg_1679         |  16|   0|   16|          0|
    |ap_CS_fsm                   |  25|   0|   25|          0|
    |ap_return_preg              |   1|   0|    1|          0|
    |bytesExpected_reg_1501      |  64|   0|   64|          0|
    |i_20_reg_1486               |   8|   0|    8|          0|
    |i_21_reg_1536               |   8|   0|    8|          0|
    |i_reg_1586                  |   8|   0|    8|          0|
    |inputShareSize_reg_396      |  64|   0|   64|          0|
    |loop_0_reg_419              |   6|   0|    6|          0|
    |loop_1_reg_442              |   6|   0|    6|          0|
    |loop_2_reg_490              |   6|   0|    6|          0|
    |loop_32_reg_1557            |   6|   0|    6|          0|
    |loop_33_reg_1612            |   6|   0|    6|          0|
    |loop_34_reg_1630            |   7|   0|    7|          0|
    |loop_35_reg_1648            |   5|   0|    5|          0|
    |loop_36_reg_1661            |   5|   0|    5|          0|
    |loop_37_reg_1715            |   5|   0|    5|          0|
    |loop_3_reg_501              |   7|   0|    7|          0|
    |loop_4_reg_512              |   5|   0|    5|          0|
    |loop_5_reg_524              |   5|   0|    5|          0|
    |loop_6_reg_535              |   5|   0|    5|          0|
    |loop_reg_1523               |   6|   0|    6|          0|
    |mul_ln1977_reg_1507         |  16|   0|   16|          0|
    |p_01_rec_reg_454            |  16|   0|   16|          0|
    |p_0_reg_559                 |   1|   0|    1|          0|
    |p_sum5_pn_reg_546           |   1|   0|    8|          7|
    |phi_mul_reg_478             |  15|   0|   15|          0|
    |round_assign_2_reg_431      |   8|   0|    8|          0|
    |round_assign_3_reg_466      |   8|   0|    8|          0|
    |round_assign_reg_408        |   8|   0|    8|          0|
    |sigBytesLen_cast1_reg_1463  |  32|   0|   64|         32|
    |sigBytes_load_6_reg_1720    |   8|   0|    8|          0|
    |sigBytes_load_7_reg_1725    |   8|   0|    8|          0|
    |trunc_ln2087_4_reg_1710     |   2|   0|    2|          0|
    |trunc_ln386_4_reg_1541      |   2|   0|    2|          0|
    |trunc_ln386_reg_1491        |   2|   0|    2|          0|
    |trunc_ln54_reg_1471         |  17|   0|   17|          0|
    |zext_ln2052_reg_1578        |   8|   0|   14|          6|
    |zext_ln2058_reg_1572        |   8|   0|   13|          5|
    |zext_ln386_reg_1596         |   2|   0|    3|          1|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 544|   0|  595|         51|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_done                       | out |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | deserializeSignature | return value |
|ap_return                     | out |    1| ap_ctrl_hs | deserializeSignature | return value |
|sig_0_proofs_seed1_address0   | out |   12|  ap_memory |  sig_0_proofs_seed1  |     array    |
|sig_0_proofs_seed1_ce0        | out |    1|  ap_memory |  sig_0_proofs_seed1  |     array    |
|sig_0_proofs_seed1_we0        | out |    1|  ap_memory |  sig_0_proofs_seed1  |     array    |
|sig_0_proofs_seed1_d0         | out |    8|  ap_memory |  sig_0_proofs_seed1  |     array    |
|sig_0_proofs_seed2_address0   | out |   12|  ap_memory |  sig_0_proofs_seed2  |     array    |
|sig_0_proofs_seed2_ce0        | out |    1|  ap_memory |  sig_0_proofs_seed2  |     array    |
|sig_0_proofs_seed2_we0        | out |    1|  ap_memory |  sig_0_proofs_seed2  |     array    |
|sig_0_proofs_seed2_d0         | out |    8|  ap_memory |  sig_0_proofs_seed2  |     array    |
|sig_0_proofs_inputS_address0  | out |   10|  ap_memory |  sig_0_proofs_inputS |     array    |
|sig_0_proofs_inputS_ce0       | out |    1|  ap_memory |  sig_0_proofs_inputS |     array    |
|sig_0_proofs_inputS_we0       | out |    1|  ap_memory |  sig_0_proofs_inputS |     array    |
|sig_0_proofs_inputS_d0        | out |   32|  ap_memory |  sig_0_proofs_inputS |     array    |
|sig_0_proofs_commun_address0  | out |   15|  ap_memory |  sig_0_proofs_commun |     array    |
|sig_0_proofs_commun_ce0       | out |    1|  ap_memory |  sig_0_proofs_commun |     array    |
|sig_0_proofs_commun_we0       | out |    1|  ap_memory |  sig_0_proofs_commun |     array    |
|sig_0_proofs_commun_d0        | out |    8|  ap_memory |  sig_0_proofs_commun |     array    |
|sig_0_proofs_view3C_address0  | out |   13|  ap_memory |  sig_0_proofs_view3C |     array    |
|sig_0_proofs_view3C_ce0       | out |    1|  ap_memory |  sig_0_proofs_view3C |     array    |
|sig_0_proofs_view3C_we0       | out |    1|  ap_memory |  sig_0_proofs_view3C |     array    |
|sig_0_proofs_view3C_d0        | out |    8|  ap_memory |  sig_0_proofs_view3C |     array    |
|sig_0_challengeBits_address0  | out |    6|  ap_memory |  sig_0_challengeBits |     array    |
|sig_0_challengeBits_ce0       | out |    1|  ap_memory |  sig_0_challengeBits |     array    |
|sig_0_challengeBits_we0       | out |    1|  ap_memory |  sig_0_challengeBits |     array    |
|sig_0_challengeBits_d0        | out |    8|  ap_memory |  sig_0_challengeBits |     array    |
|sig_0_challengeBits_q0        |  in |    8|  ap_memory |  sig_0_challengeBits |     array    |
|sig_0_salt_address0           | out |    5|  ap_memory |      sig_0_salt      |     array    |
|sig_0_salt_ce0                | out |    1|  ap_memory |      sig_0_salt      |     array    |
|sig_0_salt_we0                | out |    1|  ap_memory |      sig_0_salt      |     array    |
|sig_0_salt_d0                 | out |    8|  ap_memory |      sig_0_salt      |     array    |
|sigBytes_address0             | out |   16|  ap_memory |       sigBytes       |     array    |
|sigBytes_ce0                  | out |    1|  ap_memory |       sigBytes       |     array    |
|sigBytes_q0                   |  in |    8|  ap_memory |       sigBytes       |     array    |
|sigBytes_address1             | out |   16|  ap_memory |       sigBytes       |     array    |
|sigBytes_ce1                  | out |    1|  ap_memory |       sigBytes       |     array    |
|sigBytes_q1                   |  in |    8|  ap_memory |       sigBytes       |     array    |
|sigBytes_offset               |  in |   64|   ap_none  |    sigBytes_offset   |    scalar    |
|sigBytesLen                   |  in |   32|   ap_none  |      sigBytesLen     |    scalar    |
|params_UnruhGWithout          |  in |    7|   ap_none  | params_UnruhGWithout |    scalar    |
|params_transform_rea          |  in |    2|   ap_none  | params_transform_rea |    scalar    |
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 
2 --> 3 4 
3 --> 2 
4 --> 25 5 
5 --> 6 7 
6 --> 5 
7 --> 8 9 
8 --> 7 25 
9 --> 10 11 
10 --> 9 
11 --> 12 25 
12 --> 13 
13 --> 14 15 
14 --> 13 
15 --> 16 17 
16 --> 15 
17 --> 18 19 
18 --> 17 
19 --> 20 24 21 
20 --> 19 
21 --> 22 24 
22 --> 23 
23 --> 21 
24 --> 11 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%params_transform_rea_1 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %params_transform_rea)"   --->   Operation 26 'read' 'params_transform_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%params_UnruhGWithout_1 = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %params_UnruhGWithout)"   --->   Operation 27 'read' 'params_UnruhGWithout_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sigBytesLen_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigBytesLen)"   --->   Operation 28 'read' 'sigBytesLen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sigBytes_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %sigBytes_offset)"   --->   Operation 29 'read' 'sigBytes_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sigBytesLen_cast1 = zext i32 %sigBytesLen_read to i64"   --->   Operation 30 'zext' 'sigBytesLen_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.11ns)   --->   "%icmp_ln1968 = icmp ult i32 %sigBytesLen_read, 55" [picnic_impl.c:1968]   --->   Operation 31 'icmp' 'icmp_ln1968' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1968, label %.loopexit, label %.preheader7.preheader" [picnic_impl.c:1968]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %sigBytes_offset_read to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 33 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln1968)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 34 'br' <Predicate = (!icmp_ln1968)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.63>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%inputShareSize = phi i64 [ %inputShareSize_2, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 35 'phi' 'inputShareSize' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%round_assign = phi i8 [ %i_20, %1 ], [ 0, %.preheader7.preheader ]"   --->   Operation 36 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.24ns)   --->   "%icmp_ln1940 = icmp eq i8 %round_assign, -37" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 37 'icmp' 'icmp_ln1940' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.71ns)   --->   "%i_20 = add i8 %round_assign, 1" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 39 'add' 'i_20' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1940, label %computeInputShareSize.exit_ifconv, label %1" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i8 %round_assign to i2" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 41 'trunc' 'trunc_ln386' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i6 %trunc_ln to i17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 43 'zext' 'zext_ln54' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.86ns)   --->   "%add_ln54 = add i17 %trunc_ln54, %zext_ln54" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 44 'add' 'add_ln54' <Predicate = (!icmp_ln1940)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i17 %add_ln54 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 45 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sigBytes_addr_10 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln54_13" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 46 'getelementptr' 'sigBytes_addr_10' <Predicate = (!icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 47 'load' 'sigBytes_load_10' <Predicate = (!icmp_ln1940)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 48 [1/1] (2.99ns)   --->   "%bytesExpected = add i64 30528, %inputShareSize" [picnic_impl.c:1973]   --->   Operation 48 'add' 'bytesExpected' <Predicate = (icmp_ln1940)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1977_1 = zext i7 %params_UnruhGWithout_1 to i16" [picnic_impl.c:1977]   --->   Operation 49 'zext' 'zext_ln1977_1' <Predicate = (icmp_ln1940)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.54ns)   --->   "%mul_ln1977 = mul i16 219, %zext_ln1977_1" [picnic_impl.c:1977]   --->   Operation 50 'mul' 'mul_ln1977' <Predicate = (icmp_ln1940)> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.81>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386, i1 false)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (2.77ns)   --->   "%sigBytes_load_10 = load i8* %sigBytes_addr_10, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 52 'load' 'sigBytes_load_10' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%xor_ln54 = xor i3 %shl_ln, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 53 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54)   --->   "%zext_ln54_15 = zext i3 %xor_ln54 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 54 'zext' 'zext_ln54_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54 = lshr i8 %sigBytes_load_10, %zext_ln54_15" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 55 'lshr' 'lshr_ln54' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln386_3 = trunc i8 %lshr_ln54 to i1" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 56 'trunc' 'trunc_ln386_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%xor_ln54_2 = xor i3 %shl_ln, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 57 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_8)   --->   "%zext_ln54_16 = zext i3 %xor_ln54_2 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 58 'zext' 'zext_ln54_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_8 = lshr i8 %sigBytes_load_10, %zext_ln54_16" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 59 'lshr' 'lshr_ln54_8' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = trunc i8 %lshr_ln54_8 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 60 'trunc' 'trunc_ln54_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%challenge = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_3, i1 %trunc_ln54_9)" [picnic_impl.c:386->picnic_impl.c:1941->picnic_impl.c:1972]   --->   Operation 61 'bitconcatenate' 'challenge' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.79ns)   --->   "%icmp_ln1942 = icmp eq i2 %challenge, 1" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 62 'icmp' 'icmp_ln1942' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.79ns)   --->   "%icmp_ln1942_1 = icmp eq i2 %challenge, -2" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 63 'icmp' 'icmp_ln1942_1' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node inputShareSize_2)   --->   "%or_ln1942 = or i1 %icmp_ln1942, %icmp_ln1942_1" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 64 'or' 'or_ln1942' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (2.99ns)   --->   "%inputShareSize_1 = add i64 16, %inputShareSize" [picnic_impl.c:1943->picnic_impl.c:1972]   --->   Operation 65 'add' 'inputShareSize_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.83ns) (out node of the LUT)   --->   "%inputShareSize_2 = select i1 %or_ln1942, i64 %inputShareSize_1, i64 %inputShareSize" [picnic_impl.c:1942->picnic_impl.c:1972]   --->   Operation 66 'select' 'inputShareSize_2' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br label %.preheader7" [picnic_impl.c:1940->picnic_impl.c:1972]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.68>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1979)   --->   "%trunc_ln1976 = trunc i2 %params_transform_rea_1 to i1" [picnic_impl.c:1976]   --->   Operation 68 'trunc' 'trunc_ln1976' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln1977 = zext i16 %mul_ln1977 to i64" [picnic_impl.c:1977]   --->   Operation 69 'zext' 'zext_ln1977' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (2.99ns)   --->   "%bytesExpected_1 = add i64 %bytesExpected, %zext_ln1977" [picnic_impl.c:1977]   --->   Operation 70 'add' 'bytesExpected_1' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1979)   --->   "%bytesExpected_2 = select i1 %trunc_ln1976, i64 %bytesExpected_1, i64 %bytesExpected" [picnic_impl.c:1976]   --->   Operation 71 'select' 'bytesExpected_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (2.34ns) (out node of the LUT)   --->   "%icmp_ln1979 = icmp ugt i64 %bytesExpected_2, %sigBytesLen_cast1" [picnic_impl.c:1979]   --->   Operation 72 'icmp' 'icmp_ln1979' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.35ns)   --->   "br i1 %icmp_ln1979, label %.loopexit, label %.preheader23.preheader" [picnic_impl.c:1979]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.35>
ST_4 : Operation 74 [1/1] (1.35ns)   --->   "br label %.preheader23"   --->   Operation 74 'br' <Predicate = (!icmp_ln1979)> <Delay = 1.35>

State 5 <SV = 3> <Delay = 4.63>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%loop_0 = phi i6 [ %loop, %2 ], [ 0, %.preheader23.preheader ]"   --->   Operation 75 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 55, i64 55, i64 55)"   --->   Operation 76 'speclooptripcount' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.22ns)   --->   "%icmp_ln2039 = icmp eq i6 %loop_0, -9" [picnic_impl.c:2039]   --->   Operation 77 'icmp' 'icmp_ln2039' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (1.60ns)   --->   "%loop = add i6 %loop_0, 1" [picnic_impl.c:2039]   --->   Operation 78 'add' 'loop' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2039, label %.preheader30.preheader, label %2" [picnic_impl.c:2039]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln2040_1 = zext i6 %loop_0 to i17" [picnic_impl.c:2040]   --->   Operation 80 'zext' 'zext_ln2040_1' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (1.86ns)   --->   "%add_ln2040 = add i17 %zext_ln2040_1, %trunc_ln54" [picnic_impl.c:2040]   --->   Operation 81 'add' 'add_ln2040' <Predicate = (!icmp_ln2039)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln2040_2 = zext i17 %add_ln2040 to i64" [picnic_impl.c:2040]   --->   Operation 82 'zext' 'zext_ln2040_2' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%sigBytes_addr = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2040_2" [picnic_impl.c:2040]   --->   Operation 83 'getelementptr' 'sigBytes_addr' <Predicate = (!icmp_ln2039)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2040]   --->   Operation 84 'load' 'sigBytes_load' <Predicate = (!icmp_ln2039)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 85 [1/1] (1.35ns)   --->   "br label %.preheader30" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 85 'br' <Predicate = (icmp_ln2039)> <Delay = 1.35>

State 6 <SV = 4> <Delay = 4.52>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln2040 = zext i6 %loop_0 to i64" [picnic_impl.c:2040]   --->   Operation 86 'zext' 'zext_ln2040' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/2] (2.77ns)   --->   "%sigBytes_load = load i8* %sigBytes_addr, align 1" [picnic_impl.c:2040]   --->   Operation 87 'load' 'sigBytes_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_6 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln2040" [picnic_impl.c:2040]   --->   Operation 88 'getelementptr' 'sig_0_challengeBits_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load, i8* %sig_0_challengeBits_6, align 1" [picnic_impl.c:2040]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader23" [picnic_impl.c:2039]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 1.75>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%round_assign_2 = phi i8 [ %i_21, %3 ], [ 0, %.preheader30.preheader ]"   --->   Operation 91 'phi' 'round_assign_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (1.24ns)   --->   "%icmp_ln1951 = icmp ult i8 %round_assign_2, -37" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 92 'icmp' 'icmp_ln1951' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_170 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 219, i64 110)"   --->   Operation 93 'speclooptripcount' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.71ns)   --->   "%i_21 = add i8 %round_assign_2, 1" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 94 'add' 'i_21' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1951, label %3, label %.preheader22.preheader" [picnic_impl.c:1951->picnic_impl.c:2043]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln386_4 = trunc i8 %round_assign_2 to i2" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 96 'trunc' 'trunc_ln386_4' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_2, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 97 'partselect' 'trunc_ln54_6' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i6 %trunc_ln54_6 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 98 'zext' 'zext_ln54_12' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_7 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_12" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 99 'getelementptr' 'sig_0_challengeBits_7' <Predicate = (icmp_ln1951)> <Delay = 0.00>
ST_7 : Operation 100 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 100 'load' 'sig_0_challengeBits_8' <Predicate = (icmp_ln1951)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 101 [1/1] (1.35ns)   --->   "br label %.preheader22" [picnic_impl.c:2048]   --->   Operation 101 'br' <Predicate = (!icmp_ln1951)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.17>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%bitNumber_assign = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_4, i1 false)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 102 'bitconcatenate' 'bitNumber_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_8 = load i8* %sig_0_challengeBits_7, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 103 'load' 'sig_0_challengeBits_8' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_3 = xor i3 %bitNumber_assign, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 104 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_17 = zext i3 %xor_ln54_3 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 105 'zext' 'zext_ln54_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_9 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_17" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 106 'lshr' 'lshr_ln54_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln386_5 = trunc i8 %lshr_ln54_9 to i1" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 107 'trunc' 'trunc_ln386_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%xor_ln54_4 = xor i3 %bitNumber_assign, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 108 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%zext_ln54_18 = zext i3 %xor_ln54_4 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 109 'zext' 'zext_ln54_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%lshr_ln54_10 = lshr i8 %sig_0_challengeBits_8, %zext_ln54_18" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 110 'lshr' 'lshr_ln54_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%trunc_ln54_10 = trunc i8 %lshr_ln54_10 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 111 'trunc' 'trunc_ln54_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1953)   --->   "%challenge_1 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_5, i1 %trunc_ln54_10)" [picnic_impl.c:386->picnic_impl.c:1952->picnic_impl.c:2043]   --->   Operation 112 'bitconcatenate' 'challenge_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln1953 = icmp eq i2 %challenge_1, -1" [picnic_impl.c:1953->picnic_impl.c:2043]   --->   Operation 113 'icmp' 'icmp_ln1953' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "br i1 %icmp_ln1953, label %.loopexit.loopexit13, label %.preheader30" [picnic_impl.c:1953->picnic_impl.c:2043]   --->   Operation 114 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 115 'br' <Predicate = (icmp_ln1953)> <Delay = 1.35>

State 9 <SV = 5> <Delay = 6.29>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%loop_1 = phi i6 [ %loop_32, %4 ], [ 0, %.preheader22.preheader ]"   --->   Operation 116 'phi' 'loop_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (1.22ns)   --->   "%icmp_ln2048 = icmp eq i6 %loop_1, -32" [picnic_impl.c:2048]   --->   Operation 117 'icmp' 'icmp_ln2048' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%empty_171 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 118 'speclooptripcount' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (1.60ns)   --->   "%loop_32 = add i6 %loop_1, 1" [picnic_impl.c:2048]   --->   Operation 119 'add' 'loop_32' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2048, label %.preheader29.preheader, label %4" [picnic_impl.c:2048]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln2049_1 = zext i6 %loop_1 to i7" [picnic_impl.c:2049]   --->   Operation 121 'zext' 'zext_ln2049_1' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (1.66ns)   --->   "%add_ln2049 = add i7 %zext_ln2049_1, 55" [picnic_impl.c:2049]   --->   Operation 122 'add' 'add_ln2049' <Predicate = (!icmp_ln2048)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln2049_2 = zext i7 %add_ln2049 to i17" [picnic_impl.c:2049]   --->   Operation 123 'zext' 'zext_ln2049_2' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.86ns)   --->   "%add_ln2049_1 = add i17 %zext_ln2049_2, %trunc_ln54" [picnic_impl.c:2049]   --->   Operation 124 'add' 'add_ln2049_1' <Predicate = (!icmp_ln2048)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln2049_3 = zext i17 %add_ln2049_1 to i64" [picnic_impl.c:2049]   --->   Operation 125 'zext' 'zext_ln2049_3' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%sigBytes_addr_1 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2049_3" [picnic_impl.c:2049]   --->   Operation 126 'getelementptr' 'sigBytes_addr_1' <Predicate = (!icmp_ln2048)> <Delay = 0.00>
ST_9 : Operation 127 [2/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2049]   --->   Operation 127 'load' 'sigBytes_load_1' <Predicate = (!icmp_ln2048)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 128 [1/1] (1.35ns)   --->   "br label %.preheader29" [picnic_impl.c:2052]   --->   Operation 128 'br' <Predicate = (icmp_ln2048)> <Delay = 1.35>

State 10 <SV = 6> <Delay = 4.52>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln2049 = zext i6 %loop_1 to i64" [picnic_impl.c:2049]   --->   Operation 129 'zext' 'zext_ln2049' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/2] (2.77ns)   --->   "%sigBytes_load_1 = load i8* %sigBytes_addr_1, align 1" [picnic_impl.c:2049]   --->   Operation 130 'load' 'sigBytes_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%sig_0_salt_addr = getelementptr [32 x i8]* %sig_0_salt, i64 0, i64 %zext_ln2049" [picnic_impl.c:2049]   --->   Operation 131 'getelementptr' 'sig_0_salt_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.75ns)   --->   "store i8 %sigBytes_load_1, i8* %sig_0_salt_addr, align 1" [picnic_impl.c:2049]   --->   Operation 132 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader22" [picnic_impl.c:2048]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.82>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%p_01_rec = phi i16 [ %add_ln2088, %._crit_edge26 ], [ 0, %.preheader29.preheader ]" [picnic_impl.c:2088]   --->   Operation 134 'phi' 'p_01_rec' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%round_assign_3 = phi i8 [ %i, %._crit_edge26 ], [ 0, %.preheader29.preheader ]"   --->   Operation 135 'phi' 'round_assign_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ %add_ln2052, %._crit_edge26 ], [ 0, %.preheader29.preheader ]" [picnic_impl.c:2052]   --->   Operation 136 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (1.82ns)   --->   "%add_ln2052 = add i15 %phi_mul, 75" [picnic_impl.c:2052]   --->   Operation 137 'add' 'add_ln2052' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %round_assign_3, i4 0)" [picnic_impl.c:2076]   --->   Operation 138 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln2058 = zext i12 %tmp_s to i13" [picnic_impl.c:2058]   --->   Operation 139 'zext' 'zext_ln2058' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_19 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %round_assign_3, i5 0)" [picnic_impl.c:2058]   --->   Operation 140 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln2052 = zext i13 %tmp_19 to i14" [picnic_impl.c:2052]   --->   Operation 141 'zext' 'zext_ln2052' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.24ns)   --->   "%icmp_ln2052 = icmp eq i8 %round_assign_3, -37" [picnic_impl.c:2052]   --->   Operation 142 'icmp' 'icmp_ln2052' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 219, i64 219, i64 219)"   --->   Operation 143 'speclooptripcount' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (1.71ns)   --->   "%i = add i8 %round_assign_3, 1" [picnic_impl.c:2052]   --->   Operation 144 'add' 'i' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2052, label %.loopexit.loopexit, label %5" [picnic_impl.c:2052]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %round_assign_3, i32 2, i32 7)" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 146 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i6 %trunc_ln54_8 to i64" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 147 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%sig_0_challengeBits_9 = getelementptr [55 x i8]* %sig_0_challengeBits, i64 0, i64 %zext_ln54_14" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 148 'getelementptr' 'sig_0_challengeBits_9' <Predicate = (!icmp_ln2052)> <Delay = 0.00>
ST_11 : Operation 149 [2/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 149 'load' 'sig_0_challengeBits_10' <Predicate = (!icmp_ln2052)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 150 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 150 'br' <Predicate = (icmp_ln2052)> <Delay = 1.35>

State 12 <SV = 7> <Delay = 4.17>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln386_6 = trunc i8 %round_assign_3 to i2" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 151 'trunc' 'trunc_ln386_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%bitNumber_assign_4 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %trunc_ln386_6, i1 false)" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 152 'bitconcatenate' 'bitNumber_assign_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/2] (1.75ns)   --->   "%sig_0_challengeBits_10 = load i8* %sig_0_challengeBits_9, align 1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 153 'load' 'sig_0_challengeBits_10' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%xor_ln54_5 = xor i3 %bitNumber_assign_4, -2" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 154 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_11)   --->   "%zext_ln54_19 = zext i3 %xor_ln54_5 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 155 'zext' 'zext_ln54_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_11 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_19" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 156 'lshr' 'lshr_ln54_11' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln386_7 = trunc i8 %lshr_ln54_11 to i1" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 157 'trunc' 'trunc_ln386_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%xor_ln54_6 = xor i3 %bitNumber_assign_4, -1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 158 'xor' 'xor_ln54_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln54_12)   --->   "%zext_ln54_20 = zext i3 %xor_ln54_6 to i8" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 159 'zext' 'zext_ln54_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.42ns) (out node of the LUT)   --->   "%lshr_ln54_12 = lshr i8 %sig_0_challengeBits_10, %zext_ln54_20" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 160 'lshr' 'lshr_ln54_12' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln54_11 = trunc i8 %lshr_ln54_12 to i1" [picnic_impl.c:54->picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 161 'trunc' 'trunc_ln54_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%challenge_2 = call i2 @_ssdm_op_BitConcatenate.i2.i1.i1(i1 %trunc_ln386_7, i1 %trunc_ln54_11)" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 162 'bitconcatenate' 'challenge_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i2 %challenge_2 to i3" [picnic_impl.c:386->picnic_impl.c:2054]   --->   Operation 163 'zext' 'zext_ln386' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln2052_1 = zext i16 %p_01_rec to i17" [picnic_impl.c:2052]   --->   Operation 164 'zext' 'zext_ln2052_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (1.86ns)   --->   "%add_ln2058 = add i17 %trunc_ln54, %zext_ln2052_1" [picnic_impl.c:2058]   --->   Operation 165 'add' 'add_ln2058' <Predicate = true> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.35ns)   --->   "br label %6" [picnic_impl.c:2057]   --->   Operation 166 'br' <Predicate = true> <Delay = 1.35>

State 13 <SV = 8> <Delay = 6.29>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%loop_2 = phi i6 [ 0, %5 ], [ %loop_33, %7 ]"   --->   Operation 167 'phi' 'loop_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (1.22ns)   --->   "%icmp_ln2057 = icmp eq i6 %loop_2, -32" [picnic_impl.c:2057]   --->   Operation 168 'icmp' 'icmp_ln2057' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 169 'speclooptripcount' 'empty_173' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.60ns)   --->   "%loop_33 = add i6 %loop_2, 1" [picnic_impl.c:2057]   --->   Operation 170 'add' 'loop_33' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2057, label %.preheader28.preheader, label %7" [picnic_impl.c:2057]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln2058_4 = zext i6 %loop_2 to i14" [picnic_impl.c:2058]   --->   Operation 172 'zext' 'zext_ln2058_4' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.79ns)   --->   "%add_ln2058_3 = add i14 %zext_ln2052, %zext_ln2058_4" [picnic_impl.c:2058]   --->   Operation 173 'add' 'add_ln2058_3' <Predicate = (!icmp_ln2057)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln2058_1 = zext i6 %loop_2 to i7" [picnic_impl.c:2058]   --->   Operation 174 'zext' 'zext_ln2058_1' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (1.66ns)   --->   "%add_ln2058_2 = add i7 %zext_ln2058_1, -41" [picnic_impl.c:2058]   --->   Operation 175 'add' 'add_ln2058_2' <Predicate = (!icmp_ln2057)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln2058_2 = zext i7 %add_ln2058_2 to i17" [picnic_impl.c:2058]   --->   Operation 176 'zext' 'zext_ln2058_2' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (1.86ns)   --->   "%add_ln2058_1 = add i17 %add_ln2058, %zext_ln2058_2" [picnic_impl.c:2058]   --->   Operation 177 'add' 'add_ln2058_1' <Predicate = (!icmp_ln2057)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln2058_3 = zext i17 %add_ln2058_1 to i64" [picnic_impl.c:2058]   --->   Operation 178 'zext' 'zext_ln2058_3' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%sigBytes_addr_2 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2058_3" [picnic_impl.c:2058]   --->   Operation 179 'getelementptr' 'sigBytes_addr_2' <Predicate = (!icmp_ln2057)> <Delay = 0.00>
ST_13 : Operation 180 [2/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2058]   --->   Operation 180 'load' 'sigBytes_load_2' <Predicate = (!icmp_ln2057)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 181 [1/1] (1.35ns)   --->   "br label %.preheader28" [picnic_impl.c:2070]   --->   Operation 181 'br' <Predicate = (icmp_ln2057)> <Delay = 1.35>

State 14 <SV = 9> <Delay = 5.54>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln2058_5 = zext i14 %add_ln2058_3 to i64" [picnic_impl.c:2058]   --->   Operation 182 'zext' 'zext_ln2058_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 183 [1/1] (0.00ns)   --->   "%sig_0_proofs_view3C_3 = getelementptr [7008 x i8]* %sig_0_proofs_view3C, i64 0, i64 %zext_ln2058_5" [picnic_impl.c:2058]   --->   Operation 183 'getelementptr' 'sig_0_proofs_view3C_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 184 [1/2] (2.77ns)   --->   "%sigBytes_load_2 = load i8* %sigBytes_addr_2, align 1" [picnic_impl.c:2058]   --->   Operation 184 'load' 'sigBytes_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 185 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_2, i8* %sig_0_proofs_view3C_3, align 1" [picnic_impl.c:2058]   --->   Operation 185 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 186 [1/1] (0.00ns)   --->   "br label %6" [picnic_impl.c:2057]   --->   Operation 186 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 9> <Delay = 6.35>
ST_15 : Operation 187 [1/1] (0.00ns)   --->   "%loop_3 = phi i7 [ %loop_34, %8 ], [ 0, %.preheader28.preheader ]"   --->   Operation 187 'phi' 'loop_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 188 [1/1] (1.23ns)   --->   "%icmp_ln2070 = icmp eq i7 %loop_3, -53" [picnic_impl.c:2070]   --->   Operation 188 'icmp' 'icmp_ln2070' <Predicate = true> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 75, i64 75, i64 0)"   --->   Operation 189 'speclooptripcount' 'empty_174' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 190 [1/1] (1.66ns)   --->   "%loop_34 = add i7 %loop_3, 1" [picnic_impl.c:2070]   --->   Operation 190 'add' 'loop_34' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2070, label %.preheader9.preheader, label %8" [picnic_impl.c:2070]   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln2071 = zext i7 %loop_3 to i15" [picnic_impl.c:2071]   --->   Operation 192 'zext' 'zext_ln2071' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 193 [1/1] (1.82ns)   --->   "%add_ln2071 = add i15 %phi_mul, %zext_ln2071" [picnic_impl.c:2071]   --->   Operation 193 'add' 'add_ln2071' <Predicate = (!icmp_ln2070)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln2071_1 = zext i7 %loop_3 to i8" [picnic_impl.c:2071]   --->   Operation 194 'zext' 'zext_ln2071_1' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 195 [1/1] (1.71ns)   --->   "%add_ln2071_1 = add i8 %zext_ln2071_1, 119" [picnic_impl.c:2071]   --->   Operation 195 'add' 'add_ln2071_1' <Predicate = (!icmp_ln2070)> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln2071_2 = zext i8 %add_ln2071_1 to i17" [picnic_impl.c:2071]   --->   Operation 196 'zext' 'zext_ln2071_2' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (1.86ns)   --->   "%add_ln2071_2 = add i17 %add_ln2058, %zext_ln2071_2" [picnic_impl.c:2071]   --->   Operation 197 'add' 'add_ln2071_2' <Predicate = (!icmp_ln2070)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln2071_3 = zext i17 %add_ln2071_2 to i64" [picnic_impl.c:2071]   --->   Operation 198 'zext' 'zext_ln2071_3' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "%sigBytes_addr_3 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2071_3" [picnic_impl.c:2071]   --->   Operation 199 'getelementptr' 'sigBytes_addr_3' <Predicate = (!icmp_ln2070)> <Delay = 0.00>
ST_15 : Operation 200 [2/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2071]   --->   Operation 200 'load' 'sigBytes_load_3' <Predicate = (!icmp_ln2070)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 201 [1/1] (1.35ns)   --->   "br label %.preheader9" [picnic_impl.c:2075]   --->   Operation 201 'br' <Predicate = (icmp_ln2070)> <Delay = 1.35>

State 16 <SV = 10> <Delay = 5.54>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln2071_4 = zext i15 %add_ln2071 to i64" [picnic_impl.c:2071]   --->   Operation 202 'zext' 'zext_ln2071_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sig_0_proofs_commun_3 = getelementptr [16425 x i8]* %sig_0_proofs_commun, i64 0, i64 %zext_ln2071_4" [picnic_impl.c:2071]   --->   Operation 203 'getelementptr' 'sig_0_proofs_commun_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/2] (2.77ns)   --->   "%sigBytes_load_3 = load i8* %sigBytes_addr_3, align 1" [picnic_impl.c:2071]   --->   Operation 204 'load' 'sigBytes_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 205 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_3, i8* %sig_0_proofs_commun_3, align 1" [picnic_impl.c:2071]   --->   Operation 205 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "br label %.preheader28" [picnic_impl.c:2070]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 10> <Delay = 6.29>
ST_17 : Operation 207 [1/1] (0.00ns)   --->   "%loop_4 = phi i5 [ %loop_35, %9 ], [ 0, %.preheader9.preheader ]"   --->   Operation 207 'phi' 'loop_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 208 [1/1] (1.21ns)   --->   "%icmp_ln2075 = icmp eq i5 %loop_4, -16" [picnic_impl.c:2075]   --->   Operation 208 'icmp' 'icmp_ln2075' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 209 'speclooptripcount' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (1.54ns)   --->   "%loop_35 = add i5 %loop_4, 1" [picnic_impl.c:2075]   --->   Operation 210 'add' 'loop_35' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2075, label %.preheader8.preheader, label %9" [picnic_impl.c:2075]   --->   Operation 211 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln2076_1 = zext i5 %loop_4 to i7" [picnic_impl.c:2076]   --->   Operation 212 'zext' 'zext_ln2076_1' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (1.66ns)   --->   "%add_ln2076_1 = add i7 %zext_ln2076_1, -62" [picnic_impl.c:2076]   --->   Operation 213 'add' 'add_ln2076_1' <Predicate = (!icmp_ln2075)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln2076 = sext i7 %add_ln2076_1 to i8" [picnic_impl.c:2076]   --->   Operation 214 'sext' 'sext_ln2076' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln2076_2 = zext i8 %sext_ln2076 to i17" [picnic_impl.c:2076]   --->   Operation 215 'zext' 'zext_ln2076_2' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (1.86ns)   --->   "%add_ln2076_2 = add i17 %add_ln2058, %zext_ln2076_2" [picnic_impl.c:2076]   --->   Operation 216 'add' 'add_ln2076_2' <Predicate = (!icmp_ln2075)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln2076_3 = zext i17 %add_ln2076_2 to i64" [picnic_impl.c:2076]   --->   Operation 217 'zext' 'zext_ln2076_3' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%sigBytes_addr_4 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2076_3" [picnic_impl.c:2076]   --->   Operation 218 'getelementptr' 'sigBytes_addr_4' <Predicate = (!icmp_ln2075)> <Delay = 0.00>
ST_17 : Operation 219 [2/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2076]   --->   Operation 219 'load' 'sigBytes_load_4' <Predicate = (!icmp_ln2075)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 220 [1/1] (1.35ns)   --->   "br label %.preheader8" [picnic_impl.c:2080]   --->   Operation 220 'br' <Predicate = (icmp_ln2075)> <Delay = 1.35>

State 18 <SV = 11> <Delay = 5.54>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln2076 = zext i5 %loop_4 to i13" [picnic_impl.c:2076]   --->   Operation 221 'zext' 'zext_ln2076' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (1.77ns)   --->   "%add_ln2076 = add i13 %zext_ln2058, %zext_ln2076" [picnic_impl.c:2076]   --->   Operation 222 'add' 'add_ln2076' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln2076_4 = zext i13 %add_ln2076 to i64" [picnic_impl.c:2076]   --->   Operation 223 'zext' 'zext_ln2076_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed1_s = getelementptr [3504 x i8]* %sig_0_proofs_seed1, i64 0, i64 %zext_ln2076_4" [picnic_impl.c:2076]   --->   Operation 224 'getelementptr' 'sig_0_proofs_seed1_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 225 [1/2] (2.77ns)   --->   "%sigBytes_load_4 = load i8* %sigBytes_addr_4, align 1" [picnic_impl.c:2076]   --->   Operation 225 'load' 'sigBytes_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 226 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_4, i8* %sig_0_proofs_seed1_s, align 1" [picnic_impl.c:2076]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader9" [picnic_impl.c:2075]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 11> <Delay = 6.29>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%loop_5 = phi i5 [ %loop_36, %10 ], [ 0, %.preheader8.preheader ]"   --->   Operation 228 'phi' 'loop_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (1.21ns)   --->   "%icmp_ln2080 = icmp eq i5 %loop_5, -16" [picnic_impl.c:2080]   --->   Operation 229 'icmp' 'icmp_ln2080' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 230 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 0)"   --->   Operation 230 'speclooptripcount' 'empty_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 231 [1/1] (1.54ns)   --->   "%loop_36 = add i5 %loop_5, 1" [picnic_impl.c:2080]   --->   Operation 231 'add' 'loop_36' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln2080, label %11, label %10" [picnic_impl.c:2080]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln2081 = zext i5 %loop_5 to i13" [picnic_impl.c:2081]   --->   Operation 233 'zext' 'zext_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (1.77ns)   --->   "%add_ln2081 = add i13 %zext_ln2058, %zext_ln2081" [picnic_impl.c:2081]   --->   Operation 234 'add' 'add_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln2081_1 = zext i5 %loop_5 to i7" [picnic_impl.c:2081]   --->   Operation 235 'zext' 'zext_ln2081_1' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (1.66ns)   --->   "%add_ln2081_1 = add i7 %zext_ln2081_1, -46" [picnic_impl.c:2081]   --->   Operation 236 'add' 'add_ln2081_1' <Predicate = (!icmp_ln2080)> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln2081 = sext i7 %add_ln2081_1 to i8" [picnic_impl.c:2081]   --->   Operation 237 'sext' 'sext_ln2081' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln2081_2 = zext i8 %sext_ln2081 to i17" [picnic_impl.c:2081]   --->   Operation 238 'zext' 'zext_ln2081_2' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (1.86ns)   --->   "%add_ln2081_2 = add i17 %add_ln2058, %zext_ln2081_2" [picnic_impl.c:2081]   --->   Operation 239 'add' 'add_ln2081_2' <Predicate = (!icmp_ln2080)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln2081_3 = zext i17 %add_ln2081_2 to i64" [picnic_impl.c:2081]   --->   Operation 240 'zext' 'zext_ln2081_3' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (0.00ns)   --->   "%sigBytes_addr_5 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2081_3" [picnic_impl.c:2081]   --->   Operation 241 'getelementptr' 'sigBytes_addr_5' <Predicate = (!icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 242 [2/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2081]   --->   Operation 242 'load' 'sigBytes_load_5' <Predicate = (!icmp_ln2080)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 243 [1/1] (1.20ns)   --->   "%add_ln2084 = add i3 %zext_ln386, -1" [picnic_impl.c:2084]   --->   Operation 243 'add' 'add_ln2084' <Predicate = (icmp_ln2080)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %add_ln2084, i32 1, i32 2)" [picnic_impl.c:2084]   --->   Operation 244 'partselect' 'tmp' <Predicate = (icmp_ln2080)> <Delay = 0.00>
ST_19 : Operation 245 [1/1] (0.79ns)   --->   "%icmp_ln2084 = icmp eq i2 %tmp, 0" [picnic_impl.c:2084]   --->   Operation 245 'icmp' 'icmp_ln2084' <Predicate = (icmp_ln2080)> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (1.35ns)   --->   "br i1 %icmp_ln2084, label %.preheader.preheader, label %._crit_edge26" [picnic_impl.c:2084]   --->   Operation 246 'br' <Predicate = (icmp_ln2080)> <Delay = 1.35>
ST_19 : Operation 247 [1/1] (1.84ns)   --->   "%add_ln2087 = add i16 %p_01_rec, 226" [picnic_impl.c:2087]   --->   Operation 247 'add' 'add_ln2087' <Predicate = (icmp_ln2080 & icmp_ln2084)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:2086]   --->   Operation 248 'br' <Predicate = (icmp_ln2080 & icmp_ln2084)> <Delay = 1.35>

State 20 <SV = 12> <Delay = 5.54>
ST_20 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln2081_4 = zext i13 %add_ln2081 to i64" [picnic_impl.c:2081]   --->   Operation 249 'zext' 'zext_ln2081_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 250 [1/1] (0.00ns)   --->   "%sig_0_proofs_seed2_s = getelementptr [3504 x i8]* %sig_0_proofs_seed2, i64 0, i64 %zext_ln2081_4" [picnic_impl.c:2081]   --->   Operation 250 'getelementptr' 'sig_0_proofs_seed2_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 251 [1/2] (2.77ns)   --->   "%sigBytes_load_5 = load i8* %sigBytes_addr_5, align 1" [picnic_impl.c:2081]   --->   Operation 251 'load' 'sigBytes_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 252 [1/1] (2.77ns)   --->   "store i8 %sigBytes_load_5, i8* %sig_0_proofs_seed2_s, align 1" [picnic_impl.c:2081]   --->   Operation 252 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 253 [1/1] (0.00ns)   --->   "br label %.preheader8" [picnic_impl.c:2080]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 12> <Delay = 6.47>
ST_21 : Operation 254 [1/1] (0.00ns)   --->   "%loop_6 = phi i5 [ %loop_37, %12 ], [ 0, %.preheader.preheader ]"   --->   Operation 254 'phi' 'loop_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %loop_6, i32 4)" [picnic_impl.c:2086]   --->   Operation 255 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.00ns)   --->   "%empty_177 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 256 'speclooptripcount' 'empty_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 257 [1/1] (0.00ns)   --->   "br i1 %tmp_63, label %._crit_edge26.loopexit, label %12" [picnic_impl.c:2086]   --->   Operation 257 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns)   --->   "%zext_ln2087 = zext i5 %loop_6 to i16" [picnic_impl.c:2087]   --->   Operation 258 'zext' 'zext_ln2087' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (1.84ns)   --->   "%add_ln2087_1 = add i16 %zext_ln2087, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 259 'add' 'add_ln2087_1' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln2087_1 = zext i16 %add_ln2087_1 to i17" [picnic_impl.c:2087]   --->   Operation 260 'zext' 'zext_ln2087_1' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (1.86ns)   --->   "%add_ln2087_2 = add i17 %trunc_ln54, %zext_ln2087_1" [picnic_impl.c:2087]   --->   Operation 261 'add' 'add_ln2087_2' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln2087_2 = zext i17 %add_ln2087_2 to i64" [picnic_impl.c:2087]   --->   Operation 262 'zext' 'zext_ln2087_2' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 263 [1/1] (0.00ns)   --->   "%sigBytes_addr_6 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_2" [picnic_impl.c:2087]   --->   Operation 263 'getelementptr' 'sigBytes_addr_6' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 264 [2/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2087]   --->   Operation 264 'load' 'sigBytes_load_6' <Predicate = (!tmp_63)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln2086 = trunc i5 %loop_6 to i4" [picnic_impl.c:2086]   --->   Operation 265 'trunc' 'trunc_ln2086' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_3)   --->   "%or_ln2087 = or i4 %trunc_ln2086, 1" [picnic_impl.c:2087]   --->   Operation 266 'or' 'or_ln2087' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_3)   --->   "%zext_ln2087_3 = zext i4 %or_ln2087 to i16" [picnic_impl.c:2087]   --->   Operation 267 'zext' 'zext_ln2087_3' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_3 = add i16 %zext_ln2087_3, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 268 'add' 'add_ln2087_3' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln2087_4 = zext i16 %add_ln2087_3 to i17" [picnic_impl.c:2087]   --->   Operation 269 'zext' 'zext_ln2087_4' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (1.86ns)   --->   "%add_ln2087_4 = add i17 %trunc_ln54, %zext_ln2087_4" [picnic_impl.c:2087]   --->   Operation 270 'add' 'add_ln2087_4' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln2087_5 = zext i17 %add_ln2087_4 to i64" [picnic_impl.c:2087]   --->   Operation 271 'zext' 'zext_ln2087_5' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 272 [1/1] (0.00ns)   --->   "%sigBytes_addr_7 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_5" [picnic_impl.c:2087]   --->   Operation 272 'getelementptr' 'sigBytes_addr_7' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 273 [2/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2087]   --->   Operation 273 'load' 'sigBytes_load_7' <Predicate = (!tmp_63)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_5)   --->   "%or_ln2087_1 = or i4 %trunc_ln2086, 2" [picnic_impl.c:2087]   --->   Operation 274 'or' 'or_ln2087_1' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_5)   --->   "%zext_ln2087_6 = zext i4 %or_ln2087_1 to i16" [picnic_impl.c:2087]   --->   Operation 275 'zext' 'zext_ln2087_6' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_5 = add i16 %zext_ln2087_6, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 276 'add' 'add_ln2087_5' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln2087_7 = zext i16 %add_ln2087_5 to i17" [picnic_impl.c:2087]   --->   Operation 277 'zext' 'zext_ln2087_7' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (1.86ns)   --->   "%add_ln2087_6 = add i17 %trunc_ln54, %zext_ln2087_7" [picnic_impl.c:2087]   --->   Operation 278 'add' 'add_ln2087_6' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_7)   --->   "%or_ln2087_2 = or i4 %trunc_ln2086, 3" [picnic_impl.c:2087]   --->   Operation 279 'or' 'or_ln2087_2' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node add_ln2087_7)   --->   "%zext_ln2087_9 = zext i4 %or_ln2087_2 to i16" [picnic_impl.c:2087]   --->   Operation 280 'zext' 'zext_ln2087_9' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 281 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2087_7 = add i16 %zext_ln2087_9, %add_ln2087" [picnic_impl.c:2087]   --->   Operation 281 'add' 'add_ln2087_7' <Predicate = (!tmp_63)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln2087_10 = zext i16 %add_ln2087_7 to i17" [picnic_impl.c:2087]   --->   Operation 282 'zext' 'zext_ln2087_10' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (1.86ns)   --->   "%add_ln2087_8 = add i17 %trunc_ln54, %zext_ln2087_10" [picnic_impl.c:2087]   --->   Operation 283 'add' 'add_ln2087_8' <Predicate = (!tmp_63)> <Delay = 1.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln2087_4 = call i2 @_ssdm_op_PartSelect.i2.i5.i32.i32(i5 %loop_6, i32 2, i32 3)" [picnic_impl.c:2087]   --->   Operation 284 'partselect' 'trunc_ln2087_4' <Predicate = (!tmp_63)> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (1.54ns)   --->   "%loop_37 = add i5 4, %loop_6" [picnic_impl.c:2086]   --->   Operation 285 'add' 'loop_37' <Predicate = (!tmp_63)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/1] (1.35ns)   --->   "br label %._crit_edge26"   --->   Operation 286 'br' <Predicate = (tmp_63)> <Delay = 1.35>

State 22 <SV = 13> <Delay = 2.77>
ST_22 : Operation 287 [1/2] (2.77ns)   --->   "%sigBytes_load_6 = load i8* %sigBytes_addr_6, align 1" [picnic_impl.c:2087]   --->   Operation 287 'load' 'sigBytes_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 288 [1/2] (2.77ns)   --->   "%sigBytes_load_7 = load i8* %sigBytes_addr_7, align 1" [picnic_impl.c:2087]   --->   Operation 288 'load' 'sigBytes_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln2087_8 = zext i17 %add_ln2087_6 to i64" [picnic_impl.c:2087]   --->   Operation 289 'zext' 'zext_ln2087_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%sigBytes_addr_8 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_8" [picnic_impl.c:2087]   --->   Operation 290 'getelementptr' 'sigBytes_addr_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [2/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2087]   --->   Operation 291 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln2087_11 = zext i17 %add_ln2087_8 to i64" [picnic_impl.c:2087]   --->   Operation 292 'zext' 'zext_ln2087_11' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%sigBytes_addr_9 = getelementptr [37336 x i8]* %sigBytes, i64 0, i64 %zext_ln2087_11" [picnic_impl.c:2087]   --->   Operation 293 'getelementptr' 'sigBytes_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [2/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2087]   --->   Operation 294 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 23 <SV = 14> <Delay = 5.54>
ST_23 : Operation 295 [1/2] (2.77ns)   --->   "%sigBytes_load_8 = load i8* %sigBytes_addr_8, align 1" [picnic_impl.c:2087]   --->   Operation 295 'load' 'sigBytes_load_8' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 296 [1/2] (2.77ns)   --->   "%sigBytes_load_9 = load i8* %sigBytes_addr_9, align 1" [picnic_impl.c:2087]   --->   Operation 296 'load' 'sigBytes_load_9' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln2087_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %sigBytes_load_9, i8 %sigBytes_load_8, i8 %sigBytes_load_7, i8 %sigBytes_load_6)" [picnic_impl.c:2087]   --->   Operation 297 'bitconcatenate' 'or_ln2087_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %round_assign_3, i2 %trunc_ln2087_4)" [picnic_impl.c:2087]   --->   Operation 298 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln2087_12 = zext i10 %tmp_20 to i64" [picnic_impl.c:2087]   --->   Operation 299 'zext' 'zext_ln2087_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%sig_0_proofs_inputS_5 = getelementptr [876 x i32]* %sig_0_proofs_inputS, i64 0, i64 %zext_ln2087_12" [picnic_impl.c:2087]   --->   Operation 300 'getelementptr' 'sig_0_proofs_inputS_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (2.77ns)   --->   "store i32 %or_ln2087_5, i32* %sig_0_proofs_inputS_5, align 4" [picnic_impl.c:2087]   --->   Operation 301 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:2086]   --->   Operation 302 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 13> <Delay = 1.84>
ST_24 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088)   --->   "%p_sum5_pn = phi i8 [ -117, %11 ], [ -101, %._crit_edge26.loopexit ]"   --->   Operation 303 'phi' 'p_sum5_pn' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln2088)   --->   "%zext_ln2088 = zext i8 %p_sum5_pn to i16" [picnic_impl.c:2088]   --->   Operation 304 'zext' 'zext_ln2088' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 305 [1/1] (1.84ns) (out node of the LUT)   --->   "%add_ln2088 = add i16 %zext_ln2088, %p_01_rec" [picnic_impl.c:2088]   --->   Operation 305 'add' 'add_ln2088' <Predicate = true> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.60> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "br label %.preheader29" [picnic_impl.c:2052]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 307 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %0 ], [ true, %computeInputShareSize.exit_ifconv ], [ false, %.loopexit.loopexit ], [ true, %.loopexit.loopexit13 ]"   --->   Operation 307 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 308 [1/1] (0.00ns)   --->   "ret i1 %p_0" [picnic_impl.c:2094]   --->   Operation 308 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sig_0_proofs_seed1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_seed2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_inputS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_commun]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_proofs_view3C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sig_0_challengeBits]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sig_0_salt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sigBytes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ sigBytes_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigBytesLen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_UnruhGWithout]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params_transform_rea]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
params_transform_rea_1 (read             ) [ 00111000000000000000000000]
params_UnruhGWithout_1 (read             ) [ 00110000000000000000000000]
sigBytesLen_read       (read             ) [ 00000000000000000000000000]
sigBytes_offset_read   (read             ) [ 00000000000000000000000000]
sigBytesLen_cast1      (zext             ) [ 00111000000000000000000000]
icmp_ln1968            (icmp             ) [ 01000000000000000000000000]
br_ln1968              (br               ) [ 01111111111111111111111111]
trunc_ln54             (trunc            ) [ 00111111111111111111111110]
br_ln1940              (br               ) [ 01110000000000000000000000]
inputShareSize         (phi              ) [ 00110000000000000000000000]
round_assign           (phi              ) [ 00100000000000000000000000]
icmp_ln1940            (icmp             ) [ 00110000000000000000000000]
empty                  (speclooptripcount) [ 00000000000000000000000000]
i_20                   (add              ) [ 01110000000000000000000000]
br_ln1940              (br               ) [ 00000000000000000000000000]
trunc_ln386            (trunc            ) [ 00010000000000000000000000]
trunc_ln               (partselect       ) [ 00000000000000000000000000]
zext_ln54              (zext             ) [ 00000000000000000000000000]
add_ln54               (add              ) [ 00000000000000000000000000]
zext_ln54_13           (zext             ) [ 00000000000000000000000000]
sigBytes_addr_10       (getelementptr    ) [ 00010000000000000000000000]
bytesExpected          (add              ) [ 00001000000000000000000000]
zext_ln1977_1          (zext             ) [ 00000000000000000000000000]
mul_ln1977             (mul              ) [ 00001000000000000000000000]
shl_ln                 (bitconcatenate   ) [ 00000000000000000000000000]
sigBytes_load_10       (load             ) [ 00000000000000000000000000]
xor_ln54               (xor              ) [ 00000000000000000000000000]
zext_ln54_15           (zext             ) [ 00000000000000000000000000]
lshr_ln54              (lshr             ) [ 00000000000000000000000000]
trunc_ln386_3          (trunc            ) [ 00000000000000000000000000]
xor_ln54_2             (xor              ) [ 00000000000000000000000000]
zext_ln54_16           (zext             ) [ 00000000000000000000000000]
lshr_ln54_8            (lshr             ) [ 00000000000000000000000000]
trunc_ln54_9           (trunc            ) [ 00000000000000000000000000]
challenge              (bitconcatenate   ) [ 00000000000000000000000000]
icmp_ln1942            (icmp             ) [ 00000000000000000000000000]
icmp_ln1942_1          (icmp             ) [ 00000000000000000000000000]
or_ln1942              (or               ) [ 00000000000000000000000000]
inputShareSize_1       (add              ) [ 00000000000000000000000000]
inputShareSize_2       (select           ) [ 01110000000000000000000000]
br_ln1940              (br               ) [ 01110000000000000000000000]
trunc_ln1976           (trunc            ) [ 00000000000000000000000000]
zext_ln1977            (zext             ) [ 00000000000000000000000000]
bytesExpected_1        (add              ) [ 00000000000000000000000000]
bytesExpected_2        (select           ) [ 00000000000000000000000000]
icmp_ln1979            (icmp             ) [ 00001000000000000000000000]
br_ln1979              (br               ) [ 01001111111111111111111111]
br_ln0                 (br               ) [ 00001110000000000000000000]
loop_0                 (phi              ) [ 00000110000000000000000000]
empty_169              (speclooptripcount) [ 00000000000000000000000000]
icmp_ln2039            (icmp             ) [ 00000110000000000000000000]
loop                   (add              ) [ 00001110000000000000000000]
br_ln2039              (br               ) [ 00000000000000000000000000]
zext_ln2040_1          (zext             ) [ 00000000000000000000000000]
add_ln2040             (add              ) [ 00000000000000000000000000]
zext_ln2040_2          (zext             ) [ 00000000000000000000000000]
sigBytes_addr          (getelementptr    ) [ 00000010000000000000000000]
br_ln1951              (br               ) [ 00000111100000000000000000]
zext_ln2040            (zext             ) [ 00000000000000000000000000]
sigBytes_load          (load             ) [ 00000000000000000000000000]
sig_0_challengeBits_6  (getelementptr    ) [ 00000000000000000000000000]
store_ln2040           (store            ) [ 00000000000000000000000000]
br_ln2039              (br               ) [ 00001110000000000000000000]
round_assign_2         (phi              ) [ 00000001000000000000000000]
icmp_ln1951            (icmp             ) [ 00000001100000000000000000]
empty_170              (speclooptripcount) [ 00000000000000000000000000]
i_21                   (add              ) [ 00000101100000000000000000]
br_ln1951              (br               ) [ 00000000000000000000000000]
trunc_ln386_4          (trunc            ) [ 00000000100000000000000000]
trunc_ln54_6           (partselect       ) [ 00000000000000000000000000]
zext_ln54_12           (zext             ) [ 00000000000000000000000000]
sig_0_challengeBits_7  (getelementptr    ) [ 00000000100000000000000000]
br_ln2048              (br               ) [ 00000001111000000000000000]
bitNumber_assign       (bitconcatenate   ) [ 00000000000000000000000000]
sig_0_challengeBits_8  (load             ) [ 00000000000000000000000000]
xor_ln54_3             (xor              ) [ 00000000000000000000000000]
zext_ln54_17           (zext             ) [ 00000000000000000000000000]
lshr_ln54_9            (lshr             ) [ 00000000000000000000000000]
trunc_ln386_5          (trunc            ) [ 00000000000000000000000000]
xor_ln54_4             (xor              ) [ 00000000000000000000000000]
zext_ln54_18           (zext             ) [ 00000000000000000000000000]
lshr_ln54_10           (lshr             ) [ 00000000000000000000000000]
trunc_ln54_10          (trunc            ) [ 00000000000000000000000000]
challenge_1            (bitconcatenate   ) [ 00000000000000000000000000]
icmp_ln1953            (icmp             ) [ 00000001100000000000000000]
br_ln1953              (br               ) [ 00000101100000000000000000]
br_ln0                 (br               ) [ 01001001111111111111111111]
loop_1                 (phi              ) [ 00000000011000000000000000]
icmp_ln2048            (icmp             ) [ 00000000011000000000000000]
empty_171              (speclooptripcount) [ 00000000000000000000000000]
loop_32                (add              ) [ 00000001011000000000000000]
br_ln2048              (br               ) [ 00000000000000000000000000]
zext_ln2049_1          (zext             ) [ 00000000000000000000000000]
add_ln2049             (add              ) [ 00000000000000000000000000]
zext_ln2049_2          (zext             ) [ 00000000000000000000000000]
add_ln2049_1           (add              ) [ 00000000000000000000000000]
zext_ln2049_3          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_1        (getelementptr    ) [ 00000000001000000000000000]
br_ln2052              (br               ) [ 00000000011111111111111110]
zext_ln2049            (zext             ) [ 00000000000000000000000000]
sigBytes_load_1        (load             ) [ 00000000000000000000000000]
sig_0_salt_addr        (getelementptr    ) [ 00000000000000000000000000]
store_ln2049           (store            ) [ 00000000000000000000000000]
br_ln2048              (br               ) [ 00000001011000000000000000]
p_01_rec               (phi              ) [ 00000000000111111111111110]
round_assign_3         (phi              ) [ 00000000000111111111111100]
phi_mul                (phi              ) [ 00000000000111111000000000]
add_ln2052             (add              ) [ 00000000010111111111111110]
tmp_s                  (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln2058            (zext             ) [ 00000000000011111111100000]
tmp_19                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln2052            (zext             ) [ 00000000000011100000000000]
icmp_ln2052            (icmp             ) [ 00000000000111111111111110]
empty_172              (speclooptripcount) [ 00000000000000000000000000]
i                      (add              ) [ 00000000010111111111111110]
br_ln2052              (br               ) [ 00000000000000000000000000]
trunc_ln54_8           (partselect       ) [ 00000000000000000000000000]
zext_ln54_14           (zext             ) [ 00000000000000000000000000]
sig_0_challengeBits_9  (getelementptr    ) [ 00000000000010000000000000]
br_ln0                 (br               ) [ 01001000100111111111111111]
trunc_ln386_6          (trunc            ) [ 00000000000000000000000000]
bitNumber_assign_4     (bitconcatenate   ) [ 00000000000000000000000000]
sig_0_challengeBits_10 (load             ) [ 00000000000000000000000000]
xor_ln54_5             (xor              ) [ 00000000000000000000000000]
zext_ln54_19           (zext             ) [ 00000000000000000000000000]
lshr_ln54_11           (lshr             ) [ 00000000000000000000000000]
trunc_ln386_7          (trunc            ) [ 00000000000000000000000000]
xor_ln54_6             (xor              ) [ 00000000000000000000000000]
zext_ln54_20           (zext             ) [ 00000000000000000000000000]
lshr_ln54_12           (lshr             ) [ 00000000000000000000000000]
trunc_ln54_11          (trunc            ) [ 00000000000000000000000000]
challenge_2            (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln386             (zext             ) [ 00000000000001111111100000]
zext_ln2052_1          (zext             ) [ 00000000000000000000000000]
add_ln2058             (add              ) [ 00000000000001111111100000]
br_ln2057              (br               ) [ 00000000000111111111111110]
loop_2                 (phi              ) [ 00000000000001000000000000]
icmp_ln2057            (icmp             ) [ 00000000000111111111111110]
empty_173              (speclooptripcount) [ 00000000000000000000000000]
loop_33                (add              ) [ 00000000000111111111111110]
br_ln2057              (br               ) [ 00000000000000000000000000]
zext_ln2058_4          (zext             ) [ 00000000000000000000000000]
add_ln2058_3           (add              ) [ 00000000000000100000000000]
zext_ln2058_1          (zext             ) [ 00000000000000000000000000]
add_ln2058_2           (add              ) [ 00000000000000000000000000]
zext_ln2058_2          (zext             ) [ 00000000000000000000000000]
add_ln2058_1           (add              ) [ 00000000000000000000000000]
zext_ln2058_3          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_2        (getelementptr    ) [ 00000000000000100000000000]
br_ln2070              (br               ) [ 00000000000111111111111110]
zext_ln2058_5          (zext             ) [ 00000000000000000000000000]
sig_0_proofs_view3C_3  (getelementptr    ) [ 00000000000000000000000000]
sigBytes_load_2        (load             ) [ 00000000000000000000000000]
store_ln2058           (store            ) [ 00000000000000000000000000]
br_ln2057              (br               ) [ 00000000000111111111111110]
loop_3                 (phi              ) [ 00000000000000010000000000]
icmp_ln2070            (icmp             ) [ 00000000000111111111111110]
empty_174              (speclooptripcount) [ 00000000000000000000000000]
loop_34                (add              ) [ 00000000000111111111111110]
br_ln2070              (br               ) [ 00000000000000000000000000]
zext_ln2071            (zext             ) [ 00000000000000000000000000]
add_ln2071             (add              ) [ 00000000000000001000000000]
zext_ln2071_1          (zext             ) [ 00000000000000000000000000]
add_ln2071_1           (add              ) [ 00000000000000000000000000]
zext_ln2071_2          (zext             ) [ 00000000000000000000000000]
add_ln2071_2           (add              ) [ 00000000000000000000000000]
zext_ln2071_3          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_3        (getelementptr    ) [ 00000000000000001000000000]
br_ln2075              (br               ) [ 00000000000111111111111110]
zext_ln2071_4          (zext             ) [ 00000000000000000000000000]
sig_0_proofs_commun_3  (getelementptr    ) [ 00000000000000000000000000]
sigBytes_load_3        (load             ) [ 00000000000000000000000000]
store_ln2071           (store            ) [ 00000000000000000000000000]
br_ln2070              (br               ) [ 00000000000111111111111110]
loop_4                 (phi              ) [ 00000000000000000110000000]
icmp_ln2075            (icmp             ) [ 00000000000111111111111110]
empty_175              (speclooptripcount) [ 00000000000000000000000000]
loop_35                (add              ) [ 00000000000111111111111110]
br_ln2075              (br               ) [ 00000000000000000000000000]
zext_ln2076_1          (zext             ) [ 00000000000000000000000000]
add_ln2076_1           (add              ) [ 00000000000000000000000000]
sext_ln2076            (sext             ) [ 00000000000000000000000000]
zext_ln2076_2          (zext             ) [ 00000000000000000000000000]
add_ln2076_2           (add              ) [ 00000000000000000000000000]
zext_ln2076_3          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_4        (getelementptr    ) [ 00000000000000000010000000]
br_ln2080              (br               ) [ 00000000000111111111111110]
zext_ln2076            (zext             ) [ 00000000000000000000000000]
add_ln2076             (add              ) [ 00000000000000000000000000]
zext_ln2076_4          (zext             ) [ 00000000000000000000000000]
sig_0_proofs_seed1_s   (getelementptr    ) [ 00000000000000000000000000]
sigBytes_load_4        (load             ) [ 00000000000000000000000000]
store_ln2076           (store            ) [ 00000000000000000000000000]
br_ln2075              (br               ) [ 00000000000111111111111110]
loop_5                 (phi              ) [ 00000000000000000001000000]
icmp_ln2080            (icmp             ) [ 00000000000111111111111110]
empty_176              (speclooptripcount) [ 00000000000000000000000000]
loop_36                (add              ) [ 00000000000111111111111110]
br_ln2080              (br               ) [ 00000000000000000000000000]
zext_ln2081            (zext             ) [ 00000000000000000000000000]
add_ln2081             (add              ) [ 00000000000000000000100000]
zext_ln2081_1          (zext             ) [ 00000000000000000000000000]
add_ln2081_1           (add              ) [ 00000000000000000000000000]
sext_ln2081            (sext             ) [ 00000000000000000000000000]
zext_ln2081_2          (zext             ) [ 00000000000000000000000000]
add_ln2081_2           (add              ) [ 00000000000000000000000000]
zext_ln2081_3          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_5        (getelementptr    ) [ 00000000000000000000100000]
add_ln2084             (add              ) [ 00000000000000000000000000]
tmp                    (partselect       ) [ 00000000000000000000000000]
icmp_ln2084            (icmp             ) [ 00000000000111111111111110]
br_ln2084              (br               ) [ 00000000000111111111111110]
add_ln2087             (add              ) [ 00000000000000000000011100]
br_ln2086              (br               ) [ 00000000000111111111111110]
zext_ln2081_4          (zext             ) [ 00000000000000000000000000]
sig_0_proofs_seed2_s   (getelementptr    ) [ 00000000000000000000000000]
sigBytes_load_5        (load             ) [ 00000000000000000000000000]
store_ln2081           (store            ) [ 00000000000000000000000000]
br_ln2080              (br               ) [ 00000000000111111111111110]
loop_6                 (phi              ) [ 00000000000000000000010000]
tmp_63                 (bitselect        ) [ 00000000000111111111111110]
empty_177              (speclooptripcount) [ 00000000000000000000000000]
br_ln2086              (br               ) [ 00000000000000000000000000]
zext_ln2087            (zext             ) [ 00000000000000000000000000]
add_ln2087_1           (add              ) [ 00000000000000000000000000]
zext_ln2087_1          (zext             ) [ 00000000000000000000000000]
add_ln2087_2           (add              ) [ 00000000000000000000000000]
zext_ln2087_2          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_6        (getelementptr    ) [ 00000000000000000000001000]
trunc_ln2086           (trunc            ) [ 00000000000000000000000000]
or_ln2087              (or               ) [ 00000000000000000000000000]
zext_ln2087_3          (zext             ) [ 00000000000000000000000000]
add_ln2087_3           (add              ) [ 00000000000000000000000000]
zext_ln2087_4          (zext             ) [ 00000000000000000000000000]
add_ln2087_4           (add              ) [ 00000000000000000000000000]
zext_ln2087_5          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_7        (getelementptr    ) [ 00000000000000000000001000]
or_ln2087_1            (or               ) [ 00000000000000000000000000]
zext_ln2087_6          (zext             ) [ 00000000000000000000000000]
add_ln2087_5           (add              ) [ 00000000000000000000000000]
zext_ln2087_7          (zext             ) [ 00000000000000000000000000]
add_ln2087_6           (add              ) [ 00000000000000000000001000]
or_ln2087_2            (or               ) [ 00000000000000000000000000]
zext_ln2087_9          (zext             ) [ 00000000000000000000000000]
add_ln2087_7           (add              ) [ 00000000000000000000000000]
zext_ln2087_10         (zext             ) [ 00000000000000000000000000]
add_ln2087_8           (add              ) [ 00000000000000000000001000]
trunc_ln2087_4         (partselect       ) [ 00000000000000000000001100]
loop_37                (add              ) [ 00000000000111111111111110]
br_ln0                 (br               ) [ 00000000000111111111111110]
sigBytes_load_6        (load             ) [ 00000000000000000000000100]
sigBytes_load_7        (load             ) [ 00000000000000000000000100]
zext_ln2087_8          (zext             ) [ 00000000000000000000000000]
sigBytes_addr_8        (getelementptr    ) [ 00000000000000000000000100]
zext_ln2087_11         (zext             ) [ 00000000000000000000000000]
sigBytes_addr_9        (getelementptr    ) [ 00000000000000000000000100]
sigBytes_load_8        (load             ) [ 00000000000000000000000000]
sigBytes_load_9        (load             ) [ 00000000000000000000000000]
or_ln2087_5            (bitconcatenate   ) [ 00000000000000000000000000]
tmp_20                 (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln2087_12         (zext             ) [ 00000000000000000000000000]
sig_0_proofs_inputS_5  (getelementptr    ) [ 00000000000000000000000000]
store_ln2087           (store            ) [ 00000000000000000000000000]
br_ln2086              (br               ) [ 00000000000111111111111110]
p_sum5_pn              (phi              ) [ 00000000000000000000000010]
zext_ln2088            (zext             ) [ 00000000000000000000000000]
add_ln2088             (add              ) [ 00000000010111111111111110]
br_ln2052              (br               ) [ 00000000010111111111111110]
p_0                    (phi              ) [ 00000000000000000000000001]
ret_ln2094             (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sig_0_proofs_seed1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sig_0_proofs_seed2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_seed2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sig_0_proofs_inputS">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_inputS"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sig_0_proofs_commun">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_commun"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sig_0_proofs_view3C">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_proofs_view3C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sig_0_challengeBits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_challengeBits"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sig_0_salt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sig_0_salt"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sigBytes">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sigBytes_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytes_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sigBytesLen">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigBytesLen"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="params_UnruhGWithout">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_UnruhGWithout"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="params_transform_rea">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_transform_rea"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1004" name="params_transform_rea_1_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="0" index="1" bw="2" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_transform_rea_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="params_UnruhGWithout_1_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="params_UnruhGWithout_1/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sigBytesLen_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigBytesLen_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sigBytes_offset_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sigBytes_offset_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sigBytes_addr_10_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="17" slack="0"/>
<pin id="190" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_10/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="362" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="363" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="364" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
<pin id="365" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigBytes_load_10/2 sigBytes_load/5 sigBytes_load_1/9 sigBytes_load_2/13 sigBytes_load_3/15 sigBytes_load_4/17 sigBytes_load_5/19 sigBytes_load_6/21 sigBytes_load_7/21 sigBytes_load_8/22 sigBytes_load_9/22 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sigBytes_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="17" slack="0"/>
<pin id="203" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sig_0_challengeBits_6_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_6/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln2040/6 sig_0_challengeBits_8/7 sig_0_challengeBits_10/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="sig_0_challengeBits_7_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_7/7 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sigBytes_addr_1_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="17" slack="0"/>
<pin id="233" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_1/9 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sig_0_salt_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_salt_addr/10 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln2049_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2049/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sig_0_challengeBits_9_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_challengeBits_9/11 "/>
</bind>
</comp>

<comp id="259" class="1004" name="sigBytes_addr_2_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="17" slack="0"/>
<pin id="263" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_2/13 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sig_0_proofs_view3C_3_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="14" slack="0"/>
<pin id="271" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_view3C_3/14 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln2058_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="13" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2058/14 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sigBytes_addr_3_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="17" slack="0"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_3/15 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sig_0_proofs_commun_3_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="15" slack="0"/>
<pin id="293" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_commun_3/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln2071_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2071/16 "/>
</bind>
</comp>

<comp id="303" class="1004" name="sigBytes_addr_4_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="17" slack="0"/>
<pin id="307" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_4/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sig_0_proofs_seed1_s_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="13" slack="0"/>
<pin id="315" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed1_s/18 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln2076_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2076/18 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sigBytes_addr_5_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="17" slack="0"/>
<pin id="329" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_5/19 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sig_0_proofs_seed2_s_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="13" slack="0"/>
<pin id="337" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_seed2_s/20 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln2081_access_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2081/20 "/>
</bind>
</comp>

<comp id="347" class="1004" name="sigBytes_addr_6_gep_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="0" index="2" bw="17" slack="0"/>
<pin id="351" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_6/21 "/>
</bind>
</comp>

<comp id="355" class="1004" name="sigBytes_addr_7_gep_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="17" slack="0"/>
<pin id="359" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_7/21 "/>
</bind>
</comp>

<comp id="367" class="1004" name="sigBytes_addr_8_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="17" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_8/22 "/>
</bind>
</comp>

<comp id="375" class="1004" name="sigBytes_addr_9_gep_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="1" slack="0"/>
<pin id="378" dir="0" index="2" bw="17" slack="0"/>
<pin id="379" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigBytes_addr_9/22 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sig_0_proofs_inputS_5_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sig_0_proofs_inputS_5/23 "/>
</bind>
</comp>

<comp id="390" class="1004" name="store_ln2087_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2087/23 "/>
</bind>
</comp>

<comp id="396" class="1005" name="inputShareSize_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="64" slack="1"/>
<pin id="398" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputShareSize (phireg) "/>
</bind>
</comp>

<comp id="400" class="1004" name="inputShareSize_phi_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="64" slack="1"/>
<pin id="402" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="403" dir="0" index="2" bw="1" slack="1"/>
<pin id="404" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inputShareSize/2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="round_assign_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="round_assign_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="1" slack="1"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign/2 "/>
</bind>
</comp>

<comp id="419" class="1005" name="loop_0_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="6" slack="1"/>
<pin id="421" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="loop_0_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="1" slack="1"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/5 "/>
</bind>
</comp>

<comp id="431" class="1005" name="round_assign_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="round_assign_2_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="1" slack="1"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign_2/7 "/>
</bind>
</comp>

<comp id="442" class="1005" name="loop_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="1"/>
<pin id="444" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_1 (phireg) "/>
</bind>
</comp>

<comp id="446" class="1004" name="loop_1_phi_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="449" dir="0" index="2" bw="1" slack="1"/>
<pin id="450" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="451" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_1/9 "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_01_rec_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_01_rec (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_01_rec_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_01_rec/11 "/>
</bind>
</comp>

<comp id="466" class="1005" name="round_assign_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="round_assign_3 (phireg) "/>
</bind>
</comp>

<comp id="470" class="1004" name="round_assign_3_phi_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="473" dir="0" index="2" bw="1" slack="1"/>
<pin id="474" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="round_assign_3/11 "/>
</bind>
</comp>

<comp id="478" class="1005" name="phi_mul_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="15" slack="1"/>
<pin id="480" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="482" class="1004" name="phi_mul_phi_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="0"/>
<pin id="484" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="1" slack="1"/>
<pin id="486" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="487" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/11 "/>
</bind>
</comp>

<comp id="490" class="1005" name="loop_2_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="1"/>
<pin id="492" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="loop_2 (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="loop_2_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="1"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="6" slack="0"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_2/13 "/>
</bind>
</comp>

<comp id="501" class="1005" name="loop_3_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="7" slack="1"/>
<pin id="503" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="loop_3 (phireg) "/>
</bind>
</comp>

<comp id="505" class="1004" name="loop_3_phi_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="7" slack="0"/>
<pin id="507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="1" slack="1"/>
<pin id="509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_3/15 "/>
</bind>
</comp>

<comp id="512" class="1005" name="loop_4_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="1"/>
<pin id="514" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_4 (phireg) "/>
</bind>
</comp>

<comp id="516" class="1004" name="loop_4_phi_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="1" slack="1"/>
<pin id="520" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="521" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_4/17 "/>
</bind>
</comp>

<comp id="524" class="1005" name="loop_5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_5 (phireg) "/>
</bind>
</comp>

<comp id="528" class="1004" name="loop_5_phi_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="2" bw="1" slack="1"/>
<pin id="532" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_5/19 "/>
</bind>
</comp>

<comp id="535" class="1005" name="loop_6_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="loop_6 (phireg) "/>
</bind>
</comp>

<comp id="539" class="1004" name="loop_6_phi_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="1" slack="1"/>
<pin id="543" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="544" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_6/21 "/>
</bind>
</comp>

<comp id="546" class="1005" name="p_sum5_pn_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_sum5_pn (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_sum5_pn_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="2"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="8" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_sum5_pn/24 "/>
</bind>
</comp>

<comp id="559" class="1005" name="p_0_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="564" class="1004" name="p_0_phi_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="7"/>
<pin id="566" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="2" bw="1" slack="5"/>
<pin id="568" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="4" bw="1" slack="1"/>
<pin id="570" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="571" dir="0" index="6" bw="1" slack="2"/>
<pin id="572" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="573" dir="1" index="8" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/25 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sigBytesLen_cast1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sigBytesLen_cast1/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln1968_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1968/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="trunc_ln54_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln1940_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="8" slack="0"/>
<pin id="594" dir="0" index="1" bw="8" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1940/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="i_20_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="8" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_20/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln386_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="0"/>
<pin id="606" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="trunc_ln_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="3" slack="0"/>
<pin id="612" dir="0" index="3" bw="4" slack="0"/>
<pin id="613" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln54_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="0"/>
<pin id="620" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln54_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="17" slack="1"/>
<pin id="624" dir="0" index="1" bw="6" slack="0"/>
<pin id="625" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln54_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="17" slack="0"/>
<pin id="629" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_13/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="bytesExpected_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="0"/>
<pin id="634" dir="0" index="1" bw="64" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytesExpected/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln1977_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="7" slack="1"/>
<pin id="640" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1977_1/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mul_ln1977_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="9" slack="0"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1977/2 "/>
</bind>
</comp>

<comp id="647" class="1004" name="shl_ln_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="0" index="1" bw="2" slack="1"/>
<pin id="650" dir="0" index="2" bw="1" slack="0"/>
<pin id="651" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="xor_ln54_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="3" slack="0"/>
<pin id="657" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln54_15_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="0"/>
<pin id="662" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_15/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="lshr_ln54_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="0"/>
<pin id="666" dir="0" index="1" bw="3" slack="0"/>
<pin id="667" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln386_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="0"/>
<pin id="672" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_3/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="xor_ln54_2_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="3" slack="0"/>
<pin id="676" dir="0" index="1" bw="3" slack="0"/>
<pin id="677" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_2/3 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln54_16_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="0"/>
<pin id="682" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_16/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="lshr_ln54_8_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="0"/>
<pin id="686" dir="0" index="1" bw="3" slack="0"/>
<pin id="687" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_8/3 "/>
</bind>
</comp>

<comp id="690" class="1004" name="trunc_ln54_9_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_9/3 "/>
</bind>
</comp>

<comp id="694" class="1004" name="challenge_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="0" index="1" bw="1" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln1942_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="2" slack="0"/>
<pin id="704" dir="0" index="1" bw="2" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1942/3 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln1942_1_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="0" index="1" bw="2" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1942_1/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln1942_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1942/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="inputShareSize_1_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="0" index="1" bw="64" slack="1"/>
<pin id="723" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inputShareSize_1/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="inputShareSize_2_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="64" slack="0"/>
<pin id="729" dir="0" index="2" bw="64" slack="1"/>
<pin id="730" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inputShareSize_2/3 "/>
</bind>
</comp>

<comp id="734" class="1004" name="trunc_ln1976_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="2" slack="2"/>
<pin id="736" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1976/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="zext_ln1977_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="1"/>
<pin id="739" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1977/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="bytesExpected_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="64" slack="1"/>
<pin id="742" dir="0" index="1" bw="16" slack="0"/>
<pin id="743" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bytesExpected_1/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="bytesExpected_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="0"/>
<pin id="747" dir="0" index="1" bw="64" slack="0"/>
<pin id="748" dir="0" index="2" bw="64" slack="1"/>
<pin id="749" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="bytesExpected_2/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="icmp_ln1979_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="64" slack="0"/>
<pin id="754" dir="0" index="1" bw="64" slack="2"/>
<pin id="755" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1979/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="icmp_ln2039_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="6" slack="0"/>
<pin id="759" dir="0" index="1" bw="6" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2039/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="loop_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln2040_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="0"/>
<pin id="771" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2040_1/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="add_ln2040_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="6" slack="0"/>
<pin id="775" dir="0" index="1" bw="17" slack="3"/>
<pin id="776" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2040/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="zext_ln2040_2_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="17" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2040_2/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln2040_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="1"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2040/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="icmp_ln1951_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="0"/>
<pin id="790" dir="0" index="1" bw="8" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1951/7 "/>
</bind>
</comp>

<comp id="794" class="1004" name="i_21_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_21/7 "/>
</bind>
</comp>

<comp id="800" class="1004" name="trunc_ln386_4_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="8" slack="0"/>
<pin id="802" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_4/7 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln54_6_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="6" slack="0"/>
<pin id="806" dir="0" index="1" bw="8" slack="0"/>
<pin id="807" dir="0" index="2" bw="3" slack="0"/>
<pin id="808" dir="0" index="3" bw="4" slack="0"/>
<pin id="809" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_6/7 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln54_12_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="6" slack="0"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_12/7 "/>
</bind>
</comp>

<comp id="819" class="1004" name="bitNumber_assign_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="3" slack="0"/>
<pin id="821" dir="0" index="1" bw="2" slack="1"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="xor_ln54_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="3" slack="0"/>
<pin id="829" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_3/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="zext_ln54_17_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_17/8 "/>
</bind>
</comp>

<comp id="836" class="1004" name="lshr_ln54_9_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="3" slack="0"/>
<pin id="839" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_9/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln386_5_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="8" slack="0"/>
<pin id="844" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_5/8 "/>
</bind>
</comp>

<comp id="846" class="1004" name="xor_ln54_4_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="3" slack="0"/>
<pin id="848" dir="0" index="1" bw="3" slack="0"/>
<pin id="849" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_4/8 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln54_18_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="3" slack="0"/>
<pin id="854" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_18/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="lshr_ln54_10_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="0"/>
<pin id="858" dir="0" index="1" bw="3" slack="0"/>
<pin id="859" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_10/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="trunc_ln54_10_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="0"/>
<pin id="864" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_10/8 "/>
</bind>
</comp>

<comp id="866" class="1004" name="challenge_1_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="2" slack="0"/>
<pin id="868" dir="0" index="1" bw="1" slack="0"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge_1/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln1953_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="2" slack="0"/>
<pin id="876" dir="0" index="1" bw="2" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1953/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="icmp_ln2048_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="0"/>
<pin id="882" dir="0" index="1" bw="6" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2048/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="loop_32_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="6" slack="0"/>
<pin id="888" dir="0" index="1" bw="1" slack="0"/>
<pin id="889" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_32/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln2049_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="0"/>
<pin id="894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2049_1/9 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln2049_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="6" slack="0"/>
<pin id="898" dir="0" index="1" bw="7" slack="0"/>
<pin id="899" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2049/9 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln2049_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="7" slack="0"/>
<pin id="904" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2049_2/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="add_ln2049_1_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="0"/>
<pin id="908" dir="0" index="1" bw="17" slack="5"/>
<pin id="909" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2049_1/9 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln2049_3_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="17" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2049_3/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln2049_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="6" slack="1"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2049/10 "/>
</bind>
</comp>

<comp id="921" class="1004" name="add_ln2052_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="15" slack="0"/>
<pin id="923" dir="0" index="1" bw="8" slack="0"/>
<pin id="924" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2052/11 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_s_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="12" slack="0"/>
<pin id="929" dir="0" index="1" bw="8" slack="0"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln2058_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="12" slack="0"/>
<pin id="937" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058/11 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_19_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="13" slack="0"/>
<pin id="941" dir="0" index="1" bw="8" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln2052_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="13" slack="0"/>
<pin id="949" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2052/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln2052_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="0"/>
<pin id="953" dir="0" index="1" bw="8" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2052/11 "/>
</bind>
</comp>

<comp id="957" class="1004" name="i_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="8" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="963" class="1004" name="trunc_ln54_8_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="6" slack="0"/>
<pin id="965" dir="0" index="1" bw="8" slack="0"/>
<pin id="966" dir="0" index="2" bw="3" slack="0"/>
<pin id="967" dir="0" index="3" bw="4" slack="0"/>
<pin id="968" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln54_8/11 "/>
</bind>
</comp>

<comp id="973" class="1004" name="zext_ln54_14_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="6" slack="0"/>
<pin id="975" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_14/11 "/>
</bind>
</comp>

<comp id="978" class="1004" name="trunc_ln386_6_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_6/12 "/>
</bind>
</comp>

<comp id="982" class="1004" name="bitNumber_assign_4_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="3" slack="0"/>
<pin id="984" dir="0" index="1" bw="2" slack="0"/>
<pin id="985" dir="0" index="2" bw="1" slack="0"/>
<pin id="986" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="bitNumber_assign_4/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="xor_ln54_5_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="0"/>
<pin id="992" dir="0" index="1" bw="3" slack="0"/>
<pin id="993" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_5/12 "/>
</bind>
</comp>

<comp id="996" class="1004" name="zext_ln54_19_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="3" slack="0"/>
<pin id="998" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_19/12 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="lshr_ln54_11_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="0"/>
<pin id="1002" dir="0" index="1" bw="3" slack="0"/>
<pin id="1003" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_11/12 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln386_7_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln386_7/12 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="xor_ln54_6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="3" slack="0"/>
<pin id="1012" dir="0" index="1" bw="3" slack="0"/>
<pin id="1013" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54_6/12 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln54_20_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="3" slack="0"/>
<pin id="1018" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54_20/12 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="lshr_ln54_12_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="8" slack="0"/>
<pin id="1022" dir="0" index="1" bw="3" slack="0"/>
<pin id="1023" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln54_12/12 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln54_11_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="8" slack="0"/>
<pin id="1028" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54_11/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="challenge_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="2" slack="0"/>
<pin id="1032" dir="0" index="1" bw="1" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="challenge_2/12 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln386_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="2" slack="0"/>
<pin id="1040" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln386/12 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="zext_ln2052_1_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="16" slack="1"/>
<pin id="1044" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2052_1/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln2058_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="17" slack="7"/>
<pin id="1048" dir="0" index="1" bw="16" slack="0"/>
<pin id="1049" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2058/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="icmp_ln2057_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="6" slack="0"/>
<pin id="1053" dir="0" index="1" bw="6" slack="0"/>
<pin id="1054" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2057/13 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="loop_33_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="6" slack="0"/>
<pin id="1059" dir="0" index="1" bw="1" slack="0"/>
<pin id="1060" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_33/13 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="zext_ln2058_4_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="6" slack="0"/>
<pin id="1065" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058_4/13 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="add_ln2058_3_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="13" slack="2"/>
<pin id="1069" dir="0" index="1" bw="6" slack="0"/>
<pin id="1070" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2058_3/13 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln2058_1_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="6" slack="0"/>
<pin id="1074" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058_1/13 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="add_ln2058_2_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="6" slack="0"/>
<pin id="1078" dir="0" index="1" bw="7" slack="0"/>
<pin id="1079" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2058_2/13 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="zext_ln2058_2_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="7" slack="0"/>
<pin id="1084" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058_2/13 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="add_ln2058_1_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="17" slack="1"/>
<pin id="1088" dir="0" index="1" bw="7" slack="0"/>
<pin id="1089" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2058_1/13 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln2058_3_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="17" slack="0"/>
<pin id="1093" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058_3/13 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln2058_5_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="14" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2058_5/14 "/>
</bind>
</comp>

<comp id="1100" class="1004" name="icmp_ln2070_fu_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="7" slack="0"/>
<pin id="1102" dir="0" index="1" bw="7" slack="0"/>
<pin id="1103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2070/15 "/>
</bind>
</comp>

<comp id="1106" class="1004" name="loop_34_fu_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="7" slack="0"/>
<pin id="1108" dir="0" index="1" bw="1" slack="0"/>
<pin id="1109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_34/15 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="zext_ln2071_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="7" slack="0"/>
<pin id="1114" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2071/15 "/>
</bind>
</comp>

<comp id="1116" class="1004" name="add_ln2071_fu_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="15" slack="3"/>
<pin id="1118" dir="0" index="1" bw="7" slack="0"/>
<pin id="1119" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2071/15 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="zext_ln2071_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="7" slack="0"/>
<pin id="1124" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2071_1/15 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="add_ln2071_1_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="7" slack="0"/>
<pin id="1128" dir="0" index="1" bw="8" slack="0"/>
<pin id="1129" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2071_1/15 "/>
</bind>
</comp>

<comp id="1132" class="1004" name="zext_ln2071_2_fu_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="8" slack="0"/>
<pin id="1134" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2071_2/15 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="add_ln2071_2_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="17" slack="2"/>
<pin id="1138" dir="0" index="1" bw="8" slack="0"/>
<pin id="1139" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2071_2/15 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="zext_ln2071_3_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="17" slack="0"/>
<pin id="1143" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2071_3/15 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="zext_ln2071_4_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="15" slack="1"/>
<pin id="1148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2071_4/16 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="icmp_ln2075_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="5" slack="0"/>
<pin id="1152" dir="0" index="1" bw="5" slack="0"/>
<pin id="1153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2075/17 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="loop_35_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="0"/>
<pin id="1158" dir="0" index="1" bw="1" slack="0"/>
<pin id="1159" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_35/17 "/>
</bind>
</comp>

<comp id="1162" class="1004" name="zext_ln2076_1_fu_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="5" slack="0"/>
<pin id="1164" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2076_1/17 "/>
</bind>
</comp>

<comp id="1166" class="1004" name="add_ln2076_1_fu_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="5" slack="0"/>
<pin id="1168" dir="0" index="1" bw="7" slack="0"/>
<pin id="1169" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2076_1/17 "/>
</bind>
</comp>

<comp id="1172" class="1004" name="sext_ln2076_fu_1172">
<pin_list>
<pin id="1173" dir="0" index="0" bw="7" slack="0"/>
<pin id="1174" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln2076/17 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="zext_ln2076_2_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="7" slack="0"/>
<pin id="1178" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2076_2/17 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="add_ln2076_2_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="17" slack="3"/>
<pin id="1182" dir="0" index="1" bw="8" slack="0"/>
<pin id="1183" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2076_2/17 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="zext_ln2076_3_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="17" slack="0"/>
<pin id="1187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2076_3/17 "/>
</bind>
</comp>

<comp id="1190" class="1004" name="zext_ln2076_fu_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="5" slack="1"/>
<pin id="1192" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2076/18 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="add_ln2076_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="12" slack="5"/>
<pin id="1196" dir="0" index="1" bw="5" slack="0"/>
<pin id="1197" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2076/18 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="zext_ln2076_4_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="13" slack="0"/>
<pin id="1201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2076_4/18 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="icmp_ln2080_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="5" slack="0"/>
<pin id="1206" dir="0" index="1" bw="5" slack="0"/>
<pin id="1207" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2080/19 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="loop_36_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="5" slack="0"/>
<pin id="1212" dir="0" index="1" bw="1" slack="0"/>
<pin id="1213" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_36/19 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="zext_ln2081_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="5" slack="0"/>
<pin id="1218" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2081/19 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="add_ln2081_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="12" slack="5"/>
<pin id="1222" dir="0" index="1" bw="5" slack="0"/>
<pin id="1223" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2081/19 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln2081_1_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="5" slack="0"/>
<pin id="1227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2081_1/19 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="add_ln2081_1_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="5" slack="0"/>
<pin id="1231" dir="0" index="1" bw="7" slack="0"/>
<pin id="1232" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2081_1/19 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln2081_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="7" slack="0"/>
<pin id="1237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln2081/19 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="zext_ln2081_2_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="7" slack="0"/>
<pin id="1241" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2081_2/19 "/>
</bind>
</comp>

<comp id="1243" class="1004" name="add_ln2081_2_fu_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="17" slack="4"/>
<pin id="1245" dir="0" index="1" bw="8" slack="0"/>
<pin id="1246" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2081_2/19 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="zext_ln2081_3_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="17" slack="0"/>
<pin id="1250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2081_3/19 "/>
</bind>
</comp>

<comp id="1253" class="1004" name="add_ln2084_fu_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="2" slack="4"/>
<pin id="1255" dir="0" index="1" bw="1" slack="0"/>
<pin id="1256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2084/19 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="tmp_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="2" slack="0"/>
<pin id="1260" dir="0" index="1" bw="3" slack="0"/>
<pin id="1261" dir="0" index="2" bw="1" slack="0"/>
<pin id="1262" dir="0" index="3" bw="3" slack="0"/>
<pin id="1263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/19 "/>
</bind>
</comp>

<comp id="1268" class="1004" name="icmp_ln2084_fu_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="2" slack="0"/>
<pin id="1270" dir="0" index="1" bw="2" slack="0"/>
<pin id="1271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2084/19 "/>
</bind>
</comp>

<comp id="1274" class="1004" name="add_ln2087_fu_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="16" slack="5"/>
<pin id="1276" dir="0" index="1" bw="9" slack="0"/>
<pin id="1277" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087/19 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="zext_ln2081_4_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="13" slack="1"/>
<pin id="1282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2081_4/20 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="tmp_63_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="5" slack="0"/>
<pin id="1287" dir="0" index="2" bw="4" slack="0"/>
<pin id="1288" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_63/21 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="zext_ln2087_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="5" slack="0"/>
<pin id="1294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087/21 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="add_ln2087_1_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="5" slack="0"/>
<pin id="1298" dir="0" index="1" bw="16" slack="1"/>
<pin id="1299" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_1/21 "/>
</bind>
</comp>

<comp id="1301" class="1004" name="zext_ln2087_1_fu_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="16" slack="0"/>
<pin id="1303" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_1/21 "/>
</bind>
</comp>

<comp id="1305" class="1004" name="add_ln2087_2_fu_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="17" slack="12"/>
<pin id="1307" dir="0" index="1" bw="16" slack="0"/>
<pin id="1308" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_2/21 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="zext_ln2087_2_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="17" slack="0"/>
<pin id="1312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_2/21 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="trunc_ln2086_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="5" slack="0"/>
<pin id="1317" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln2086/21 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="or_ln2087_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="4" slack="0"/>
<pin id="1321" dir="0" index="1" bw="4" slack="0"/>
<pin id="1322" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2087/21 "/>
</bind>
</comp>

<comp id="1325" class="1004" name="zext_ln2087_3_fu_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="4" slack="0"/>
<pin id="1327" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_3/21 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="add_ln2087_3_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="4" slack="0"/>
<pin id="1331" dir="0" index="1" bw="16" slack="1"/>
<pin id="1332" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_3/21 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="zext_ln2087_4_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="0"/>
<pin id="1336" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_4/21 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="add_ln2087_4_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="17" slack="12"/>
<pin id="1340" dir="0" index="1" bw="16" slack="0"/>
<pin id="1341" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_4/21 "/>
</bind>
</comp>

<comp id="1343" class="1004" name="zext_ln2087_5_fu_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="17" slack="0"/>
<pin id="1345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_5/21 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="or_ln2087_1_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="4" slack="0"/>
<pin id="1350" dir="0" index="1" bw="4" slack="0"/>
<pin id="1351" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2087_1/21 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="zext_ln2087_6_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="4" slack="0"/>
<pin id="1356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_6/21 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="add_ln2087_5_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="4" slack="0"/>
<pin id="1360" dir="0" index="1" bw="16" slack="1"/>
<pin id="1361" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_5/21 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="zext_ln2087_7_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="16" slack="0"/>
<pin id="1365" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_7/21 "/>
</bind>
</comp>

<comp id="1367" class="1004" name="add_ln2087_6_fu_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="17" slack="12"/>
<pin id="1369" dir="0" index="1" bw="16" slack="0"/>
<pin id="1370" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_6/21 "/>
</bind>
</comp>

<comp id="1372" class="1004" name="or_ln2087_2_fu_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="4" slack="0"/>
<pin id="1374" dir="0" index="1" bw="4" slack="0"/>
<pin id="1375" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln2087_2/21 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="zext_ln2087_9_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="4" slack="0"/>
<pin id="1380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_9/21 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="add_ln2087_7_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="4" slack="0"/>
<pin id="1384" dir="0" index="1" bw="16" slack="1"/>
<pin id="1385" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_7/21 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="zext_ln2087_10_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="16" slack="0"/>
<pin id="1389" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_10/21 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="add_ln2087_8_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="17" slack="12"/>
<pin id="1393" dir="0" index="1" bw="16" slack="0"/>
<pin id="1394" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2087_8/21 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="trunc_ln2087_4_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="2" slack="0"/>
<pin id="1398" dir="0" index="1" bw="5" slack="0"/>
<pin id="1399" dir="0" index="2" bw="3" slack="0"/>
<pin id="1400" dir="0" index="3" bw="3" slack="0"/>
<pin id="1401" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2087_4/21 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="loop_37_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="4" slack="0"/>
<pin id="1408" dir="0" index="1" bw="5" slack="0"/>
<pin id="1409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop_37/21 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="zext_ln2087_8_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="17" slack="1"/>
<pin id="1414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_8/22 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="zext_ln2087_11_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="17" slack="1"/>
<pin id="1418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_11/22 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="or_ln2087_5_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="32" slack="0"/>
<pin id="1422" dir="0" index="1" bw="8" slack="0"/>
<pin id="1423" dir="0" index="2" bw="8" slack="0"/>
<pin id="1424" dir="0" index="3" bw="8" slack="1"/>
<pin id="1425" dir="0" index="4" bw="8" slack="1"/>
<pin id="1426" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2087_5/23 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="tmp_20_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="10" slack="0"/>
<pin id="1433" dir="0" index="1" bw="8" slack="8"/>
<pin id="1434" dir="0" index="2" bw="2" slack="2"/>
<pin id="1435" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/23 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln2087_12_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="10" slack="0"/>
<pin id="1440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2087_12/23 "/>
</bind>
</comp>

<comp id="1443" class="1004" name="zext_ln2088_fu_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="8" slack="0"/>
<pin id="1445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2088/24 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="add_ln2088_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="8" slack="0"/>
<pin id="1449" dir="0" index="1" bw="16" slack="7"/>
<pin id="1450" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2088/24 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="params_transform_rea_1_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="2" slack="2"/>
<pin id="1455" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="params_transform_rea_1 "/>
</bind>
</comp>

<comp id="1458" class="1005" name="params_UnruhGWithout_1_reg_1458">
<pin_list>
<pin id="1459" dir="0" index="0" bw="7" slack="1"/>
<pin id="1460" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="params_UnruhGWithout_1 "/>
</bind>
</comp>

<comp id="1463" class="1005" name="sigBytesLen_cast1_reg_1463">
<pin_list>
<pin id="1464" dir="0" index="0" bw="64" slack="2"/>
<pin id="1465" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sigBytesLen_cast1 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="trunc_ln54_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="17" slack="1"/>
<pin id="1473" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln54 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="i_20_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="8" slack="0"/>
<pin id="1488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_20 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="trunc_ln386_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="2" slack="1"/>
<pin id="1493" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln386 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="sigBytes_addr_10_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="16" slack="1"/>
<pin id="1498" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_10 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="bytesExpected_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="1"/>
<pin id="1503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bytesExpected "/>
</bind>
</comp>

<comp id="1507" class="1005" name="mul_ln1977_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="16" slack="1"/>
<pin id="1509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1977 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="inputShareSize_2_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="64" slack="1"/>
<pin id="1514" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputShareSize_2 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="loop_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="6" slack="0"/>
<pin id="1525" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1528" class="1005" name="sigBytes_addr_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="16" slack="1"/>
<pin id="1530" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr "/>
</bind>
</comp>

<comp id="1536" class="1005" name="i_21_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="8" slack="0"/>
<pin id="1538" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_21 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="trunc_ln386_4_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="2" slack="1"/>
<pin id="1543" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln386_4 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="sig_0_challengeBits_7_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="6" slack="1"/>
<pin id="1548" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_7 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="loop_32_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="0"/>
<pin id="1559" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_32 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sigBytes_addr_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="add_ln2052_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="15" slack="0"/>
<pin id="1569" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln2052 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="zext_ln2058_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="13" slack="5"/>
<pin id="1574" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln2058 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="zext_ln2052_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="14" slack="2"/>
<pin id="1580" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln2052 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="i_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="8" slack="0"/>
<pin id="1588" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1591" class="1005" name="sig_0_challengeBits_9_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="6" slack="1"/>
<pin id="1593" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sig_0_challengeBits_9 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="zext_ln386_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="3" slack="4"/>
<pin id="1598" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln386 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="add_ln2058_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="17" slack="1"/>
<pin id="1603" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2058 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="loop_33_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="6" slack="0"/>
<pin id="1614" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="loop_33 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="add_ln2058_3_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="14" slack="1"/>
<pin id="1619" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2058_3 "/>
</bind>
</comp>

<comp id="1622" class="1005" name="sigBytes_addr_2_reg_1622">
<pin_list>
<pin id="1623" dir="0" index="0" bw="16" slack="1"/>
<pin id="1624" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_2 "/>
</bind>
</comp>

<comp id="1630" class="1005" name="loop_34_reg_1630">
<pin_list>
<pin id="1631" dir="0" index="0" bw="7" slack="0"/>
<pin id="1632" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="loop_34 "/>
</bind>
</comp>

<comp id="1635" class="1005" name="add_ln2071_reg_1635">
<pin_list>
<pin id="1636" dir="0" index="0" bw="15" slack="1"/>
<pin id="1637" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2071 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="sigBytes_addr_3_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="16" slack="1"/>
<pin id="1642" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_3 "/>
</bind>
</comp>

<comp id="1648" class="1005" name="loop_35_reg_1648">
<pin_list>
<pin id="1649" dir="0" index="0" bw="5" slack="0"/>
<pin id="1650" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_35 "/>
</bind>
</comp>

<comp id="1653" class="1005" name="sigBytes_addr_4_reg_1653">
<pin_list>
<pin id="1654" dir="0" index="0" bw="16" slack="1"/>
<pin id="1655" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_4 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="loop_36_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="5" slack="0"/>
<pin id="1663" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_36 "/>
</bind>
</comp>

<comp id="1666" class="1005" name="add_ln2081_reg_1666">
<pin_list>
<pin id="1667" dir="0" index="0" bw="13" slack="1"/>
<pin id="1668" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2081 "/>
</bind>
</comp>

<comp id="1671" class="1005" name="sigBytes_addr_5_reg_1671">
<pin_list>
<pin id="1672" dir="0" index="0" bw="16" slack="1"/>
<pin id="1673" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_5 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="add_ln2087_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="16" slack="1"/>
<pin id="1681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2087 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="sigBytes_addr_6_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="16" slack="1"/>
<pin id="1692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_6 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="sigBytes_addr_7_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="16" slack="1"/>
<pin id="1697" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_7 "/>
</bind>
</comp>

<comp id="1700" class="1005" name="add_ln2087_6_reg_1700">
<pin_list>
<pin id="1701" dir="0" index="0" bw="17" slack="1"/>
<pin id="1702" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2087_6 "/>
</bind>
</comp>

<comp id="1705" class="1005" name="add_ln2087_8_reg_1705">
<pin_list>
<pin id="1706" dir="0" index="0" bw="17" slack="1"/>
<pin id="1707" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2087_8 "/>
</bind>
</comp>

<comp id="1710" class="1005" name="trunc_ln2087_4_reg_1710">
<pin_list>
<pin id="1711" dir="0" index="0" bw="2" slack="2"/>
<pin id="1712" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln2087_4 "/>
</bind>
</comp>

<comp id="1715" class="1005" name="loop_37_reg_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="5" slack="0"/>
<pin id="1717" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="loop_37 "/>
</bind>
</comp>

<comp id="1720" class="1005" name="sigBytes_load_6_reg_1720">
<pin_list>
<pin id="1721" dir="0" index="0" bw="8" slack="1"/>
<pin id="1722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_load_6 "/>
</bind>
</comp>

<comp id="1725" class="1005" name="sigBytes_load_7_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="8" slack="1"/>
<pin id="1727" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_load_7 "/>
</bind>
</comp>

<comp id="1730" class="1005" name="sigBytes_addr_8_reg_1730">
<pin_list>
<pin id="1731" dir="0" index="0" bw="16" slack="1"/>
<pin id="1732" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_8 "/>
</bind>
</comp>

<comp id="1735" class="1005" name="sigBytes_addr_9_reg_1735">
<pin_list>
<pin id="1736" dir="0" index="0" bw="16" slack="1"/>
<pin id="1737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sigBytes_addr_9 "/>
</bind>
</comp>

<comp id="1740" class="1005" name="add_ln2088_reg_1740">
<pin_list>
<pin id="1741" dir="0" index="0" bw="16" slack="1"/>
<pin id="1742" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln2088 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="166"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="26" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="212"><net_src comp="10" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="193" pin="3"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="207" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="234"><net_src comp="14" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="193" pin="3"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="256"><net_src comp="10" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="264"><net_src comp="14" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="34" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="272"><net_src comp="8" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="193" pin="3"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="14" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="281" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="193" pin="3"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="303" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="193" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="311" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="325" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="338"><net_src comp="2" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="193" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="333" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="352"><net_src comp="14" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="34" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="347" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="372"><net_src comp="14" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="34" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="367" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="375" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="388"><net_src comp="4" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="34" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="411"><net_src comp="36" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="422"><net_src comp="72" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="430"><net_src comp="423" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="434"><net_src comp="36" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="442" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="453"><net_src comp="446" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="457"><net_src comp="92" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="465"><net_src comp="458" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="469"><net_src comp="36" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="477"><net_src comp="470" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="481"><net_src comp="94" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="478" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="72" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="504"><net_src comp="108" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="501" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="515"><net_src comp="104" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="512" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="523"><net_src comp="516" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="527"><net_src comp="104" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="549"><net_src comp="156" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="158" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="546" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="546" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="562"><net_src comp="160" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="58" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="574"><net_src comp="559" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="559" pin="1"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="559" pin="1"/><net_sink comp="564" pin=4"/></net>

<net id="577"><net_src comp="559" pin="1"/><net_sink comp="564" pin=6"/></net>

<net id="581"><net_src comp="174" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="174" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="32" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="180" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="412" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="38" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="412" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="44" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="412" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="46" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="412" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="616"><net_src comp="48" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="617"><net_src comp="50" pin="0"/><net_sink comp="608" pin=3"/></net>

<net id="621"><net_src comp="608" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="636"><net_src comp="52" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="400" pin="4"/><net_sink comp="632" pin=1"/></net>

<net id="645"><net_src comp="54" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="638" pin="1"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="56" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="58" pin="0"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="60" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="193" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="678"><net_src comp="647" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="62" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="683"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="193" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="680" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="693"><net_src comp="684" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="699"><net_src comp="64" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="670" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="690" pin="1"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="694" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="66" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="694" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="68" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="702" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="708" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="70" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="396" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="731"><net_src comp="714" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="733"><net_src comp="396" pin="1"/><net_sink comp="726" pin=2"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="734" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="740" pin="2"/><net_sink comp="745" pin=1"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="761"><net_src comp="423" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="76" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="423" pin="4"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="78" pin="0"/><net_sink comp="763" pin=1"/></net>

<net id="772"><net_src comp="423" pin="4"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="769" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="773" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="786"><net_src comp="419" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="792"><net_src comp="435" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="38" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="435" pin="4"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="44" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="435" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="810"><net_src comp="46" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="435" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="48" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="50" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="817"><net_src comp="804" pin="4"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="824"><net_src comp="56" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="825"><net_src comp="58" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="830"><net_src comp="819" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="60" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="835"><net_src comp="826" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="840"><net_src comp="214" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="832" pin="1"/><net_sink comp="836" pin=1"/></net>

<net id="845"><net_src comp="836" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="850"><net_src comp="819" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="62" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="846" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="214" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="852" pin="1"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="871"><net_src comp="64" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="842" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="866" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="84" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="446" pin="4"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="86" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="446" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="78" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="895"><net_src comp="446" pin="4"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="90" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="910"><net_src comp="902" pin="1"/><net_sink comp="906" pin=0"/></net>

<net id="914"><net_src comp="906" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="919"><net_src comp="442" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="925"><net_src comp="482" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="926"><net_src comp="96" pin="0"/><net_sink comp="921" pin=1"/></net>

<net id="932"><net_src comp="98" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="470" pin="4"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="100" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="938"><net_src comp="927" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="102" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="470" pin="4"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="104" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="950"><net_src comp="939" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="470" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="38" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="470" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="44" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="969"><net_src comp="46" pin="0"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="470" pin="4"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="48" pin="0"/><net_sink comp="963" pin=2"/></net>

<net id="972"><net_src comp="50" pin="0"/><net_sink comp="963" pin=3"/></net>

<net id="976"><net_src comp="963" pin="4"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="981"><net_src comp="466" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="987"><net_src comp="56" pin="0"/><net_sink comp="982" pin=0"/></net>

<net id="988"><net_src comp="978" pin="1"/><net_sink comp="982" pin=1"/></net>

<net id="989"><net_src comp="58" pin="0"/><net_sink comp="982" pin=2"/></net>

<net id="994"><net_src comp="982" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="60" pin="0"/><net_sink comp="990" pin=1"/></net>

<net id="999"><net_src comp="990" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1004"><net_src comp="214" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1005"><net_src comp="996" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1009"><net_src comp="1000" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1014"><net_src comp="982" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1015"><net_src comp="62" pin="0"/><net_sink comp="1010" pin=1"/></net>

<net id="1019"><net_src comp="1010" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1024"><net_src comp="214" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="1016" pin="1"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="64" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="1006" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1045"><net_src comp="454" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1050"><net_src comp="1042" pin="1"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="494" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="86" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="494" pin="4"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="78" pin="0"/><net_sink comp="1057" pin=1"/></net>

<net id="1066"><net_src comp="494" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="1067" pin=1"/></net>

<net id="1075"><net_src comp="494" pin="4"/><net_sink comp="1072" pin=0"/></net>

<net id="1080"><net_src comp="1072" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1081"><net_src comp="106" pin="0"/><net_sink comp="1076" pin=1"/></net>

<net id="1085"><net_src comp="1076" pin="2"/><net_sink comp="1082" pin=0"/></net>

<net id="1090"><net_src comp="1082" pin="1"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="1086" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="1099"><net_src comp="1096" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1104"><net_src comp="505" pin="4"/><net_sink comp="1100" pin=0"/></net>

<net id="1105"><net_src comp="110" pin="0"/><net_sink comp="1100" pin=1"/></net>

<net id="1110"><net_src comp="505" pin="4"/><net_sink comp="1106" pin=0"/></net>

<net id="1111"><net_src comp="114" pin="0"/><net_sink comp="1106" pin=1"/></net>

<net id="1115"><net_src comp="505" pin="4"/><net_sink comp="1112" pin=0"/></net>

<net id="1120"><net_src comp="478" pin="1"/><net_sink comp="1116" pin=0"/></net>

<net id="1121"><net_src comp="1112" pin="1"/><net_sink comp="1116" pin=1"/></net>

<net id="1125"><net_src comp="505" pin="4"/><net_sink comp="1122" pin=0"/></net>

<net id="1130"><net_src comp="1122" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1131"><net_src comp="116" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1135"><net_src comp="1126" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1140"><net_src comp="1132" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1144"><net_src comp="1136" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="1149"><net_src comp="1146" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="1154"><net_src comp="516" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="118" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1160"><net_src comp="516" pin="4"/><net_sink comp="1156" pin=0"/></net>

<net id="1161"><net_src comp="120" pin="0"/><net_sink comp="1156" pin=1"/></net>

<net id="1165"><net_src comp="516" pin="4"/><net_sink comp="1162" pin=0"/></net>

<net id="1170"><net_src comp="1162" pin="1"/><net_sink comp="1166" pin=0"/></net>

<net id="1171"><net_src comp="122" pin="0"/><net_sink comp="1166" pin=1"/></net>

<net id="1175"><net_src comp="1166" pin="2"/><net_sink comp="1172" pin=0"/></net>

<net id="1179"><net_src comp="1172" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1184"><net_src comp="1176" pin="1"/><net_sink comp="1180" pin=1"/></net>

<net id="1188"><net_src comp="1180" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="1193"><net_src comp="512" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1202"><net_src comp="1194" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1208"><net_src comp="528" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="118" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="528" pin="4"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="120" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1219"><net_src comp="528" pin="4"/><net_sink comp="1216" pin=0"/></net>

<net id="1224"><net_src comp="1216" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1228"><net_src comp="528" pin="4"/><net_sink comp="1225" pin=0"/></net>

<net id="1233"><net_src comp="1225" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="124" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1238"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1242"><net_src comp="1235" pin="1"/><net_sink comp="1239" pin=0"/></net>

<net id="1247"><net_src comp="1239" pin="1"/><net_sink comp="1243" pin=1"/></net>

<net id="1251"><net_src comp="1243" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1257"><net_src comp="62" pin="0"/><net_sink comp="1253" pin=1"/></net>

<net id="1264"><net_src comp="126" pin="0"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="1253" pin="2"/><net_sink comp="1258" pin=1"/></net>

<net id="1266"><net_src comp="128" pin="0"/><net_sink comp="1258" pin=2"/></net>

<net id="1267"><net_src comp="48" pin="0"/><net_sink comp="1258" pin=3"/></net>

<net id="1272"><net_src comp="1258" pin="4"/><net_sink comp="1268" pin=0"/></net>

<net id="1273"><net_src comp="130" pin="0"/><net_sink comp="1268" pin=1"/></net>

<net id="1278"><net_src comp="454" pin="1"/><net_sink comp="1274" pin=0"/></net>

<net id="1279"><net_src comp="132" pin="0"/><net_sink comp="1274" pin=1"/></net>

<net id="1283"><net_src comp="1280" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="1289"><net_src comp="134" pin="0"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="539" pin="4"/><net_sink comp="1284" pin=1"/></net>

<net id="1291"><net_src comp="136" pin="0"/><net_sink comp="1284" pin=2"/></net>

<net id="1295"><net_src comp="539" pin="4"/><net_sink comp="1292" pin=0"/></net>

<net id="1300"><net_src comp="1292" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1304"><net_src comp="1296" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1309"><net_src comp="1301" pin="1"/><net_sink comp="1305" pin=1"/></net>

<net id="1313"><net_src comp="1305" pin="2"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="1318"><net_src comp="539" pin="4"/><net_sink comp="1315" pin=0"/></net>

<net id="1323"><net_src comp="1315" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1324"><net_src comp="140" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1328"><net_src comp="1319" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1333"><net_src comp="1325" pin="1"/><net_sink comp="1329" pin=0"/></net>

<net id="1337"><net_src comp="1329" pin="2"/><net_sink comp="1334" pin=0"/></net>

<net id="1342"><net_src comp="1334" pin="1"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="1338" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="355" pin=2"/></net>

<net id="1352"><net_src comp="1315" pin="1"/><net_sink comp="1348" pin=0"/></net>

<net id="1353"><net_src comp="142" pin="0"/><net_sink comp="1348" pin=1"/></net>

<net id="1357"><net_src comp="1348" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1362"><net_src comp="1354" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1366"><net_src comp="1358" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1371"><net_src comp="1363" pin="1"/><net_sink comp="1367" pin=1"/></net>

<net id="1376"><net_src comp="1315" pin="1"/><net_sink comp="1372" pin=0"/></net>

<net id="1377"><net_src comp="144" pin="0"/><net_sink comp="1372" pin=1"/></net>

<net id="1381"><net_src comp="1372" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1386"><net_src comp="1378" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1390"><net_src comp="1382" pin="2"/><net_sink comp="1387" pin=0"/></net>

<net id="1395"><net_src comp="1387" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1402"><net_src comp="146" pin="0"/><net_sink comp="1396" pin=0"/></net>

<net id="1403"><net_src comp="539" pin="4"/><net_sink comp="1396" pin=1"/></net>

<net id="1404"><net_src comp="48" pin="0"/><net_sink comp="1396" pin=2"/></net>

<net id="1405"><net_src comp="148" pin="0"/><net_sink comp="1396" pin=3"/></net>

<net id="1410"><net_src comp="150" pin="0"/><net_sink comp="1406" pin=0"/></net>

<net id="1411"><net_src comp="539" pin="4"/><net_sink comp="1406" pin=1"/></net>

<net id="1415"><net_src comp="1412" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="1419"><net_src comp="1416" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="1427"><net_src comp="152" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1428"><net_src comp="193" pin="3"/><net_sink comp="1420" pin=1"/></net>

<net id="1429"><net_src comp="193" pin="7"/><net_sink comp="1420" pin=2"/></net>

<net id="1430"><net_src comp="1420" pin="5"/><net_sink comp="390" pin=1"/></net>

<net id="1436"><net_src comp="154" pin="0"/><net_sink comp="1431" pin=0"/></net>

<net id="1437"><net_src comp="466" pin="1"/><net_sink comp="1431" pin=1"/></net>

<net id="1441"><net_src comp="1431" pin="3"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="1446"><net_src comp="551" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1451"><net_src comp="1443" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="454" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1456"><net_src comp="162" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="1461"><net_src comp="168" pin="2"/><net_sink comp="1458" pin=0"/></net>

<net id="1462"><net_src comp="1458" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1466"><net_src comp="578" pin="1"/><net_sink comp="1463" pin=0"/></net>

<net id="1467"><net_src comp="1463" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="1474"><net_src comp="588" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="1477"><net_src comp="1471" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1478"><net_src comp="1471" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1479"><net_src comp="1471" pin="1"/><net_sink comp="1305" pin=0"/></net>

<net id="1480"><net_src comp="1471" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1481"><net_src comp="1471" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1482"><net_src comp="1471" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1489"><net_src comp="598" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1494"><net_src comp="604" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="647" pin=1"/></net>

<net id="1499"><net_src comp="186" pin="3"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1504"><net_src comp="632" pin="2"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="745" pin=2"/></net>

<net id="1510"><net_src comp="641" pin="2"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="1515"><net_src comp="726" pin="3"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1526"><net_src comp="763" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1531"><net_src comp="199" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1539"><net_src comp="794" pin="2"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="1544"><net_src comp="800" pin="1"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="1549"><net_src comp="221" pin="3"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1560"><net_src comp="886" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="1565"><net_src comp="229" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1570"><net_src comp="921" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="1575"><net_src comp="935" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1581"><net_src comp="947" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1589"><net_src comp="957" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="1594"><net_src comp="251" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="1599"><net_src comp="1038" pin="1"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1253" pin=0"/></net>

<net id="1604"><net_src comp="1046" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="1086" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1607"><net_src comp="1601" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1608"><net_src comp="1601" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1615"><net_src comp="1057" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="1620"><net_src comp="1067" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1625"><net_src comp="259" pin="3"/><net_sink comp="1622" pin=0"/></net>

<net id="1626"><net_src comp="1622" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1633"><net_src comp="1106" pin="2"/><net_sink comp="1630" pin=0"/></net>

<net id="1634"><net_src comp="1630" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="1638"><net_src comp="1116" pin="2"/><net_sink comp="1635" pin=0"/></net>

<net id="1639"><net_src comp="1635" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1643"><net_src comp="281" pin="3"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1651"><net_src comp="1156" pin="2"/><net_sink comp="1648" pin=0"/></net>

<net id="1652"><net_src comp="1648" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1656"><net_src comp="303" pin="3"/><net_sink comp="1653" pin=0"/></net>

<net id="1657"><net_src comp="1653" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1664"><net_src comp="1210" pin="2"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1669"><net_src comp="1220" pin="2"/><net_sink comp="1666" pin=0"/></net>

<net id="1670"><net_src comp="1666" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1674"><net_src comp="325" pin="3"/><net_sink comp="1671" pin=0"/></net>

<net id="1675"><net_src comp="1671" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1682"><net_src comp="1274" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1296" pin=1"/></net>

<net id="1684"><net_src comp="1679" pin="1"/><net_sink comp="1329" pin=1"/></net>

<net id="1685"><net_src comp="1679" pin="1"/><net_sink comp="1358" pin=1"/></net>

<net id="1686"><net_src comp="1679" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1693"><net_src comp="347" pin="3"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1698"><net_src comp="355" pin="3"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1703"><net_src comp="1367" pin="2"/><net_sink comp="1700" pin=0"/></net>

<net id="1704"><net_src comp="1700" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1708"><net_src comp="1391" pin="2"/><net_sink comp="1705" pin=0"/></net>

<net id="1709"><net_src comp="1705" pin="1"/><net_sink comp="1416" pin=0"/></net>

<net id="1713"><net_src comp="1396" pin="4"/><net_sink comp="1710" pin=0"/></net>

<net id="1714"><net_src comp="1710" pin="1"/><net_sink comp="1431" pin=2"/></net>

<net id="1718"><net_src comp="1406" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1719"><net_src comp="1715" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="1723"><net_src comp="193" pin="3"/><net_sink comp="1720" pin=0"/></net>

<net id="1724"><net_src comp="1720" pin="1"/><net_sink comp="1420" pin=4"/></net>

<net id="1728"><net_src comp="193" pin="7"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="1420" pin=3"/></net>

<net id="1733"><net_src comp="367" pin="3"/><net_sink comp="1730" pin=0"/></net>

<net id="1734"><net_src comp="1730" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1738"><net_src comp="375" pin="3"/><net_sink comp="1735" pin=0"/></net>

<net id="1739"><net_src comp="1735" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="1743"><net_src comp="1447" pin="2"/><net_sink comp="1740" pin=0"/></net>

<net id="1744"><net_src comp="1740" pin="1"/><net_sink comp="458" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sig_0_proofs_seed1 | {18 }
	Port: sig_0_proofs_seed2 | {20 }
	Port: sig_0_proofs_inputS | {23 }
	Port: sig_0_proofs_commun | {16 }
	Port: sig_0_proofs_view3C | {14 }
	Port: sig_0_challengeBits | {6 }
	Port: sig_0_salt | {10 }
	Port: sigBytes | {}
 - Input state : 
	Port: deserializeSignature : sig_0_challengeBits | {7 8 11 12 }
	Port: deserializeSignature : sigBytes | {2 3 5 6 9 10 13 14 15 16 17 18 19 20 21 22 23 }
	Port: deserializeSignature : sigBytes_offset | {1 }
	Port: deserializeSignature : sigBytesLen | {1 }
	Port: deserializeSignature : params_UnruhGWithout | {1 }
	Port: deserializeSignature : params_transform_rea | {1 }
  - Chain level:
	State 1
		br_ln1968 : 1
	State 2
		icmp_ln1940 : 1
		i_20 : 1
		br_ln1940 : 2
		trunc_ln386 : 1
		trunc_ln : 1
		zext_ln54 : 2
		add_ln54 : 3
		zext_ln54_13 : 4
		sigBytes_addr_10 : 5
		sigBytes_load_10 : 6
		bytesExpected : 1
		mul_ln1977 : 1
	State 3
		xor_ln54 : 1
		zext_ln54_15 : 1
		lshr_ln54 : 2
		trunc_ln386_3 : 3
		xor_ln54_2 : 1
		zext_ln54_16 : 1
		lshr_ln54_8 : 2
		trunc_ln54_9 : 3
		challenge : 4
		icmp_ln1942 : 5
		icmp_ln1942_1 : 5
		or_ln1942 : 6
		inputShareSize_2 : 6
	State 4
		bytesExpected_1 : 1
		bytesExpected_2 : 2
		icmp_ln1979 : 3
		br_ln1979 : 4
	State 5
		icmp_ln2039 : 1
		loop : 1
		br_ln2039 : 2
		zext_ln2040_1 : 1
		add_ln2040 : 2
		zext_ln2040_2 : 3
		sigBytes_addr : 4
		sigBytes_load : 5
	State 6
		sig_0_challengeBits_6 : 1
		store_ln2040 : 2
	State 7
		icmp_ln1951 : 1
		i_21 : 1
		br_ln1951 : 2
		trunc_ln386_4 : 1
		trunc_ln54_6 : 1
		zext_ln54_12 : 2
		sig_0_challengeBits_7 : 3
		sig_0_challengeBits_8 : 4
	State 8
		xor_ln54_3 : 1
		zext_ln54_17 : 1
		lshr_ln54_9 : 2
		trunc_ln386_5 : 3
		xor_ln54_4 : 1
		zext_ln54_18 : 1
		lshr_ln54_10 : 2
		trunc_ln54_10 : 3
		challenge_1 : 4
		icmp_ln1953 : 5
		br_ln1953 : 6
	State 9
		icmp_ln2048 : 1
		loop_32 : 1
		br_ln2048 : 2
		zext_ln2049_1 : 1
		add_ln2049 : 2
		zext_ln2049_2 : 3
		add_ln2049_1 : 4
		zext_ln2049_3 : 5
		sigBytes_addr_1 : 6
		sigBytes_load_1 : 7
	State 10
		sig_0_salt_addr : 1
		store_ln2049 : 2
	State 11
		add_ln2052 : 1
		tmp_s : 1
		zext_ln2058 : 2
		tmp_19 : 1
		zext_ln2052 : 2
		icmp_ln2052 : 1
		i : 1
		br_ln2052 : 2
		trunc_ln54_8 : 1
		zext_ln54_14 : 2
		sig_0_challengeBits_9 : 3
		sig_0_challengeBits_10 : 4
	State 12
		bitNumber_assign_4 : 1
		xor_ln54_5 : 2
		zext_ln54_19 : 2
		lshr_ln54_11 : 3
		trunc_ln386_7 : 4
		xor_ln54_6 : 2
		zext_ln54_20 : 2
		lshr_ln54_12 : 3
		trunc_ln54_11 : 4
		challenge_2 : 5
		zext_ln386 : 6
		add_ln2058 : 1
	State 13
		icmp_ln2057 : 1
		loop_33 : 1
		br_ln2057 : 2
		zext_ln2058_4 : 1
		add_ln2058_3 : 2
		zext_ln2058_1 : 1
		add_ln2058_2 : 2
		zext_ln2058_2 : 3
		add_ln2058_1 : 4
		zext_ln2058_3 : 5
		sigBytes_addr_2 : 6
		sigBytes_load_2 : 7
	State 14
		sig_0_proofs_view3C_3 : 1
		store_ln2058 : 2
	State 15
		icmp_ln2070 : 1
		loop_34 : 1
		br_ln2070 : 2
		zext_ln2071 : 1
		add_ln2071 : 2
		zext_ln2071_1 : 1
		add_ln2071_1 : 2
		zext_ln2071_2 : 3
		add_ln2071_2 : 4
		zext_ln2071_3 : 5
		sigBytes_addr_3 : 6
		sigBytes_load_3 : 7
	State 16
		sig_0_proofs_commun_3 : 1
		store_ln2071 : 2
	State 17
		icmp_ln2075 : 1
		loop_35 : 1
		br_ln2075 : 2
		zext_ln2076_1 : 1
		add_ln2076_1 : 2
		sext_ln2076 : 3
		zext_ln2076_2 : 4
		add_ln2076_2 : 5
		zext_ln2076_3 : 6
		sigBytes_addr_4 : 7
		sigBytes_load_4 : 8
	State 18
		add_ln2076 : 1
		zext_ln2076_4 : 2
		sig_0_proofs_seed1_s : 3
		store_ln2076 : 4
	State 19
		icmp_ln2080 : 1
		loop_36 : 1
		br_ln2080 : 2
		zext_ln2081 : 1
		add_ln2081 : 2
		zext_ln2081_1 : 1
		add_ln2081_1 : 2
		sext_ln2081 : 3
		zext_ln2081_2 : 4
		add_ln2081_2 : 5
		zext_ln2081_3 : 6
		sigBytes_addr_5 : 7
		sigBytes_load_5 : 8
		tmp : 1
		icmp_ln2084 : 2
		br_ln2084 : 3
	State 20
		sig_0_proofs_seed2_s : 1
		store_ln2081 : 2
	State 21
		tmp_63 : 1
		br_ln2086 : 2
		zext_ln2087 : 1
		add_ln2087_1 : 2
		zext_ln2087_1 : 3
		add_ln2087_2 : 4
		zext_ln2087_2 : 5
		sigBytes_addr_6 : 6
		sigBytes_load_6 : 7
		trunc_ln2086 : 1
		or_ln2087 : 2
		zext_ln2087_3 : 2
		add_ln2087_3 : 3
		zext_ln2087_4 : 4
		add_ln2087_4 : 5
		zext_ln2087_5 : 6
		sigBytes_addr_7 : 7
		sigBytes_load_7 : 8
		or_ln2087_1 : 2
		zext_ln2087_6 : 2
		add_ln2087_5 : 3
		zext_ln2087_7 : 4
		add_ln2087_6 : 5
		or_ln2087_2 : 2
		zext_ln2087_9 : 2
		add_ln2087_7 : 3
		zext_ln2087_10 : 4
		add_ln2087_8 : 5
		trunc_ln2087_4 : 1
		loop_37 : 1
	State 22
		sigBytes_addr_8 : 1
		sigBytes_load_8 : 2
		sigBytes_addr_9 : 1
		sigBytes_load_9 : 2
	State 23
		or_ln2087_5 : 1
		zext_ln2087_12 : 1
		sig_0_proofs_inputS_5 : 2
		store_ln2087 : 3
	State 24
		zext_ln2088 : 1
		add_ln2088 : 2
	State 25
		ret_ln2094 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             i_20_fu_598            |    0    |    0    |    15   |
|          |           add_ln54_fu_622          |    0    |    0    |    24   |
|          |        bytesExpected_fu_632        |    0    |    0    |    71   |
|          |       inputShareSize_1_fu_720      |    0    |    0    |    71   |
|          |       bytesExpected_1_fu_740       |    0    |    0    |    71   |
|          |             loop_fu_763            |    0    |    0    |    15   |
|          |          add_ln2040_fu_773         |    0    |    0    |    24   |
|          |             i_21_fu_794            |    0    |    0    |    15   |
|          |           loop_32_fu_886           |    0    |    0    |    15   |
|          |          add_ln2049_fu_896         |    0    |    0    |    15   |
|          |         add_ln2049_1_fu_906        |    0    |    0    |    24   |
|          |          add_ln2052_fu_921         |    0    |    0    |    22   |
|          |              i_fu_957              |    0    |    0    |    15   |
|          |         add_ln2058_fu_1046         |    0    |    0    |    24   |
|          |           loop_33_fu_1057          |    0    |    0    |    15   |
|          |        add_ln2058_3_fu_1067        |    0    |    0    |    20   |
|          |        add_ln2058_2_fu_1076        |    0    |    0    |    15   |
|          |        add_ln2058_1_fu_1086        |    0    |    0    |    24   |
|          |           loop_34_fu_1106          |    0    |    0    |    15   |
|          |         add_ln2071_fu_1116         |    0    |    0    |    22   |
|    add   |        add_ln2071_1_fu_1126        |    0    |    0    |    15   |
|          |        add_ln2071_2_fu_1136        |    0    |    0    |    24   |
|          |           loop_35_fu_1156          |    0    |    0    |    15   |
|          |        add_ln2076_1_fu_1166        |    0    |    0    |    15   |
|          |        add_ln2076_2_fu_1180        |    0    |    0    |    24   |
|          |         add_ln2076_fu_1194         |    0    |    0    |    19   |
|          |           loop_36_fu_1210          |    0    |    0    |    15   |
|          |         add_ln2081_fu_1220         |    0    |    0    |    19   |
|          |        add_ln2081_1_fu_1229        |    0    |    0    |    15   |
|          |        add_ln2081_2_fu_1243        |    0    |    0    |    24   |
|          |         add_ln2084_fu_1253         |    0    |    0    |    10   |
|          |         add_ln2087_fu_1274         |    0    |    0    |    23   |
|          |        add_ln2087_1_fu_1296        |    0    |    0    |    23   |
|          |        add_ln2087_2_fu_1305        |    0    |    0    |    24   |
|          |        add_ln2087_3_fu_1329        |    0    |    0    |    23   |
|          |        add_ln2087_4_fu_1338        |    0    |    0    |    24   |
|          |        add_ln2087_5_fu_1358        |    0    |    0    |    23   |
|          |        add_ln2087_6_fu_1367        |    0    |    0    |    24   |
|          |        add_ln2087_7_fu_1382        |    0    |    0    |    23   |
|          |        add_ln2087_8_fu_1391        |    0    |    0    |    24   |
|          |           loop_37_fu_1406          |    0    |    0    |    15   |
|          |         add_ln2088_fu_1447         |    0    |    0    |    23   |
|----------|------------------------------------|---------|---------|---------|
|          |         icmp_ln1968_fu_582         |    0    |    0    |    18   |
|          |         icmp_ln1940_fu_592         |    0    |    0    |    11   |
|          |         icmp_ln1942_fu_702         |    0    |    0    |    8    |
|          |        icmp_ln1942_1_fu_708        |    0    |    0    |    8    |
|          |         icmp_ln1979_fu_752         |    0    |    0    |    29   |
|          |         icmp_ln2039_fu_757         |    0    |    0    |    11   |
|          |         icmp_ln1951_fu_788         |    0    |    0    |    11   |
|   icmp   |         icmp_ln1953_fu_874         |    0    |    0    |    8    |
|          |         icmp_ln2048_fu_880         |    0    |    0    |    11   |
|          |         icmp_ln2052_fu_951         |    0    |    0    |    11   |
|          |         icmp_ln2057_fu_1051        |    0    |    0    |    11   |
|          |         icmp_ln2070_fu_1100        |    0    |    0    |    11   |
|          |         icmp_ln2075_fu_1150        |    0    |    0    |    11   |
|          |         icmp_ln2080_fu_1204        |    0    |    0    |    11   |
|          |         icmp_ln2084_fu_1268        |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|  select  |       inputShareSize_2_fu_726      |    0    |    0    |    64   |
|          |       bytesExpected_2_fu_745       |    0    |    0    |    64   |
|----------|------------------------------------|---------|---------|---------|
|          |          lshr_ln54_fu_664          |    0    |    0    |    19   |
|          |         lshr_ln54_8_fu_684         |    0    |    0    |    19   |
|   lshr   |         lshr_ln54_9_fu_836         |    0    |    0    |    19   |
|          |         lshr_ln54_10_fu_856        |    0    |    0    |    19   |
|          |        lshr_ln54_11_fu_1000        |    0    |    0    |    19   |
|          |        lshr_ln54_12_fu_1020        |    0    |    0    |    19   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |          mul_ln1977_fu_641         |    0    |    0    |    50   |
|----------|------------------------------------|---------|---------|---------|
|          |           xor_ln54_fu_654          |    0    |    0    |    3    |
|          |          xor_ln54_2_fu_674         |    0    |    0    |    3    |
|    xor   |          xor_ln54_3_fu_826         |    0    |    0    |    3    |
|          |          xor_ln54_4_fu_846         |    0    |    0    |    3    |
|          |          xor_ln54_5_fu_990         |    0    |    0    |    3    |
|          |         xor_ln54_6_fu_1010         |    0    |    0    |    3    |
|----------|------------------------------------|---------|---------|---------|
|          |          or_ln1942_fu_714          |    0    |    0    |    2    |
|    or    |          or_ln2087_fu_1319         |    0    |    0    |    0    |
|          |         or_ln2087_1_fu_1348        |    0    |    0    |    0    |
|          |         or_ln2087_2_fu_1372        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          | params_transform_rea_1_read_fu_162 |    0    |    0    |    0    |
|   read   | params_UnruhGWithout_1_read_fu_168 |    0    |    0    |    0    |
|          |    sigBytesLen_read_read_fu_174    |    0    |    0    |    0    |
|          |  sigBytes_offset_read_read_fu_180  |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      sigBytesLen_cast1_fu_578      |    0    |    0    |    0    |
|          |          zext_ln54_fu_618          |    0    |    0    |    0    |
|          |         zext_ln54_13_fu_627        |    0    |    0    |    0    |
|          |        zext_ln1977_1_fu_638        |    0    |    0    |    0    |
|          |         zext_ln54_15_fu_660        |    0    |    0    |    0    |
|          |         zext_ln54_16_fu_680        |    0    |    0    |    0    |
|          |         zext_ln1977_fu_737         |    0    |    0    |    0    |
|          |        zext_ln2040_1_fu_769        |    0    |    0    |    0    |
|          |        zext_ln2040_2_fu_778        |    0    |    0    |    0    |
|          |         zext_ln2040_fu_783         |    0    |    0    |    0    |
|          |         zext_ln54_12_fu_814        |    0    |    0    |    0    |
|          |         zext_ln54_17_fu_832        |    0    |    0    |    0    |
|          |         zext_ln54_18_fu_852        |    0    |    0    |    0    |
|          |        zext_ln2049_1_fu_892        |    0    |    0    |    0    |
|          |        zext_ln2049_2_fu_902        |    0    |    0    |    0    |
|          |        zext_ln2049_3_fu_911        |    0    |    0    |    0    |
|          |         zext_ln2049_fu_916         |    0    |    0    |    0    |
|          |         zext_ln2058_fu_935         |    0    |    0    |    0    |
|          |         zext_ln2052_fu_947         |    0    |    0    |    0    |
|          |         zext_ln54_14_fu_973        |    0    |    0    |    0    |
|          |         zext_ln54_19_fu_996        |    0    |    0    |    0    |
|          |        zext_ln54_20_fu_1016        |    0    |    0    |    0    |
|          |         zext_ln386_fu_1038         |    0    |    0    |    0    |
|          |        zext_ln2052_1_fu_1042       |    0    |    0    |    0    |
|          |        zext_ln2058_4_fu_1063       |    0    |    0    |    0    |
|          |        zext_ln2058_1_fu_1072       |    0    |    0    |    0    |
|          |        zext_ln2058_2_fu_1082       |    0    |    0    |    0    |
|          |        zext_ln2058_3_fu_1091       |    0    |    0    |    0    |
|   zext   |        zext_ln2058_5_fu_1096       |    0    |    0    |    0    |
|          |         zext_ln2071_fu_1112        |    0    |    0    |    0    |
|          |        zext_ln2071_1_fu_1122       |    0    |    0    |    0    |
|          |        zext_ln2071_2_fu_1132       |    0    |    0    |    0    |
|          |        zext_ln2071_3_fu_1141       |    0    |    0    |    0    |
|          |        zext_ln2071_4_fu_1146       |    0    |    0    |    0    |
|          |        zext_ln2076_1_fu_1162       |    0    |    0    |    0    |
|          |        zext_ln2076_2_fu_1176       |    0    |    0    |    0    |
|          |        zext_ln2076_3_fu_1185       |    0    |    0    |    0    |
|          |         zext_ln2076_fu_1190        |    0    |    0    |    0    |
|          |        zext_ln2076_4_fu_1199       |    0    |    0    |    0    |
|          |         zext_ln2081_fu_1216        |    0    |    0    |    0    |
|          |        zext_ln2081_1_fu_1225       |    0    |    0    |    0    |
|          |        zext_ln2081_2_fu_1239       |    0    |    0    |    0    |
|          |        zext_ln2081_3_fu_1248       |    0    |    0    |    0    |
|          |        zext_ln2081_4_fu_1280       |    0    |    0    |    0    |
|          |         zext_ln2087_fu_1292        |    0    |    0    |    0    |
|          |        zext_ln2087_1_fu_1301       |    0    |    0    |    0    |
|          |        zext_ln2087_2_fu_1310       |    0    |    0    |    0    |
|          |        zext_ln2087_3_fu_1325       |    0    |    0    |    0    |
|          |        zext_ln2087_4_fu_1334       |    0    |    0    |    0    |
|          |        zext_ln2087_5_fu_1343       |    0    |    0    |    0    |
|          |        zext_ln2087_6_fu_1354       |    0    |    0    |    0    |
|          |        zext_ln2087_7_fu_1363       |    0    |    0    |    0    |
|          |        zext_ln2087_9_fu_1378       |    0    |    0    |    0    |
|          |       zext_ln2087_10_fu_1387       |    0    |    0    |    0    |
|          |        zext_ln2087_8_fu_1412       |    0    |    0    |    0    |
|          |       zext_ln2087_11_fu_1416       |    0    |    0    |    0    |
|          |       zext_ln2087_12_fu_1438       |    0    |    0    |    0    |
|          |         zext_ln2088_fu_1443        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          trunc_ln54_fu_588         |    0    |    0    |    0    |
|          |         trunc_ln386_fu_604         |    0    |    0    |    0    |
|          |        trunc_ln386_3_fu_670        |    0    |    0    |    0    |
|          |         trunc_ln54_9_fu_690        |    0    |    0    |    0    |
|          |         trunc_ln1976_fu_734        |    0    |    0    |    0    |
|   trunc  |        trunc_ln386_4_fu_800        |    0    |    0    |    0    |
|          |        trunc_ln386_5_fu_842        |    0    |    0    |    0    |
|          |        trunc_ln54_10_fu_862        |    0    |    0    |    0    |
|          |        trunc_ln386_6_fu_978        |    0    |    0    |    0    |
|          |        trunc_ln386_7_fu_1006       |    0    |    0    |    0    |
|          |        trunc_ln54_11_fu_1026       |    0    |    0    |    0    |
|          |        trunc_ln2086_fu_1315        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |           trunc_ln_fu_608          |    0    |    0    |    0    |
|          |         trunc_ln54_6_fu_804        |    0    |    0    |    0    |
|partselect|         trunc_ln54_8_fu_963        |    0    |    0    |    0    |
|          |             tmp_fu_1258            |    0    |    0    |    0    |
|          |       trunc_ln2087_4_fu_1396       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            shl_ln_fu_647           |    0    |    0    |    0    |
|          |          challenge_fu_694          |    0    |    0    |    0    |
|          |       bitNumber_assign_fu_819      |    0    |    0    |    0    |
|          |         challenge_1_fu_866         |    0    |    0    |    0    |
|bitconcatenate|            tmp_s_fu_927            |    0    |    0    |    0    |
|          |            tmp_19_fu_939           |    0    |    0    |    0    |
|          |      bitNumber_assign_4_fu_982     |    0    |    0    |    0    |
|          |         challenge_2_fu_1030        |    0    |    0    |    0    |
|          |         or_ln2087_5_fu_1420        |    0    |    0    |    0    |
|          |           tmp_20_fu_1431           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   sext   |         sext_ln2076_fu_1172        |    0    |    0    |    0    |
|          |         sext_ln2081_fu_1235        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|           tmp_63_fu_1284           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    0    |    0    |   1466  |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      add_ln2052_reg_1567      |   15   |
|     add_ln2058_3_reg_1617     |   14   |
|      add_ln2058_reg_1601      |   17   |
|      add_ln2071_reg_1635      |   15   |
|      add_ln2081_reg_1666      |   13   |
|     add_ln2087_6_reg_1700     |   17   |
|     add_ln2087_8_reg_1705     |   17   |
|      add_ln2087_reg_1679      |   16   |
|      add_ln2088_reg_1740      |   16   |
|     bytesExpected_reg_1501    |   64   |
|         i_20_reg_1486         |    8   |
|         i_21_reg_1536         |    8   |
|           i_reg_1586          |    8   |
|   inputShareSize_2_reg_1512   |   64   |
|     inputShareSize_reg_396    |   64   |
|         loop_0_reg_419        |    6   |
|         loop_1_reg_442        |    6   |
|         loop_2_reg_490        |    6   |
|        loop_32_reg_1557       |    6   |
|        loop_33_reg_1612       |    6   |
|        loop_34_reg_1630       |    7   |
|        loop_35_reg_1648       |    5   |
|        loop_36_reg_1661       |    5   |
|        loop_37_reg_1715       |    5   |
|         loop_3_reg_501        |    7   |
|         loop_4_reg_512        |    5   |
|         loop_5_reg_524        |    5   |
|         loop_6_reg_535        |    5   |
|         loop_reg_1523         |    6   |
|      mul_ln1977_reg_1507      |   16   |
|        p_01_rec_reg_454       |   16   |
|          p_0_reg_559          |    1   |
|       p_sum5_pn_reg_546       |    8   |
|params_UnruhGWithout_1_reg_1458|    7   |
|params_transform_rea_1_reg_1453|    2   |
|        phi_mul_reg_478        |   15   |
|     round_assign_2_reg_431    |    8   |
|     round_assign_3_reg_466    |    8   |
|      round_assign_reg_408     |    8   |
|   sigBytesLen_cast1_reg_1463  |   64   |
|   sigBytes_addr_10_reg_1496   |   16   |
|    sigBytes_addr_1_reg_1562   |   16   |
|    sigBytes_addr_2_reg_1622   |   16   |
|    sigBytes_addr_3_reg_1640   |   16   |
|    sigBytes_addr_4_reg_1653   |   16   |
|    sigBytes_addr_5_reg_1671   |   16   |
|    sigBytes_addr_6_reg_1690   |   16   |
|    sigBytes_addr_7_reg_1695   |   16   |
|    sigBytes_addr_8_reg_1730   |   16   |
|    sigBytes_addr_9_reg_1735   |   16   |
|     sigBytes_addr_reg_1528    |   16   |
|    sigBytes_load_6_reg_1720   |    8   |
|    sigBytes_load_7_reg_1725   |    8   |
| sig_0_challengeBits_7_reg_1546|    6   |
| sig_0_challengeBits_9_reg_1591|    6   |
|    trunc_ln2087_4_reg_1710    |    2   |
|     trunc_ln386_4_reg_1541    |    2   |
|      trunc_ln386_reg_1491     |    2   |
|      trunc_ln54_reg_1471      |   17   |
|      zext_ln2052_reg_1578     |   14   |
|      zext_ln2058_reg_1572     |   13   |
|      zext_ln386_reg_1596      |    3   |
+-------------------------------+--------+
|             Total             |   846  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_193   |  p0  |  18  |  16  |   288  ||    89   |
|    grp_access_fu_193   |  p2  |   4  |   0  |    0   ||    21   |
|    grp_access_fu_214   |  p0  |   5  |   6  |   30   ||    27   |
| inputShareSize_reg_396 |  p0  |   2  |  64  |   128  ||    9    |
|     loop_0_reg_419     |  p0  |   2  |   6  |   12   ||    9    |
|     loop_1_reg_442     |  p0  |   2  |   6  |   12   ||    9    |
|    p_01_rec_reg_454    |  p0  |   2  |  16  |   32   ||    9    |
| round_assign_3_reg_466 |  p0  |   2  |   8  |   16   ||    9    |
|     phi_mul_reg_478    |  p0  |   2  |  15  |   30   ||    9    |
|     loop_4_reg_512     |  p0  |   2  |   5  |   10   ||    9    |
|    p_sum5_pn_reg_546   |  p0  |   2  |   8  |   16   |
|       p_0_reg_559      |  p0  |   2  |   1  |    2   |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   576  || 17.3889 ||   200   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |  1466  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   200  |
|  Register |    -   |    -   |   846  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   17   |   846  |  1666  |
+-----------+--------+--------+--------+--------+
