##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_LOG_IntClock
		4.3::Critical Path Report for timer2_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
		5.2::Critical Path Report for (timer2_clock:R vs. timer2_clock:R)
		5.3::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                     | Frequency: 58.84 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: UART_LOG_IntClock             | Frequency: 55.64 MHz  | Target: 0.92 MHz   | 
Clock: timer1_clock                  | N/A                   | Target: 1.00 MHz   | 
Clock: timer1_clock(fixed-function)  | N/A                   | Target: 1.00 MHz   | 
Clock: timer2_clock                  | Frequency: 47.14 MHz  | Target: 1.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          UART_LOG_IntClock  41666.7          24670       N/A              N/A         N/A              N/A         N/A              N/A         
UART_LOG_IntClock  UART_LOG_IntClock  1.08333e+006     1065361     N/A              N/A         N/A              N/A         N/A              N/A         
timer2_clock       timer2_clock       1e+006           978788      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase     
-----------  ------------  -------------------  
Tx_1(0)_PAD  30818         UART_LOG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.84 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13526
-------------------------------------   ----- 
End-of-path arrival time (ps)           13526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell4         2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell6      5877   7886  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell6      3350  11236  24670  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13526  24670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_LOG_IntClock
***********************************************
Clock: UART_LOG_IntClock
Frequency: 55.64 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065361p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell12     1250   1250  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell2      4311   5561  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell2      3350   8911  1065361  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  11783  1065361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer2_clock
******************************************
Clock: timer2_clock
Frequency: 47.14 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16982
-------------------------------------   ----- 
End-of-path arrival time (ps)           16982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3842   8552  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16982  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16982  978788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_LOG_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13526
-------------------------------------   ----- 
End-of-path arrival time (ps)           13526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell4         2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell6      5877   7886  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell6      3350  11236  24670  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13526  24670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (timer2_clock:R vs. timer2_clock:R)
*****************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16982
-------------------------------------   ----- 
End-of-path arrival time (ps)           16982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3842   8552  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16982  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16982  978788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (UART_LOG_IntClock:R vs. UART_LOG_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065361p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell12     1250   1250  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell2      4311   5561  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell2      3350   8911  1065361  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  11783  1065361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24670p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13526
-------------------------------------   ----- 
End-of-path arrival time (ps)           13526
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                  iocell4         2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/main_1         macrocell6      5877   7886  24670  RISE       1
\UART_LOG:BUART:rx_postpoll\/q              macrocell6      3350  11236  24670  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2290  13526  24670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 30270p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:pollcount_1\/main_3  macrocell23   5877   7886  30270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 30270p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7886
-------------------------------------   ---- 
End-of-path arrival time (ps)           7886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:pollcount_0\/main_2  macrocell24   5877   7886  30270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 30839p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_state_0\/main_9  macrocell17   5308   7317  30839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_last\/main_0
Capture Clock  : \UART_LOG:BUART:rx_last\/clock_0
Path slack     : 30839p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                       iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_last\/main_0  macrocell26   5308   7317  30839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell26         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 30848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                          iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_state_2\/main_8  macrocell20   5300   7309  30848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_LOG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 30848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_LOG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7309
-------------------------------------   ---- 
End-of-path arrival time (ps)           7309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell4             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                           iocell4       2009   2009  24670  RISE       1
\UART_LOG:BUART:rx_status_3\/main_6  macrocell25   5300   7309  30848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 978788p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16982
-------------------------------------   ----- 
End-of-path arrival time (ps)           16982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3842   8552  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell5   3300  16982  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/ci         datapathcell6      0  16982  978788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 982088p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -4230
------------------------------------------------------   ------- 
End-of-path required time (ps)                            995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13682
-------------------------------------   ----- 
End-of-path arrival time (ps)           13682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3842   8552  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell4   5130  13682  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/ci         datapathcell5      0  13682  982088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 985388p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell4   3842   8552  985388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 985388p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8552
-------------------------------------   ---- 
End-of-path arrival time (ps)           8552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell5   3842   8552  985388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_2secs:TimerUDB:rstSts:stsreg\/clock
Path slack     : 986335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                                -500
------------------------------------------------------   ------- 
End-of-path required time (ps)                            999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13165
-------------------------------------   ----- 
End-of-path arrival time (ps)           13165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT   slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0       datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0       datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:status_tc\/main_1         macrocell9      2794   7504  986335  RISE       1
\Timer_2secs:TimerUDB:status_tc\/q              macrocell9      3350  10854  986335  RISE       1
\Timer_2secs:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2311  13165  986335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 986470p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT   slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/z0         datapathcell4    760    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell5      0    760  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/z0         datapathcell5   1210   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell6      0   1970  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell6   2740   4710  978788  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell6   2760   7470  986470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 988975p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4965
-------------------------------------   ---- 
End-of-path arrival time (ps)           4965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983412  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell6   3755   4965  988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u2\/clock               datapathcell6       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 990012p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3928
-------------------------------------   ---- 
End-of-path arrival time (ps)           3928
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983412  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell4   2718   3928  990012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u0\/clock               datapathcell4       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 990031p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer2_clock:R#1 vs. timer2_clock:R#2)   1000000
- Setup time                                               -6060
------------------------------------------------------   ------- 
End-of-path required time (ps)                            993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell1        0      0  RISE       1

Data path
pin name                                                   model name     delay     AT   slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Timer_2secs:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  983412  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell5   2699   3909  990031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Timer_2secs:TimerUDB:sT24:timerdp:u1\/clock               datapathcell5       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065361p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11783
-------------------------------------   ----- 
End-of-path arrival time (ps)           11783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                      macrocell12     1250   1250  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/main_0           macrocell2      4311   5561  1065361  RISE       1
\UART_LOG:BUART:counter_load_not\/q                macrocell2      3350   8911  1065361  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2871  11783  1065361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_LOG:BUART:sRX:RxBitCounter\/clock
Path slack     : 1066305p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q            macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_counter_load\/main_1  macrocell5    4816   6066  1066305  RISE       1
\UART_LOG:BUART:rx_counter_load\/q       macrocell5    3350   9416  1066305  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/load   count7cell    2252  11668  1066305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069011p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8312
-------------------------------------   ---- 
End-of-path arrival time (ps)           8312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q                macrocell17     1250   1250  1066305  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   7062   8312  1069011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_LOG:BUART:sTX:TxSts\/clock
Path slack     : 1070009p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12825
-------------------------------------   ----- 
End-of-path arrival time (ps)           12825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070009  RISE       1
\UART_LOG:BUART:tx_status_0\/main_3                 macrocell3      3599   7179  1070009  RISE       1
\UART_LOG:BUART:tx_status_0\/q                      macrocell3      3350  10529  1070009  RISE       1
\UART_LOG:BUART:sTX:TxSts\/status_0                 statusicell1    2296  12825  1070009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1070585p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6738
-------------------------------------   ---- 
End-of-path arrival time (ps)           6738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q         macrocell16     1250   1250  1067223  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   5488   6738  1070585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071040p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q                macrocell12     1250   1250  1065361  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   5033   6283  1071040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1071046p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell24   1250   1250  1068893  RISE       1
\UART_LOG:BUART:rx_status_3\/main_7  macrocell25   7527   8777  1071046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1071254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11579
-------------------------------------   ----- 
End-of-path arrival time (ps)           11579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1071254  RISE       1
\UART_LOG:BUART:rx_status_4\/main_1                 macrocell7      2319   5899  1071254  RISE       1
\UART_LOG:BUART:rx_status_4\/q                      macrocell7      3350   9249  1071254  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_4                 statusicell2    2331  11579  1071254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1071590p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8233
-------------------------------------   ---- 
End-of-path arrival time (ps)           8233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell24   1250   1250  1068893  RISE       1
\UART_LOG:BUART:rx_state_0\/main_10  macrocell17   6983   8233  1071590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1071797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071797  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_5       macrocell18   6087   8027  1071797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1071797p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8027
-------------------------------------   ---- 
End-of-path arrival time (ps)           8027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071797  RISE       1
\UART_LOG:BUART:rx_state_2\/main_5         macrocell20   6087   8027  1071797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072217p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5107
-------------------------------------   ---- 
End-of-path arrival time (ps)           5107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066516  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4917   5107  1072217  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_LOG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072619p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4704
-------------------------------------   ---- 
End-of-path arrival time (ps)           4704
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q                macrocell13     1250   1250  1066117  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3454   4704  1072619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_LOG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1072644p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7179
-------------------------------------   ---- 
End-of-path arrival time (ps)           7179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1070009  RISE       1
\UART_LOG:BUART:tx_state_0\/main_3                  macrocell13     3599   7179  1072644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_LOG:BUART:txn\/main_3
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073150p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1073150  RISE       1
\UART_LOG:BUART:txn\/main_3                macrocell11     2303   6673  1073150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071797  RISE       1
\UART_LOG:BUART:rx_state_0\/main_5         macrocell17   4629   6569  1073254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_LOG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073254p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6569
-------------------------------------   ---- 
End-of-path arrival time (ps)           6569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1071797  RISE       1
\UART_LOG:BUART:rx_state_3\/main_5         macrocell19   4629   6569  1073254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073442p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q          macrocell21     1250   1250  1073442  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2631   3881  1073442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:txn\/main_1
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1073540p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q  macrocell12   1250   1250  1065361  RISE       1
\UART_LOG:BUART:txn\/main_1    macrocell11   5033   6283  1073540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1073540p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell12   1250   1250  1065361  RISE       1
\UART_LOG:BUART:tx_state_1\/main_0  macrocell12   5033   6283  1073540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1073718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q         macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_1  macrocell18   4856   6106  1073718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1073718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_state_2\/main_1  macrocell20   4856   6106  1073718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6106
-------------------------------------   ---- 
End-of-path arrival time (ps)           6106
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q        macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_status_3\/main_1  macrocell25   4856   6106  1073718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073753p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q               macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_1  macrocell22   4820   6070  1073753  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell22         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1073756p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell23   1250   1250  1070352  RISE       1
\UART_LOG:BUART:rx_status_3\/main_5  macrocell25   4817   6067  1073756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1073757p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_state_0\/main_1  macrocell17   4816   6066  1073757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_0\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1073757p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6066
-------------------------------------   ---- 
End-of-path arrival time (ps)           6066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_0\/q       macrocell17   1250   1250  1066305  RISE       1
\UART_LOG:BUART:rx_state_3\/main_1  macrocell19   4816   6066  1073757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074003p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q         macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_4  macrocell18   4570   5820  1074003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074003p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_state_2\/main_4  macrocell20   4570   5820  1074003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074003p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q        macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_status_3\/main_4  macrocell25   4570   5820  1074003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1074006p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_0  macrocell18   4567   5817  1074006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1074006p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_state_2\/main_0    macrocell20   4567   5817  1074006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1074006p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5817
-------------------------------------   ---- 
End-of-path arrival time (ps)           5817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_status_3\/main_0   macrocell25   4567   5817  1074006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5805
-------------------------------------   ---- 
End-of-path arrival time (ps)           5805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q               macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_3  macrocell22   4555   5805  1074018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell22         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074022p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5801
-------------------------------------   ---- 
End-of-path arrival time (ps)           5801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q        macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_0  macrocell22   4551   5801  1074022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:txn\/main_4
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q  macrocell14   1250   1250  1065763  RISE       1
\UART_LOG:BUART:txn\/main_4    macrocell11   4459   5709  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074114p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell14   1250   1250  1065763  RISE       1
\UART_LOG:BUART:tx_state_1\/main_3  macrocell12   4459   5709  1074114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074262p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5561
-------------------------------------   ---- 
End-of-path arrival time (ps)           5561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell12   1250   1250  1065361  RISE       1
\UART_LOG:BUART:tx_state_0\/main_0  macrocell13   4311   5561  1074262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074289p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q      macrocell23   1250   1250  1070352  RISE       1
\UART_LOG:BUART:rx_state_0\/main_8  macrocell17   4285   5535  1074289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell24   1250   1250  1068893  RISE       1
\UART_LOG:BUART:pollcount_1\/main_4  macrocell23   4081   5331  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_0\/q
Path End       : \UART_LOG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1074493p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5331
-------------------------------------   ---- 
End-of-path arrival time (ps)           5331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_0\/q       macrocell24   1250   1250  1068893  RISE       1
\UART_LOG:BUART:pollcount_0\/main_3  macrocell24   4081   5331  1074493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_load_fifo\/q
Path End       : \UART_LOG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_LOG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1074634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5570
-------------------------------------   ---- 
End-of-path arrival time (ps)           5570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_load_fifo\/q            macrocell18     1250   1250  1072159  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4320   5570  1074634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1074664p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5159
-------------------------------------   ---- 
End-of-path arrival time (ps)           5159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell14   1250   1250  1065763  RISE       1
\UART_LOG:BUART:tx_state_0\/main_4  macrocell13   3909   5159  1074664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_state_0\/main_0    macrocell17   3898   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074675p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5148
-------------------------------------   ---- 
End-of-path arrival time (ps)           5148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell16         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_ctrl_mark_last\/q  macrocell16   1250   1250  1067223  RISE       1
\UART_LOG:BUART:rx_state_3\/main_0    macrocell19   3898   5148  1074675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_state_0\/main_4  macrocell17   3891   5141  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_2\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1074683p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5141
-------------------------------------   ---- 
End-of-path arrival time (ps)           5141
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_2\/q       macrocell20   1250   1250  1067231  RISE       1
\UART_LOG:BUART:rx_state_3\/main_4  macrocell19   3891   5141  1074683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1074718p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066516  RISE       1
\UART_LOG:BUART:tx_state_1\/main_2               macrocell12     4915   5105  1074718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1074813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q       macrocell12   1250   1250  1065361  RISE       1
\UART_LOG:BUART:tx_state_2\/main_0  macrocell14   3760   5010  1074813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_1\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1074813p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_1\/q      macrocell12   1250   1250  1065361  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_0  macrocell15   3760   5010  1074813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell13   1250   1250  1066117  RISE       1
\UART_LOG:BUART:tx_state_2\/main_1  macrocell14   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q      macrocell13   1250   1250  1066117  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_1  macrocell15   3556   4806  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073442  RISE       1
\UART_LOG:BUART:rx_state_0\/main_2   macrocell17   3555   4805  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073442  RISE       1
\UART_LOG:BUART:rx_state_3\/main_2   macrocell19   3555   4805  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075018p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4805
-------------------------------------   ---- 
End-of-path arrival time (ps)           4805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell13   1250   1250  1066117  RISE       1
\UART_LOG:BUART:tx_state_0\/main_1  macrocell13   3555   4805  1075018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q   macrocell21   1250   1250  1073442  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_2  macrocell18   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073442  RISE       1
\UART_LOG:BUART:rx_state_2\/main_2   macrocell20   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_bitclk_enable\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075026p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4798
-------------------------------------   ---- 
End-of-path arrival time (ps)           4798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_bitclk_enable\/q  macrocell21   1250   1250  1073442  RISE       1
\UART_LOG:BUART:rx_status_3\/main_2  macrocell25   3548   4798  1075026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_0   macrocell21   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:pollcount_1\/main_0        macrocell23   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_LOG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:pollcount_0\/main_0        macrocell24   2856   4796  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_1   macrocell21   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:pollcount_1\/main_1        macrocell23   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_LOG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_LOG:BUART:pollcount_0\/clock_0
Path slack     : 1075028p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1075028  RISE       1
\UART_LOG:BUART:pollcount_0\/main_1        macrocell24   2855   4795  1075028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_0\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_LOG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_LOG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075036p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4788
-------------------------------------   ---- 
End-of-path arrival time (ps)           4788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075036  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/main_2   macrocell21   2848   4788  1075036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_bitclk_enable\/clock_0                  macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q       macrocell14   1250   1250  1065763  RISE       1
\UART_LOG:BUART:tx_state_2\/main_3  macrocell14   3496   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_2\/q
Path End       : \UART_LOG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1075077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_2\/q      macrocell14   1250   1250  1065763  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_3  macrocell15   3496   4746  1075077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:txn\/main_2
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q  macrocell13   1250   1250  1066117  RISE       1
\UART_LOG:BUART:txn\/main_2    macrocell11   3419   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_state_0\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075154p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_state_0\/q       macrocell13   1250   1250  1066117  RISE       1
\UART_LOG:BUART:tx_state_1\/main_1  macrocell12   3419   4669  1075154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075166  RISE       1
\UART_LOG:BUART:rx_state_0\/main_6         macrocell17   2718   4658  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075166p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4658
-------------------------------------   ---- 
End-of-path arrival time (ps)           4658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075166  RISE       1
\UART_LOG:BUART:rx_state_3\/main_6         macrocell19   2718   4658  1075166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075173  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_7       macrocell18   2710   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075173  RISE       1
\UART_LOG:BUART:rx_state_2\/main_7         macrocell20   2710   4650  1075173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075173  RISE       1
\UART_LOG:BUART:rx_state_0\/main_7         macrocell17   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_LOG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075176p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075173  RISE       1
\UART_LOG:BUART:rx_state_3\/main_7         macrocell19   2707   4647  1075176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075166  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_6       macrocell18   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_LOG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075191p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075166  RISE       1
\UART_LOG:BUART:rx_state_2\/main_6         macrocell20   2692   4632  1075191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:txn\/main_5
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075337  RISE       1
\UART_LOG:BUART:txn\/main_5                      macrocell11     4297   4487  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075337p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075337  RISE       1
\UART_LOG:BUART:tx_state_1\/main_4               macrocell12     4297   4487  1075337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075418p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066516  RISE       1
\UART_LOG:BUART:tx_state_0\/main_2               macrocell13     4216   4406  1075418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075473p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell15   1250   1250  1075473  RISE       1
\UART_LOG:BUART:tx_state_2\/main_5  macrocell14   3100   4350  1075473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_0\/clock_0
Path slack     : 1075475p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell15   1250   1250  1075473  RISE       1
\UART_LOG:BUART:tx_state_0\/main_5  macrocell13   3098   4348  1075475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_0\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:txn\/main_6
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q  macrocell15   1250   1250  1075473  RISE       1
\UART_LOG:BUART:txn\/main_6   macrocell11   2942   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:tx_bitclk\/q
Path End       : \UART_LOG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_LOG:BUART:tx_state_1\/clock_0
Path slack     : 1075631p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:tx_bitclk\/q        macrocell15   1250   1250  1075473  RISE       1
\UART_LOG:BUART:tx_state_1\/main_5  macrocell12   2942   4192  1075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_LOG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q               macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/main_2  macrocell22   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_stop1_reg\/clock_0                macrocell22         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_0\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_state_0\/main_3  macrocell17   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_0\/clock_0                        macrocell17         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_3\/clock_0
Path slack     : 1075736p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4087
-------------------------------------   ---- 
End-of-path arrival time (ps)           4087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_state_3\/main_3  macrocell19   2837   4087  1075736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_LOG:BUART:rx_load_fifo\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q         macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_load_fifo\/main_3  macrocell18   2833   4083  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_load_fifo\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q       macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_state_2\/main_3  macrocell20   2833   4083  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_state_3\/q
Path End       : \UART_LOG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_LOG:BUART:rx_status_3\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_3\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_state_3\/q        macrocell19   1250   1250  1068284  RISE       1
\UART_LOG:BUART:rx_status_3\/main_3  macrocell25   2833   4083  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1075887p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3937
-------------------------------------   ---- 
End-of-path arrival time (ps)           3937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1075337  RISE       1
\UART_LOG:BUART:tx_state_2\/main_4               macrocell14     3747   3937  1075887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:pollcount_1\/q
Path End       : \UART_LOG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_LOG:BUART:pollcount_1\/clock_0
Path slack     : 1075952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:pollcount_1\/q       macrocell23   1250   1250  1070352  RISE       1
\UART_LOG:BUART:pollcount_1\/main_2  macrocell23   2621   3871  1075952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:pollcount_1\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_LOG:BUART:tx_state_2\/clock_0
Path slack     : 1076005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066516  RISE       1
\UART_LOG:BUART:tx_state_2\/main_2               macrocell14     3628   3818  1076005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_state_2\/clock_0                        macrocell14         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_LOG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_LOG:BUART:tx_bitclk\/clock_0
Path slack     : 1076005p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1066516  RISE       1
\UART_LOG:BUART:tx_bitclk\/main_2                macrocell15     3628   3818  1076005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:tx_bitclk\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:txn\/q
Path End       : \UART_LOG:BUART:txn\/main_0
Capture Clock  : \UART_LOG:BUART:txn\/clock_0
Path slack     : 1076278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:txn\/q       macrocell11   1250   1250  1076278  RISE       1
\UART_LOG:BUART:txn\/main_0  macrocell11   2295   3545  1076278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:txn\/clock_0                               macrocell11         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_last\/q
Path End       : \UART_LOG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_LOG:BUART:rx_state_2\/clock_0
Path slack     : 1076336p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3487
-------------------------------------   ---- 
End-of-path arrival time (ps)           3487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_last\/clock_0                           macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_last\/q          macrocell26   1250   1250  1076336  RISE       1
\UART_LOG:BUART:rx_state_2\/main_9  macrocell20   2237   3487  1076336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_state_2\/clock_0                        macrocell20         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_LOG:BUART:rx_status_3\/q
Path End       : \UART_LOG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_LOG:BUART:sRX:RxSts\/clock
Path slack     : 1078712p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_LOG_IntClock:R#1 vs. UART_LOG_IntClock:R#2)   1083333
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4121
-------------------------------------   ---- 
End-of-path arrival time (ps)           4121
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:rx_status_3\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_LOG:BUART:rx_status_3\/q       macrocell25    1250   1250  1078712  RISE       1
\UART_LOG:BUART:sRX:RxSts\/status_3  statusicell2   2871   4121  1078712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_LOG:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

