User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/Area/SRAM/512KB/512KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 512KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...
Using cell file: ./cell_defs/SRAM.cell
numSolutions = 18322 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Area
Memory Cell: SRAM
Cell Area (F^2)    : 146 (14.6Fx10F)
Cell Aspect Ratio  : 1.46
SRAM Cell Access Transistor Width: 1.31F
SRAM Cell NMOS Width: 2.08F
SRAM Cell PMOS Width: 1.23F

=============
CONFIGURATION
=============
Bank Organization: 128 x 32 x 16
 - Row Activation   : 1 / 128 x 1
 - Column Activation: 32 / 32 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 8 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 382.826um x 158.352um = 94965.3um^2
 |--- Mat Area      = 2.99083um x 4.9485um = 14.8001um^2   (488.915%)
 |--- Subarray Area = 1.49541um x 1.94189um = 2.90392um^2   (622.95%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 312.1%
Timing:
 -  Read Latency = 139.942ps
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 28.1806ps
 |--- Mat Latency    = 111.591ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 89.6467ps
       |--- Row Decoder Latency = 26.141ps
       |--- Bitline Latency     = 27.7542ps,2.63277e+10s,2.2019e+10s
       |--- Senseamp Latency    = 3.9879ps
       |--- Mux Latency         = 31.7636ps
       |--- Precharge Latency   = 12.4869ps
       |--- Read Pulse   = 0ps
 - Write Latency = 125.767ps
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 14.0903ps
 |--- Mat Latency    = 111.591ps
    |--- Predecoder Latency = 21.944ps
    |--- Subarray Latency   = 89.6467ps
       |--- Row Decoder Latency = 26.141ps
       |--- Charge Latency      = 2.31631ps
 - Read Bandwidth  = 210.547GB/s
 - Write Bandwidth = 178.478GB/s
Power:
 -  Read Dynamic Energy = 244.272pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 9.23058pJ
 |--- Mat Dynamic Energy    = 0.0279147pJ per mat
    |--- Predecoder Dynamic Energy = 0.00123499pJ
    |--- Subarray Dynamic Energy   = 0.00666994pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Senseamp Dynamic Energy    = 0.000363496pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
       |--- Precharge Dynamic Energy   = 0.00308782pJ
 - Write Dynamic Energy = 243.785pJ
 |--- TSV Dynamic Energy    = 234.148pJ
 |--- H-Tree Dynamic Energy = 9.23058pJ
 |--- Mat Dynamic Energy    = 0.0126798pJ per mat
    |--- Predecoder Dynamic Energy = 0.00123499pJ
    |--- Subarray Dynamic Energy   = 0.0028612pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.000727769pJ
       |--- Mux Decoder Dynamic Energy = 0.00174368pJ
       |--- Mux Dynamic Energy         = 0.000338684pJ
 - Leakage Power = 133.792uW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 2.0415nW per mat

Finished!
