<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;vec_vec_op_streaming.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-910]" key="HLS 207-910" tag="" content="&apos;INLINE&apos; macro redefined: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_common.h:124:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 207-71]" key="HLS 207-71" tag="" content="previous definition is here: /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:18:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 6.14 seconds. CPU system time: 0.48 seconds. Elapsed time: 5.87 seconds; current allocated memory: 193.393 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:298:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:301:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:300:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:299:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:309:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:312:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:311:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:310:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:45:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:63:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:46:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:188:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:206:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:189:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:252:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:269:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:120:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::write(hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt; const&amp;)&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:138:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;::read()&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:121:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data1&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data2&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data_out&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data1&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data_out&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data1&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data2&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data_out&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data1&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data2&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating bram variable &apos;data_out&apos; with field byte alignment mode in 192-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.i8&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192&apos; into &apos;vector_add(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:34:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.i8&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192&apos; into &apos;vector_subtract(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:176:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;float&gt;::fp_struct(float)&apos; into &apos;int generic_cast_IEEE754&lt;int, (ap_q_mode)6, float&gt;(float, bool, hls::enable_if&lt;std::numeric_limits&lt;int&gt;::is_signed, bool&gt;::type)&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;float&gt;::mantissa() const&apos; into &apos;int generic_cast_IEEE754&lt;int, (ap_q_mode)6, float&gt;(float, bool, hls::enable_if&lt;std::numeric_limits&lt;int&gt;::is_signed, bool&gt;::type)&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;float&gt;::expv() const&apos; into &apos;int generic_cast_IEEE754&lt;int, (ap_q_mode)6, float&gt;(float, bool, hls::enable_if&lt;std::numeric_limits&lt;int&gt;::is_signed, bool&gt;::type)&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fp_struct&lt;float&gt;::__signbit() const&apos; into &apos;int generic_cast_IEEE754&lt;int, (ap_q_mode)6, float&gt;(float, bool, hls::enable_if&lt;std::numeric_limits&lt;int&gt;::is_signed, bool&gt;::type)&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int generic_cast_IEEE754&lt;int, (ap_q_mode)6, float&gt;(float, bool, hls::enable_if&lt;std::numeric_limits&lt;int&gt;::is_signed, bool&gt;::type)&apos; into &apos;int generic_cast_IEEE754&lt;int, float&gt;(float, bool)&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;int generic_cast_IEEE754&lt;int, float&gt;(float, bool)&apos; into &apos;__hls_fptosi_float_i32&apos; (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.i8&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192&apos; into &apos;vector_scale(int, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:242:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i192.s_struct.hls::axiss&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.i8.i8&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.i8&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.pack.bytes.i8.s_struct.ap_uint.3s&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bytes.s_struct.hls::axiss.i192&apos; into &apos;vector_add2(hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:108:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;__hls_fptosi_float_i32&apos; into &apos;vec_vec_op_streaming(unsigned char, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;stream_data, 2ul, 5ul, 6ul&gt;, 0&gt;&amp;)&apos; (vec_vec_op_streaming.cpp:4:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 6.4 seconds. CPU system time: 0.35 seconds. Elapsed time: 6.74 seconds; current allocated memory: 199.744 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 199.746 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 219.426 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 250.294 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;BLOCK_CACHE_LOOP&apos; in function &apos;vector_subtract&apos; for pipelining." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-505]" key="XFORM_UNROLL_DEAD_PIPELINE_247" tag="" content="Ignored pipeline directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:192) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-503]" key="XFORM_UNROLL_INVALID_248" tag="" content="Ignored partial unroll directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:192) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;BLOCK_CACHE_LOOP&apos; (vec_vec_op_streaming.cpp:250) in function &apos;vector_scale&apos; for pipelining." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-505]" key="XFORM_UNROLL_DEAD_PIPELINE_247" tag="" content="Ignored pipeline directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:255) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-503]" key="XFORM_UNROLL_INVALID_248" tag="" content="Ignored partial unroll directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:255) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;BLOCK_CACHE_LOOP&apos; in function &apos;vector_add2&apos; for pipelining." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-505]" key="XFORM_UNROLL_DEAD_PIPELINE_247" tag="" content="Ignored pipeline directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:124) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-503]" key="XFORM_UNROLL_INVALID_248" tag="" content="Ignored partial unroll directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:124) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;BLOCK_CACHE_LOOP&apos; in function &apos;vector_add&apos; for pipelining." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-505]" key="XFORM_UNROLL_DEAD_PIPELINE_247" tag="" content="Ignored pipeline directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:49) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-503]" key="XFORM_UNROLL_INVALID_248" tag="" content="Ignored partial unroll directive for loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:49) because its parent loop or function is pipelined." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:192) in function &apos;vector_subtract&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:255) in function &apos;vector_scale&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:124) in function &apos;vector_add2&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;ADD_LOOP&apos; (vec_vec_op_streaming.cpp:49) in function &apos;vector_add&apos; completely with a factor of 16." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;vector_subtract&apos; (vec_vec_op_streaming.cpp:186:43)...65 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;vector_scale&apos; (vec_vec_op_streaming.cpp:250:43)...60 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;vector_add2&apos; (vec_vec_op_streaming.cpp:118:42)...67 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;vector_add&apos; (vec_vec_op_streaming.cpp:43:43)...65 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 3.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.66 seconds; current allocated memory: 302.608 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 2.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 3 seconds; current allocated memory: 375.886 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;vec_vec_op_streaming&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;vector_scale&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;BLOCK_CACHE_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;BLOCK_CACHE_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 376.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 377.225 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;vector_subtract&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;BLOCK_CACHE_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;BLOCK_CACHE_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 377.573 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 378.186 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;vector_add&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;BLOCK_CACHE_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;BLOCK_CACHE_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 378.524 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 379.137 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;vector_add2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;BLOCK_CACHE_LOOP&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;BLOCK_CACHE_LOOP&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 379.410 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 379.935 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;vec_vec_op_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 380.059 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 381.431 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;vector_scale&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;vector_scale&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 382.498 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;vector_subtract&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;vector_subtract&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 385.329 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;vector_add&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;vector_add&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 387.864 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;vector_add2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;vector_add2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 390.257 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;vec_vec_op_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/op&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_user_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_id_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec1_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_user_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_id_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec2_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_user_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_id_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;vec_vec_op_streaming/vec_out_V_dest_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;vec_vec_op_streaming&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;op&apos; and &apos;return&apos; to AXI-Lite port BUS_A." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;vec_vec_op_streaming&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 392.618 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 399.054 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for vec_vec_op_streaming." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for vec_vec_op_streaming." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 436.38 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 24.14 seconds. CPU system time: 0.98 seconds. Elapsed time: 24.36 seconds; current allocated memory: 400.105 MB." resolution=""/>
</Messages>
