<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4624" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4624{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4624{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4624{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4624{left:85px;bottom:998px;letter-spacing:-0.15px;}
#t5_4624{left:146px;bottom:998px;letter-spacing:-0.12px;}
#t6_4624{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t7_4624{left:423px;bottom:998px;letter-spacing:-0.14px;}
#t8_4624{left:516px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t9_4624{left:516px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4624{left:189px;bottom:952px;}
#tb_4624{left:516px;bottom:952px;letter-spacing:-0.11px;}
#tc_4624{left:189px;bottom:927px;}
#td_4624{left:516px;bottom:927px;letter-spacing:-0.14px;}
#te_4624{left:189px;bottom:903px;}
#tf_4624{left:516px;bottom:903px;letter-spacing:-0.12px;}
#tg_4624{left:85px;bottom:878px;letter-spacing:-0.18px;}
#th_4624{left:146px;bottom:878px;letter-spacing:-0.12px;}
#ti_4624{left:189px;bottom:878px;letter-spacing:-0.15px;}
#tj_4624{left:423px;bottom:878px;letter-spacing:-0.14px;}
#tk_4624{left:516px;bottom:878px;letter-spacing:-0.12px;}
#tl_4624{left:516px;bottom:857px;letter-spacing:-0.11px;}
#tm_4624{left:516px;bottom:840px;letter-spacing:-0.11px;}
#tn_4624{left:516px;bottom:823px;letter-spacing:-0.11px;}
#to_4624{left:516px;bottom:802px;}
#tp_4624{left:532px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_4624{left:516px;bottom:787px;}
#tr_4624{left:532px;bottom:787px;letter-spacing:-0.11px;}
#ts_4624{left:85px;bottom:762px;letter-spacing:-0.18px;}
#tt_4624{left:146px;bottom:762px;letter-spacing:-0.12px;}
#tu_4624{left:189px;bottom:762px;letter-spacing:-0.15px;}
#tv_4624{left:423px;bottom:762px;letter-spacing:-0.14px;}
#tw_4624{left:516px;bottom:762px;letter-spacing:-0.12px;}
#tx_4624{left:516px;bottom:741px;letter-spacing:-0.13px;}
#ty_4624{left:85px;bottom:716px;letter-spacing:-0.18px;}
#tz_4624{left:146px;bottom:716px;letter-spacing:-0.12px;}
#t10_4624{left:189px;bottom:716px;letter-spacing:-0.15px;}
#t11_4624{left:423px;bottom:716px;letter-spacing:-0.14px;}
#t12_4624{left:516px;bottom:716px;letter-spacing:-0.12px;}
#t13_4624{left:516px;bottom:695px;letter-spacing:-0.13px;}
#t14_4624{left:85px;bottom:671px;letter-spacing:-0.18px;}
#t15_4624{left:146px;bottom:671px;letter-spacing:-0.12px;}
#t16_4624{left:189px;bottom:671px;letter-spacing:-0.15px;}
#t17_4624{left:423px;bottom:671px;letter-spacing:-0.14px;}
#t18_4624{left:516px;bottom:671px;letter-spacing:-0.12px;}
#t19_4624{left:516px;bottom:649px;letter-spacing:-0.13px;}
#t1a_4624{left:85px;bottom:625px;letter-spacing:-0.18px;}
#t1b_4624{left:146px;bottom:625px;letter-spacing:-0.12px;}
#t1c_4624{left:189px;bottom:625px;letter-spacing:-0.15px;}
#t1d_4624{left:423px;bottom:625px;letter-spacing:-0.14px;}
#t1e_4624{left:516px;bottom:625px;letter-spacing:-0.12px;}
#t1f_4624{left:516px;bottom:603px;letter-spacing:-0.13px;}
#t1g_4624{left:85px;bottom:579px;letter-spacing:-0.18px;}
#t1h_4624{left:146px;bottom:579px;letter-spacing:-0.12px;}
#t1i_4624{left:189px;bottom:579px;letter-spacing:-0.15px;}
#t1j_4624{left:423px;bottom:579px;letter-spacing:-0.14px;}
#t1k_4624{left:516px;bottom:579px;letter-spacing:-0.12px;}
#t1l_4624{left:516px;bottom:558px;letter-spacing:-0.13px;}
#t1m_4624{left:85px;bottom:533px;letter-spacing:-0.18px;}
#t1n_4624{left:146px;bottom:533px;letter-spacing:-0.12px;}
#t1o_4624{left:189px;bottom:533px;letter-spacing:-0.15px;}
#t1p_4624{left:423px;bottom:533px;letter-spacing:-0.14px;}
#t1q_4624{left:516px;bottom:533px;letter-spacing:-0.12px;}
#t1r_4624{left:516px;bottom:512px;letter-spacing:-0.13px;}
#t1s_4624{left:85px;bottom:487px;letter-spacing:-0.18px;}
#t1t_4624{left:146px;bottom:487px;letter-spacing:-0.12px;}
#t1u_4624{left:189px;bottom:487px;letter-spacing:-0.15px;}
#t1v_4624{left:423px;bottom:487px;letter-spacing:-0.14px;}
#t1w_4624{left:516px;bottom:487px;letter-spacing:-0.12px;}
#t1x_4624{left:516px;bottom:466px;letter-spacing:-0.13px;}
#t1y_4624{left:85px;bottom:441px;letter-spacing:-0.17px;}
#t1z_4624{left:146px;bottom:441px;letter-spacing:-0.12px;}
#t20_4624{left:189px;bottom:441px;letter-spacing:-0.15px;}
#t21_4624{left:423px;bottom:441px;letter-spacing:-0.15px;}
#t22_4624{left:516px;bottom:441px;letter-spacing:-0.12px;}
#t23_4624{left:516px;bottom:420px;letter-spacing:-0.11px;}
#t24_4624{left:516px;bottom:403px;letter-spacing:-0.11px;}
#t25_4624{left:516px;bottom:386px;letter-spacing:-0.11px;}
#t26_4624{left:85px;bottom:362px;letter-spacing:-0.17px;}
#t27_4624{left:146px;bottom:362px;letter-spacing:-0.12px;}
#t28_4624{left:189px;bottom:362px;letter-spacing:-0.15px;}
#t29_4624{left:423px;bottom:362px;letter-spacing:-0.15px;}
#t2a_4624{left:516px;bottom:362px;letter-spacing:-0.12px;}
#t2b_4624{left:516px;bottom:341px;letter-spacing:-0.13px;}
#t2c_4624{left:85px;bottom:316px;letter-spacing:-0.17px;}
#t2d_4624{left:146px;bottom:316px;letter-spacing:-0.12px;}
#t2e_4624{left:189px;bottom:316px;letter-spacing:-0.15px;}
#t2f_4624{left:423px;bottom:316px;letter-spacing:-0.15px;}
#t2g_4624{left:516px;bottom:316px;letter-spacing:-0.12px;}
#t2h_4624{left:516px;bottom:295px;letter-spacing:-0.13px;}
#t2i_4624{left:85px;bottom:270px;letter-spacing:-0.17px;}
#t2j_4624{left:146px;bottom:270px;letter-spacing:-0.12px;}
#t2k_4624{left:189px;bottom:270px;letter-spacing:-0.15px;}
#t2l_4624{left:423px;bottom:270px;letter-spacing:-0.15px;}
#t2m_4624{left:516px;bottom:270px;letter-spacing:-0.12px;}
#t2n_4624{left:516px;bottom:249px;letter-spacing:-0.13px;}
#t2o_4624{left:85px;bottom:224px;letter-spacing:-0.18px;}
#t2p_4624{left:142px;bottom:224px;letter-spacing:-0.15px;}
#t2q_4624{left:189px;bottom:224px;letter-spacing:-0.15px;}
#t2r_4624{left:423px;bottom:224px;letter-spacing:-0.15px;}
#t2s_4624{left:516px;bottom:224px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2t_4624{left:516px;bottom:203px;letter-spacing:-0.13px;}
#t2u_4624{left:85px;bottom:179px;letter-spacing:-0.18px;}
#t2v_4624{left:142px;bottom:179px;letter-spacing:-0.15px;}
#t2w_4624{left:189px;bottom:179px;letter-spacing:-0.15px;}
#t2x_4624{left:423px;bottom:179px;letter-spacing:-0.15px;}
#t2y_4624{left:516px;bottom:179px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2z_4624{left:516px;bottom:157px;letter-spacing:-0.13px;}
#t30_4624{left:85px;bottom:133px;letter-spacing:-0.18px;}
#t31_4624{left:142px;bottom:133px;letter-spacing:-0.15px;}
#t32_4624{left:189px;bottom:133px;letter-spacing:-0.15px;}
#t33_4624{left:423px;bottom:133px;letter-spacing:-0.15px;}
#t34_4624{left:516px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t35_4624{left:516px;bottom:111px;letter-spacing:-0.13px;}
#t36_4624{left:200px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t37_4624{left:276px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t38_4624{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t39_4624{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3a_4624{left:219px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3b_4624{left:445px;bottom:1046px;letter-spacing:-0.14px;}
#t3c_4624{left:635px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3d_4624{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3e_4624{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4624{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4624{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4624{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4624{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4624{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4624" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4624Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4624" style="-webkit-user-select: none;"><object width="935" height="1210" data="4624/4624.svg" type="image/svg+xml" id="pdf4624" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4624" class="t s1_4624">2-102 </span><span id="t2_4624" class="t s1_4624">Vol. 4 </span>
<span id="t3_4624" class="t s2_4624">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4624" class="t s3_4624">3AH </span><span id="t5_4624" class="t s3_4624">58 </span><span id="t6_4624" class="t s3_4624">IA32_FEATURE_CONTROL </span><span id="t7_4624" class="t s3_4624">Core </span><span id="t8_4624" class="t s3_4624">Control Features in Intel 64Processor (R/W) </span>
<span id="t9_4624" class="t s3_4624">See Table 2-2. </span>
<span id="ta_4624" class="t s3_4624">0 </span><span id="tb_4624" class="t s3_4624">Lock (R/WL) </span>
<span id="tc_4624" class="t s3_4624">1 </span><span id="td_4624" class="t s3_4624">Reserved </span>
<span id="te_4624" class="t s3_4624">2 </span><span id="tf_4624" class="t s3_4624">Enable VMX outside SMX operation (R/WL) </span>
<span id="tg_4624" class="t s3_4624">40H </span><span id="th_4624" class="t s3_4624">64 </span><span id="ti_4624" class="t s3_4624">MSR_LASTBRANCH_0_FROM_IP </span><span id="tj_4624" class="t s3_4624">Core </span><span id="tk_4624" class="t s3_4624">Last Branch Record 0 From IP (R/W) </span>
<span id="tl_4624" class="t s3_4624">One of eight pairs of last branch record registers on the </span>
<span id="tm_4624" class="t s3_4624">last branch record stack. The From_IP part of the stack </span>
<span id="tn_4624" class="t s3_4624">contains pointers to the source instruction. See also: </span>
<span id="to_4624" class="t s3_4624">• </span><span id="tp_4624" class="t s3_4624">Last Branch Record Stack TOS at 1C9H. </span>
<span id="tq_4624" class="t s3_4624">• </span><span id="tr_4624" class="t s3_4624">Section 18.5 and record format in Section 18.4.8.1. </span>
<span id="ts_4624" class="t s3_4624">41H </span><span id="tt_4624" class="t s3_4624">65 </span><span id="tu_4624" class="t s3_4624">MSR_LASTBRANCH_1_FROM_IP </span><span id="tv_4624" class="t s3_4624">Core </span><span id="tw_4624" class="t s3_4624">Last Branch Record 1 From IP (R/W) </span>
<span id="tx_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ty_4624" class="t s3_4624">42H </span><span id="tz_4624" class="t s3_4624">66 </span><span id="t10_4624" class="t s3_4624">MSR_LASTBRANCH_2_FROM_IP </span><span id="t11_4624" class="t s3_4624">Core </span><span id="t12_4624" class="t s3_4624">Last Branch Record 2 From IP (R/W) </span>
<span id="t13_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t14_4624" class="t s3_4624">43H </span><span id="t15_4624" class="t s3_4624">67 </span><span id="t16_4624" class="t s3_4624">MSR_LASTBRANCH_3_FROM_IP </span><span id="t17_4624" class="t s3_4624">Core </span><span id="t18_4624" class="t s3_4624">Last Branch Record 3 From IP (R/W) </span>
<span id="t19_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1a_4624" class="t s3_4624">44H </span><span id="t1b_4624" class="t s3_4624">68 </span><span id="t1c_4624" class="t s3_4624">MSR_LASTBRANCH_4_FROM_IP </span><span id="t1d_4624" class="t s3_4624">Core </span><span id="t1e_4624" class="t s3_4624">Last Branch Record 4 From IP (R/W) </span>
<span id="t1f_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1g_4624" class="t s3_4624">45H </span><span id="t1h_4624" class="t s3_4624">69 </span><span id="t1i_4624" class="t s3_4624">MSR_LASTBRANCH_5_FROM_IP </span><span id="t1j_4624" class="t s3_4624">Core </span><span id="t1k_4624" class="t s3_4624">Last Branch Record 5 From IP (R/W) </span>
<span id="t1l_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1m_4624" class="t s3_4624">46H </span><span id="t1n_4624" class="t s3_4624">70 </span><span id="t1o_4624" class="t s3_4624">MSR_LASTBRANCH_6_FROM_IP </span><span id="t1p_4624" class="t s3_4624">Core </span><span id="t1q_4624" class="t s3_4624">Last Branch Record 6 From IP (R/W) </span>
<span id="t1r_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1s_4624" class="t s3_4624">47H </span><span id="t1t_4624" class="t s3_4624">71 </span><span id="t1u_4624" class="t s3_4624">MSR_LASTBRANCH_7_FROM_IP </span><span id="t1v_4624" class="t s3_4624">Core </span><span id="t1w_4624" class="t s3_4624">Last Branch Record 7 From IP (R/W) </span>
<span id="t1x_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="t1y_4624" class="t s3_4624">60H </span><span id="t1z_4624" class="t s3_4624">96 </span><span id="t20_4624" class="t s3_4624">MSR_LASTBRANCH_0_TO_IP </span><span id="t21_4624" class="t s3_4624">Core </span><span id="t22_4624" class="t s3_4624">Last Branch Record 0 To IP (R/W) </span>
<span id="t23_4624" class="t s3_4624">One of eight pairs of last branch record registers on the </span>
<span id="t24_4624" class="t s3_4624">last branch record stack. The To_IP part of the stack </span>
<span id="t25_4624" class="t s3_4624">contains pointers to the destination instruction. </span>
<span id="t26_4624" class="t s3_4624">61H </span><span id="t27_4624" class="t s3_4624">97 </span><span id="t28_4624" class="t s3_4624">MSR_LASTBRANCH_1_TO_IP </span><span id="t29_4624" class="t s3_4624">Core </span><span id="t2a_4624" class="t s3_4624">Last Branch Record 1 To IP (R/W) </span>
<span id="t2b_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2c_4624" class="t s3_4624">62H </span><span id="t2d_4624" class="t s3_4624">98 </span><span id="t2e_4624" class="t s3_4624">MSR_LASTBRANCH_2_TO_IP </span><span id="t2f_4624" class="t s3_4624">Core </span><span id="t2g_4624" class="t s3_4624">Last Branch Record 2 To IP (R/W) </span>
<span id="t2h_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2i_4624" class="t s3_4624">63H </span><span id="t2j_4624" class="t s3_4624">99 </span><span id="t2k_4624" class="t s3_4624">MSR_LASTBRANCH_3_TO_IP </span><span id="t2l_4624" class="t s3_4624">Core </span><span id="t2m_4624" class="t s3_4624">Last Branch Record 3 To IP (R/W) </span>
<span id="t2n_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2o_4624" class="t s3_4624">64H </span><span id="t2p_4624" class="t s3_4624">100 </span><span id="t2q_4624" class="t s3_4624">MSR_LASTBRANCH_4_TO_IP </span><span id="t2r_4624" class="t s3_4624">Core </span><span id="t2s_4624" class="t s3_4624">Last Branch Record 4 To IP (R/W) </span>
<span id="t2t_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t2u_4624" class="t s3_4624">65H </span><span id="t2v_4624" class="t s3_4624">101 </span><span id="t2w_4624" class="t s3_4624">MSR_LASTBRANCH_5_TO_IP </span><span id="t2x_4624" class="t s3_4624">Core </span><span id="t2y_4624" class="t s3_4624">Last Branch Record 5 To IP (R/W) </span>
<span id="t2z_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t30_4624" class="t s3_4624">66H </span><span id="t31_4624" class="t s3_4624">102 </span><span id="t32_4624" class="t s3_4624">MSR_LASTBRANCH_6_TO_IP </span><span id="t33_4624" class="t s3_4624">Core </span><span id="t34_4624" class="t s3_4624">Last Branch Record 6 To IP (R/W) </span>
<span id="t35_4624" class="t s3_4624">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t36_4624" class="t s4_4624">Table 2-7. </span><span id="t37_4624" class="t s4_4624">MSRs Common to the Silvermont and Airmont Microarchitectures </span>
<span id="t38_4624" class="t s5_4624">Register </span>
<span id="t39_4624" class="t s5_4624">Address </span><span id="t3a_4624" class="t s5_4624">Register Name / Bit Fields </span><span id="t3b_4624" class="t s5_4624">Scope </span><span id="t3c_4624" class="t s5_4624">Bit Description </span>
<span id="t3d_4624" class="t s5_4624">Hex </span><span id="t3e_4624" class="t s5_4624">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
