

================================================================
== Vitis HLS Report for 'convolution1_fix'
================================================================
* Date:           Wed Aug 24 16:18:42 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  7.561 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3109|     3109|  32.240 us|  32.240 us|  3109|  3109|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108  |convolution1_fix_Pipeline_Initialization_Conv1_Loop  |        9|        9|  93.330 ns|  93.330 ns|     9|     9|       no|
        |grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125          |convolution1_fix_Pipeline_Convolution1_loop          |     3095|     3095|  32.095 us|  32.095 us|  3095|  3095|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   25|    6189|   5206|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     77|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   25|    6209|   5283|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125          |convolution1_fix_Pipeline_Convolution1_loop          |        0|  25|  6024|  4714|    0|
    |grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108  |convolution1_fix_Pipeline_Initialization_Conv1_Loop  |        0|   0|   165|   492|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        0|  25|  6189|  5206|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  37|          7|    1|          7|
    |input_r_address0  |  20|          4|    9|         36|
    |input_r_ce0       |  20|          4|    1|          4|
    +------------------+----+-----------+-----+-----------+
    |Total             |  77|         15|   11|         47|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125_ap_start_reg          |   1|   0|    1|          0|
    |grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108_ap_start_reg  |   1|   0|    1|          0|
    |tmp1_V_9_reg_290                                                             |  12|   0|   12|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  20|   0|   20|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------+-----+-----+------------+------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  convolution1_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|           input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|           input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|           input_r|         array|
|out_0_address0    |  out|    9|   ap_memory|             out_0|         array|
|out_0_ce0         |  out|    1|   ap_memory|             out_0|         array|
|out_0_we0         |  out|    1|   ap_memory|             out_0|         array|
|out_0_d0          |  out|   36|   ap_memory|             out_0|         array|
+------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_loc = alloca i64 1"   --->   Operation 7 'alloca' 'tmp1_V_11_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_loc = alloca i64 1"   --->   Operation 8 'alloca' 'tmp1_V_11_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp1_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_loc = alloca i64 1"   --->   Operation 10 'alloca' 'tmp1_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_loc = alloca i64 1"   --->   Operation 11 'alloca' 'tmp1_V_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_loc = alloca i64 1"   --->   Operation 12 'alloca' 'tmp1_V_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_loc = alloca i64 1"   --->   Operation 13 'alloca' 'tmp1_V_5_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_loc = alloca i64 1"   --->   Operation 14 'alloca' 'tmp1_V_11_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_loc = alloca i64 1"   --->   Operation 15 'alloca' 'tmp1_V_11_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc = alloca i64 1"   --->   Operation 16 'alloca' 'tmp1_V_10_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc = alloca i64 1"   --->   Operation 17 'alloca' 'tmp1_V_11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution1_fix_Pipeline_Initialization_Conv1_Loop, i16 %input_r, i12 %tmp1_V_11_0_loc, i12 %tmp1_V_10_0_loc, i12 %tmp1_V_11_4_loc, i12 %tmp1_V_11_6_loc, i12 %tmp1_V_5_0_loc, i12 %tmp1_V_4_0_loc, i12 %tmp1_V_2_0_loc, i12 %tmp1_V_1_0_loc, i12 %tmp1_V_0_0_loc, i12 %tmp1_V_11_9_loc, i12 %tmp1_V_11_11_loc"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution1_fix_Pipeline_Initialization_Conv1_Loop, i16 %input_r, i12 %tmp1_V_11_0_loc, i12 %tmp1_V_10_0_loc, i12 %tmp1_V_11_4_loc, i12 %tmp1_V_11_6_loc, i12 %tmp1_V_5_0_loc, i12 %tmp1_V_4_0_loc, i12 %tmp1_V_2_0_loc, i12 %tmp1_V_1_0_loc, i12 %tmp1_V_0_0_loc, i12 %tmp1_V_11_9_loc, i12 %tmp1_V_11_11_loc"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 6" [model_functions.cpp:31]   --->   Operation 20 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:31]   --->   Operation 21 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 22 [1/2] (3.25ns)   --->   "%input_load = load i9 %input_addr" [model_functions.cpp:31]   --->   Operation 22 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 384> <RAM>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp1_V_9 = trunc i16 %input_load" [model_functions.cpp:31]   --->   Operation 23 'trunc' 'tmp1_V_9' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%tmp1_V_11_0_loc_load = load i12 %tmp1_V_11_0_loc"   --->   Operation 24 'load' 'tmp1_V_11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%tmp1_V_10_0_loc_load = load i12 %tmp1_V_10_0_loc"   --->   Operation 25 'load' 'tmp1_V_10_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%tmp1_V_11_4_loc_load = load i12 %tmp1_V_11_4_loc"   --->   Operation 26 'load' 'tmp1_V_11_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%tmp1_V_11_6_loc_load = load i12 %tmp1_V_11_6_loc"   --->   Operation 27 'load' 'tmp1_V_11_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%tmp1_V_5_0_loc_load = load i12 %tmp1_V_5_0_loc"   --->   Operation 28 'load' 'tmp1_V_5_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%tmp1_V_4_0_loc_load = load i12 %tmp1_V_4_0_loc"   --->   Operation 29 'load' 'tmp1_V_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%tmp1_V_2_0_loc_load = load i12 %tmp1_V_2_0_loc"   --->   Operation 30 'load' 'tmp1_V_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%tmp1_V_1_0_loc_load = load i12 %tmp1_V_1_0_loc"   --->   Operation 31 'load' 'tmp1_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%tmp1_V_0_0_loc_load = load i12 %tmp1_V_0_0_loc"   --->   Operation 32 'load' 'tmp1_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp1_V_11_9_loc_load = load i12 %tmp1_V_11_9_loc"   --->   Operation 33 'load' 'tmp1_V_11_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp1_V_11_11_loc_load = load i12 %tmp1_V_11_11_loc"   --->   Operation 34 'load' 'tmp1_V_11_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (1.58ns)   --->   "%call_ln31 = call void @convolution1_fix_Pipeline_Convolution1_loop, i12 %tmp1_V_11_0_loc_load, i12 %tmp1_V_10_0_loc_load, i12 %tmp1_V_9, i12 %tmp1_V_11_4_loc_load, i12 %tmp1_V_11_6_loc_load, i12 %tmp1_V_11_9_loc_load, i12 %tmp1_V_5_0_loc_load, i12 %tmp1_V_4_0_loc_load, i12 %tmp1_V_11_11_loc_load, i12 %tmp1_V_2_0_loc_load, i12 %tmp1_V_1_0_loc_load, i12 %tmp1_V_0_0_loc_load, i16 %input_r, i36 %out_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [model_functions.cpp:31]   --->   Operation 35 'call' 'call_ln31' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln31 = call void @convolution1_fix_Pipeline_Convolution1_loop, i12 %tmp1_V_11_0_loc_load, i12 %tmp1_V_10_0_loc_load, i12 %tmp1_V_9, i12 %tmp1_V_11_4_loc_load, i12 %tmp1_V_11_6_loc_load, i12 %tmp1_V_11_9_loc_load, i12 %tmp1_V_5_0_loc_load, i12 %tmp1_V_4_0_loc_load, i12 %tmp1_V_11_11_loc_load, i12 %tmp1_V_2_0_loc_load, i12 %tmp1_V_1_0_loc_load, i12 %tmp1_V_0_0_loc_load, i16 %input_r, i36 %out_0, i19 %firstKernel_f_V_0_0, i19 %firstKernel_f_V_0_1, i20 %firstKernel_f_V_0_2, i18 %firstKernel_f_V_1_0, i18 %firstKernel_f_V_1_1, i18 %firstKernel_f_V_1_2, i18 %firstKernel_f_V_2_0, i18 %firstKernel_f_V_2_1, i18 %firstKernel_f_V_2_2, i18 %firstKernel_f_V_3_0, i19 %firstKernel_f_V_3_1, i19 %firstKernel_f_V_3_2, i22 %firstBias_f_V" [model_functions.cpp:31]   --->   Operation 37 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [model_functions.cpp:131]   --->   Operation 38 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstKernel_f_V_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstBias_f_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp1_V_11_11_loc      (alloca       ) [ 0111110]
tmp1_V_11_9_loc       (alloca       ) [ 0111110]
tmp1_V_0_0_loc        (alloca       ) [ 0111110]
tmp1_V_1_0_loc        (alloca       ) [ 0111110]
tmp1_V_2_0_loc        (alloca       ) [ 0111110]
tmp1_V_4_0_loc        (alloca       ) [ 0111110]
tmp1_V_5_0_loc        (alloca       ) [ 0111110]
tmp1_V_11_6_loc       (alloca       ) [ 0111110]
tmp1_V_11_4_loc       (alloca       ) [ 0111110]
tmp1_V_10_0_loc       (alloca       ) [ 0111110]
tmp1_V_11_0_loc       (alloca       ) [ 0111110]
call_ln0              (call         ) [ 0000000]
input_addr            (getelementptr) [ 0000100]
input_load            (load         ) [ 0000000]
tmp1_V_9              (trunc        ) [ 0000011]
tmp1_V_11_0_loc_load  (load         ) [ 0000001]
tmp1_V_10_0_loc_load  (load         ) [ 0000001]
tmp1_V_11_4_loc_load  (load         ) [ 0000001]
tmp1_V_11_6_loc_load  (load         ) [ 0000001]
tmp1_V_5_0_loc_load   (load         ) [ 0000001]
tmp1_V_4_0_loc_load   (load         ) [ 0000001]
tmp1_V_2_0_loc_load   (load         ) [ 0000001]
tmp1_V_1_0_loc_load   (load         ) [ 0000001]
tmp1_V_0_0_loc_load   (load         ) [ 0000001]
tmp1_V_11_9_loc_load  (load         ) [ 0000001]
tmp1_V_11_11_loc_load (load         ) [ 0000001]
specinterface_ln0     (specinterface) [ 0000000]
call_ln31             (call         ) [ 0000000]
ret_ln131             (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="firstKernel_f_V_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="firstKernel_f_V_0_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="firstKernel_f_V_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_0_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="firstKernel_f_V_1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="firstKernel_f_V_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="firstKernel_f_V_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_1_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="firstKernel_f_V_2_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="firstKernel_f_V_2_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="firstKernel_f_V_2_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_2_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="firstKernel_f_V_3_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="firstKernel_f_V_3_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="firstKernel_f_V_3_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel_f_V_3_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="firstBias_f_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstBias_f_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_fix_Pipeline_Initialization_Conv1_Loop"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1_fix_Pipeline_Convolution1_loop"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="tmp1_V_11_11_loc_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_11_loc/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp1_V_11_9_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_9_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp1_V_0_0_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_0_0_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp1_V_1_0_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_1_0_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp1_V_2_0_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_2_0_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp1_V_4_0_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_4_0_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp1_V_5_0_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_5_0_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp1_V_11_6_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_6_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tmp1_V_11_4_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_4_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp1_V_10_0_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_10_0_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp1_V_11_0_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_V_11_0_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="input_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="4" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="0" index="3" bw="12" slack="0"/>
<pin id="113" dir="0" index="4" bw="12" slack="0"/>
<pin id="114" dir="0" index="5" bw="12" slack="0"/>
<pin id="115" dir="0" index="6" bw="12" slack="0"/>
<pin id="116" dir="0" index="7" bw="12" slack="0"/>
<pin id="117" dir="0" index="8" bw="12" slack="0"/>
<pin id="118" dir="0" index="9" bw="12" slack="0"/>
<pin id="119" dir="0" index="10" bw="12" slack="0"/>
<pin id="120" dir="0" index="11" bw="12" slack="0"/>
<pin id="121" dir="0" index="12" bw="12" slack="0"/>
<pin id="122" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="12" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="0" index="3" bw="12" slack="1"/>
<pin id="130" dir="0" index="4" bw="12" slack="0"/>
<pin id="131" dir="0" index="5" bw="12" slack="0"/>
<pin id="132" dir="0" index="6" bw="12" slack="0"/>
<pin id="133" dir="0" index="7" bw="12" slack="0"/>
<pin id="134" dir="0" index="8" bw="12" slack="0"/>
<pin id="135" dir="0" index="9" bw="12" slack="0"/>
<pin id="136" dir="0" index="10" bw="12" slack="0"/>
<pin id="137" dir="0" index="11" bw="12" slack="0"/>
<pin id="138" dir="0" index="12" bw="12" slack="0"/>
<pin id="139" dir="0" index="13" bw="16" slack="0"/>
<pin id="140" dir="0" index="14" bw="36" slack="0"/>
<pin id="141" dir="0" index="15" bw="19" slack="0"/>
<pin id="142" dir="0" index="16" bw="19" slack="0"/>
<pin id="143" dir="0" index="17" bw="20" slack="0"/>
<pin id="144" dir="0" index="18" bw="18" slack="0"/>
<pin id="145" dir="0" index="19" bw="18" slack="0"/>
<pin id="146" dir="0" index="20" bw="18" slack="0"/>
<pin id="147" dir="0" index="21" bw="18" slack="0"/>
<pin id="148" dir="0" index="22" bw="18" slack="0"/>
<pin id="149" dir="0" index="23" bw="18" slack="0"/>
<pin id="150" dir="0" index="24" bw="18" slack="0"/>
<pin id="151" dir="0" index="25" bw="19" slack="0"/>
<pin id="152" dir="0" index="26" bw="19" slack="0"/>
<pin id="153" dir="0" index="27" bw="22" slack="0"/>
<pin id="154" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp1_V_9_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp1_V_9/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp1_V_11_0_loc_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="4"/>
<pin id="177" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_0_loc_load/5 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp1_V_10_0_loc_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="4"/>
<pin id="181" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_10_0_loc_load/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp1_V_11_4_loc_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="12" slack="4"/>
<pin id="185" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_4_loc_load/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp1_V_11_6_loc_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="12" slack="4"/>
<pin id="189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_6_loc_load/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp1_V_5_0_loc_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="4"/>
<pin id="193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_5_0_loc_load/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp1_V_4_0_loc_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="4"/>
<pin id="197" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_4_0_loc_load/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="tmp1_V_2_0_loc_load_load_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="4"/>
<pin id="201" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_2_0_loc_load/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp1_V_1_0_loc_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="4"/>
<pin id="205" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_1_0_loc_load/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp1_V_0_0_loc_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="4"/>
<pin id="209" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_0_0_loc_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp1_V_11_9_loc_load_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="12" slack="4"/>
<pin id="213" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_9_loc_load/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp1_V_11_11_loc_load_load_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="4"/>
<pin id="217" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_V_11_11_loc_load/5 "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp1_V_11_11_loc_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="12" slack="0"/>
<pin id="221" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_11_loc "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp1_V_11_9_loc_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="12" slack="0"/>
<pin id="227" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_9_loc "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp1_V_0_0_loc_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="12" slack="0"/>
<pin id="233" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_0_0_loc "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp1_V_1_0_loc_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_1_0_loc "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp1_V_2_0_loc_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_2_0_loc "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp1_V_4_0_loc_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="12" slack="0"/>
<pin id="251" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_4_0_loc "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp1_V_5_0_loc_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="12" slack="0"/>
<pin id="257" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_5_0_loc "/>
</bind>
</comp>

<comp id="261" class="1005" name="tmp1_V_11_6_loc_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="12" slack="0"/>
<pin id="263" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_6_loc "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp1_V_11_4_loc_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_4_loc "/>
</bind>
</comp>

<comp id="273" class="1005" name="tmp1_V_10_0_loc_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_10_0_loc "/>
</bind>
</comp>

<comp id="279" class="1005" name="tmp1_V_11_0_loc_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="12" slack="0"/>
<pin id="281" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_V_11_0_loc "/>
</bind>
</comp>

<comp id="285" class="1005" name="input_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="1"/>
<pin id="287" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp1_V_9_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="1"/>
<pin id="292" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_V_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="30" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="30" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="30" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="94" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="125" pin=13"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="125" pin=14"/></net>

<net id="158"><net_src comp="4" pin="0"/><net_sink comp="125" pin=15"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="125" pin=16"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="125" pin=17"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="125" pin=18"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="125" pin=19"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="125" pin=20"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="125" pin=21"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="125" pin=22"/></net>

<net id="166"><net_src comp="20" pin="0"/><net_sink comp="125" pin=23"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="125" pin=24"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="125" pin=25"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="125" pin=26"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="125" pin=27"/></net>

<net id="174"><net_src comp="102" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="125" pin=4"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="125" pin=5"/></net>

<net id="194"><net_src comp="191" pin="1"/><net_sink comp="125" pin=7"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="125" pin=8"/></net>

<net id="202"><net_src comp="199" pin="1"/><net_sink comp="125" pin=10"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="125" pin=11"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="125" pin=12"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="125" pin=6"/></net>

<net id="218"><net_src comp="215" pin="1"/><net_sink comp="125" pin=9"/></net>

<net id="222"><net_src comp="50" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="228"><net_src comp="54" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="234"><net_src comp="58" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="108" pin=10"/></net>

<net id="236"><net_src comp="231" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="240"><net_src comp="62" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="108" pin=9"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="246"><net_src comp="66" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="108" pin=8"/></net>

<net id="248"><net_src comp="243" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="252"><net_src comp="70" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=7"/></net>

<net id="254"><net_src comp="249" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="258"><net_src comp="74" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="108" pin=6"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="264"><net_src comp="78" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="108" pin=5"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="270"><net_src comp="82" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="108" pin=4"/></net>

<net id="272"><net_src comp="267" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="276"><net_src comp="86" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="108" pin=3"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="282"><net_src comp="90" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="284"><net_src comp="279" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="288"><net_src comp="94" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="293"><net_src comp="171" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="125" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: out_0 | {5 6 }
	Port: firstKernel_f_V_0_0 | {}
	Port: firstKernel_f_V_0_1 | {}
	Port: firstKernel_f_V_0_2 | {}
	Port: firstKernel_f_V_1_0 | {}
	Port: firstKernel_f_V_1_1 | {}
	Port: firstKernel_f_V_1_2 | {}
	Port: firstKernel_f_V_2_0 | {}
	Port: firstKernel_f_V_2_1 | {}
	Port: firstKernel_f_V_2_2 | {}
	Port: firstKernel_f_V_3_0 | {}
	Port: firstKernel_f_V_3_1 | {}
	Port: firstKernel_f_V_3_2 | {}
	Port: firstBias_f_V | {}
 - Input state : 
	Port: convolution1_fix : input_r | {1 2 3 4 5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_0_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_1_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_2_2 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_0 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_1 | {5 6 }
	Port: convolution1_fix : firstKernel_f_V_3_2 | {5 6 }
	Port: convolution1_fix : firstBias_f_V | {5 6 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		input_load : 1
	State 4
		tmp1_V_9 : 1
	State 5
		call_ln31 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution1_fix_Pipeline_Initialization_Conv1_Loop_fu_108 |    0    |  1.588  |   166   |   441   |
|          |     grp_convolution1_fix_Pipeline_Convolution1_loop_fu_125     |    25   | 65.8238 |   5824  |   4428  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                         tmp1_V_9_fu_171                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    25   | 67.4118 |   5990  |   4869  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   input_addr_reg_285   |    9   |
| tmp1_V_0_0_loc_reg_231 |   12   |
| tmp1_V_10_0_loc_reg_273|   12   |
| tmp1_V_11_0_loc_reg_279|   12   |
|tmp1_V_11_11_loc_reg_219|   12   |
| tmp1_V_11_4_loc_reg_267|   12   |
| tmp1_V_11_6_loc_reg_261|   12   |
| tmp1_V_11_9_loc_reg_225|   12   |
| tmp1_V_1_0_loc_reg_237 |   12   |
| tmp1_V_2_0_loc_reg_243 |   12   |
| tmp1_V_4_0_loc_reg_249 |   12   |
| tmp1_V_5_0_loc_reg_255 |   12   |
|    tmp1_V_9_reg_290    |   12   |
+------------------------+--------+
|          Total         |   153  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   18   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   25   |   67   |  5990  |  4869  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   25   |   68   |  6143  |  4878  |
+-----------+--------+--------+--------+--------+
