0.6
2017.4
Dec 15 2017
20:57:24
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/imem_blk_ram/sim/imem_blk_ram.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,i2s_controller,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/synchronizer.v,,tone_generator,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/async_fifo.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/fifo.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,async_fifo,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/button_parser.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/edge_detector.v,,button_parser,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/debouncer.v,1523245572,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/UART_controller.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,debouncer,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/edge_detector.v,1523424351,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart.v,,edge_detector,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/fifo.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/branch_control.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,fifo,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/synchronizer.v,1523245572,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v,,synchronizer,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_receiver.v,,uart,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_receiver.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/z1top.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,uart_receiver,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_transmitter.v,1523328143,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/debouncer.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,uart_transmitter,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/bios_mem/sim/bios_mem.v,1523318288,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/button_parser.v,,bios_mem,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/dmem_blk_ram/dmem_blk_ram_sim_netlist.v,1522989664,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/bios_mem/sim/bios_mem.v,,dmem_blk_ram;dmem_blk_ram_blk_mem_gen_generic_cstr;dmem_blk_ram_blk_mem_gen_mux;dmem_blk_ram_blk_mem_gen_prim_width;dmem_blk_ram_blk_mem_gen_prim_width__parameterized0;dmem_blk_ram_blk_mem_gen_prim_width__parameterized1;dmem_blk_ram_blk_mem_gen_prim_width__parameterized10;dmem_blk_ram_blk_mem_gen_prim_width__parameterized11;dmem_blk_ram_blk_mem_gen_prim_width__parameterized12;dmem_blk_ram_blk_mem_gen_prim_width__parameterized13;dmem_blk_ram_blk_mem_gen_prim_width__parameterized14;dmem_blk_ram_blk_mem_gen_prim_width__parameterized2;dmem_blk_ram_blk_mem_gen_prim_width__parameterized3;dmem_blk_ram_blk_mem_gen_prim_width__parameterized4;dmem_blk_ram_blk_mem_gen_prim_width__parameterized5;dmem_blk_ram_blk_mem_gen_prim_width__parameterized6;dmem_blk_ram_blk_mem_gen_prim_width__parameterized7;dmem_blk_ram_blk_mem_gen_prim_width__parameterized8;dmem_blk_ram_blk_mem_gen_prim_width__parameterized9;dmem_blk_ram_blk_mem_gen_prim_wrapper;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized0;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized1;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized10;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized11;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized12;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized13;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized14;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized2;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized3;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized4;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized5;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized6;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized7;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized8;dmem_blk_ram_blk_mem_gen_prim_wrapper__parameterized9;dmem_blk_ram_blk_mem_gen_top;dmem_blk_ram_blk_mem_gen_v8_4_1;dmem_blk_ram_blk_mem_gen_v8_4_1_synth;glbl,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/memories/imem_blk_ram/sim/imem_blk_ram.v,1523334278,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/control_testbench.v,,imem_blk_ram,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v,1522994415,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,ALU,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,1522892559,verilog,,,,,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Riscv151.v,1523341843,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/instruction_decoder.v,,Riscv151,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/UART_controller.v,1523332640,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/audio/i2s_controller.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,UART_controller,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/branch_control.v,1523345423,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/reg_file.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,branch_control,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,control_unit,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/hazard_unit.v,1523260612,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/control_unit.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,haz_unit,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/hazard_unit.v,,instruction_decoder,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_control.v,1523341284,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/uart_transmitter.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,mem_control,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/mem_read_decoder.v,1523341540,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/audio/tone_generator.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,mem_read_decoder,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/reg_file.v,1522892559,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/ALU.v,,reg_file,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/assembly_testbench.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,ALU_testbench,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/bios_mem_testbench.v,,assembly_testbench,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/fifo_testbench.v,,bios_mem_testbench,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/control_testbench.v,1522994588,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/echo_testbench.v,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/Opcode.vh;/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/riscv_core/Opcode.vh,control_testbench,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core;../../../../vivado_final.srcs/sources_1/imports/riscv_core;../../../../vivado_final.srcs/sources_1/imports/src,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/ALU_testbench.v,,echo_integration_testbench,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/echo_integration_testbench.v,,echo_testbench,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/i2s_controller_testbench.v,,fifo_testbench,,,,,,,,
,,,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/testbenches/reg_file_testbench.v,,i2s_controller_testbench,,,,,,,,
,,,,,,reg_file_testbench,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/util.vh,1522892559,verilog,,,,,,,,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/z1top.v,1523425431,verilog,,/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/hardware/src/io_circuits/async_fifo.v,,z1top,,,../../../../../hardware/src;../../../../../hardware/src/riscv_core,,,,,
/home/cc/eecs151/sp18/class/eecs151-aar/sp18_team69/vivado_final/vivado_final.sim/sim_1/behav/xsim/glbl.v,1522892560,verilog,,,,,,,,,,,,
