{"vcs1":{"timestamp_begin":1682296640.555128604, "rt":0.78, "ut":0.24, "st":0.13}}
{"vcselab":{"timestamp_begin":1682296641.366550874, "rt":0.96, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682296642.353667911, "rt":1.58, "ut":0.06, "st":1.31}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682296640.264554542}
{"VCS_COMP_START_TIME": 1682296640.264554542}
{"VCS_COMP_END_TIME": 1682296644.533663419}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340776}}
{"stitch_vcselab": {"peak_mem": 238984}}
