#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sun Sep 10 23:53:02 2017
# Process ID: 14784
# Current directory: /home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.runs/synth_1
# Command line: vivado -log lab3_reg_file.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab3_reg_file.tcl
# Log file: /home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.runs/synth_1/lab3_reg_file.vds
# Journal file: /home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab3_reg_file.tcl -notrace
Command: synth_design -top lab3_reg_file -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14793 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1049.633 ; gain = 125.082 ; free physical = 4296 ; free virtual = 14081
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:790]
INFO: [Synth 8-3491] module 'xor1_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:731' bound to instance 'XLXI_132' of component 'xor1_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:832]
INFO: [Synth 8-638] synthesizing module 'xor1_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:737]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_1' of component 'XOR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:747]
INFO: [Synth 8-638] synthesizing module 'XOR2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-256] done synthesizing module 'XOR2' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_2' of component 'XOR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:752]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_3' of component 'XOR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:757]
INFO: [Synth 8-3491] module 'XOR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:45290' bound to instance 'XLXI_4' of component 'XOR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:762]
INFO: [Synth 8-256] done synthesizing module 'xor1_MUSER_lab3_reg_file' (2#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:737]
INFO: [Synth 8-3491] module 'mux8_4_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:600' bound to instance 'XLXI_133' of component 'mux8_4_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:837]
INFO: [Synth 8-638] synthesizing module 'mux8_4_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:610]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_1' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:645]
INFO: [Synth 8-638] synthesizing module 'AND2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-256] done synthesizing module 'AND2' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_2' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:650]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_3' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:655]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_4' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:660]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_5' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:665]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_6' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:670]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_7' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:675]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_8' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:680]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_9' of component 'OR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:685]
INFO: [Synth 8-638] synthesizing module 'OR2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502]
INFO: [Synth 8-256] done synthesizing module 'OR2' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_10' of component 'OR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:690]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_11' of component 'OR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:695]
INFO: [Synth 8-3491] module 'OR2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25502' bound to instance 'XLXI_12' of component 'OR2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:700]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_13' of component 'INV' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:705]
INFO: [Synth 8-638] synthesizing module 'INV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-256] done synthesizing module 'INV' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_14' of component 'INV' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:709]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_15' of component 'INV' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:713]
INFO: [Synth 8-3491] module 'INV' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17255' bound to instance 'XLXI_16' of component 'INV' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:717]
INFO: [Synth 8-256] done synthesizing module 'mux8_4_MUSER_lab3_reg_file' (6#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:610]
INFO: [Synth 8-3491] module 'regfile_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:187' bound to instance 'XLXI_134' of component 'regfile_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:846]
INFO: [Synth 8-638] synthesizing module 'regfile_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:201]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_89' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:328]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_90' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:333]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_91' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:338]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_92' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:343]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_93' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:348]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_94' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:353]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_95' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:358]
INFO: [Synth 8-3491] module 'AND2' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14' bound to instance 'XLXI_96' of component 'AND2' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:363]
INFO: [Synth 8-3491] module 'D3_8E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:74' bound to instance 'XLXI_97' of component 'D3_8E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:368]
INFO: [Synth 8-638] synthesizing module 'D3_8E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:93]
INFO: [Synth 8-226] default block is never used [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:103]
INFO: [Synth 8-256] done synthesizing module 'D3_8E_HXILINX_lab3_reg_file' (7#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:93]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_101' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:382]
INFO: [Synth 8-638] synthesizing module 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:46]
INFO: [Synth 8-226] default block is never used [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:55]
INFO: [Synth 8-256] done synthesizing module 'M8_1E_HXILINX_lab3_reg_file' (8#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:46]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_102' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:397]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_103' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:412]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_104' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:427]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_106' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:442]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_107' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:457]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_108' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:472]
INFO: [Synth 8-3491] module 'M8_1E_HXILINX_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:26' bound to instance 'XLXI_109' of component 'M8_1E_HXILINX_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:487]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_183' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:502]
INFO: [Synth 8-638] synthesizing module 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:146]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_1' of component 'FD' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:157]
INFO: [Synth 8-638] synthesizing module 'FD' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_2' of component 'FD' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:162]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_3' of component 'FD' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:167]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'FD' declared at '/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3723' bound to instance 'XLXI_4' of component 'FD' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:172]
INFO: [Synth 8-256] done synthesizing module 'registerlogic_MUSER_lab3_reg_file' (10#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:146]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_184' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:513]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_185' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:524]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_186' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:535]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_187' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:546]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_188' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:557]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_189' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:568]
INFO: [Synth 8-3491] module 'registerlogic_MUSER_lab3_reg_file' declared at '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:134' bound to instance 'XLXI_190' of component 'registerlogic_MUSER_lab3_reg_file' [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:579]
INFO: [Synth 8-256] done synthesizing module 'regfile_MUSER_lab3_reg_file' (11#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:201]
INFO: [Synth 8-256] done synthesizing module 'lab3_reg_file' (12#1) [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/sources_1/imports/lab3_reg_file/lab3_reg_file.vhf:790]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.109 ; gain = 165.559 ; free physical = 4252 ; free virtual = 14039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1090.109 ; gain = 165.559 ; free physical = 4251 ; free virtual = 14039
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/constrs_1/imports/Downloads/lab3_reg_file.xdc]
Finished Parsing XDC File [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/constrs_1/imports/Downloads/lab3_reg_file.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.srcs/constrs_1/imports/Downloads/lab3_reg_file.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab3_reg_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab3_reg_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  AND2 => LUT2: 16 instances
  FD => FDRE: 32 instances
  INV => LUT1: 4 instances
  OR2 => LUT2: 4 instances
  XOR2 => LUT2: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1381.469 ; gain = 0.000 ; free physical = 4043 ; free virtual = 13860
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.473 ; gain = 456.922 ; free physical = 4044 ; free virtual = 13861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.473 ; gain = 456.922 ; free physical = 4044 ; free virtual = 13861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.473 ; gain = 456.922 ; free physical = 4044 ; free virtual = 13861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.473 ; gain = 456.922 ; free physical = 4032 ; free virtual = 13849
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D3_8E_HXILINX_lab3_reg_file 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 4018 ; free virtual = 13837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3988 ; free virtual = 13815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |AND2  |    16|
|2     |INV   |     1|
|3     |LUT4  |     8|
|4     |LUT6  |    16|
|5     |MUXF7 |     8|
|6     |OR2   |     4|
|7     |XOR2  |     4|
|8     |FD    |    32|
|9     |IBUF  |    16|
|10    |OBUF  |    12|
+------+------+------+

Report Instance Areas: 
+------+-------------+------------------------------------+------+
|      |Instance     |Module                              |Cells |
+------+-------------+------------------------------------+------+
|1     |top          |                                    |   117|
|2     |  XLXI_132   |xor1_MUSER_lab3_reg_file            |     4|
|3     |  XLXI_133   |mux8_4_MUSER_lab3_reg_file          |    13|
|4     |  XLXI_134   |regfile_MUSER_lab3_reg_file         |    72|
|5     |    XLXI_183 |registerlogic_MUSER_lab3_reg_file   |     4|
|6     |    XLXI_184 |registerlogic_MUSER_lab3_reg_file_0 |     4|
|7     |    XLXI_185 |registerlogic_MUSER_lab3_reg_file_1 |     4|
|8     |    XLXI_186 |registerlogic_MUSER_lab3_reg_file_2 |    20|
|9     |    XLXI_187 |registerlogic_MUSER_lab3_reg_file_3 |     4|
|10    |    XLXI_188 |registerlogic_MUSER_lab3_reg_file_4 |     4|
|11    |    XLXI_189 |registerlogic_MUSER_lab3_reg_file_5 |     4|
|12    |    XLXI_190 |registerlogic_MUSER_lab3_reg_file_6 |    12|
|13    |    XLXI_97  |D3_8E_HXILINX_lab3_reg_file         |     8|
+------+-------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3980 ; free virtual = 13807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1381.477 ; gain = 85.477 ; free physical = 3982 ; free virtual = 13809
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1381.477 ; gain = 456.926 ; free physical = 3982 ; free virtual = 13809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  AND2 => LUT2: 16 instances
  FD => FDRE: 32 instances
  INV => LUT1: 1 instances
  OR2 => LUT2: 4 instances
  XOR2 => LUT2: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1381.477 ; gain = 389.422 ; free physical = 3975 ; free virtual = 13805
INFO: [Common 17-1381] The checkpoint '/home/kgopal/Desktop/Prarthit/lab3/viv/project_4/project_4.runs/synth_1/lab3_reg_file.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1405.484 ; gain = 0.000 ; free physical = 3970 ; free virtual = 13799
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 23:53:28 2017...
