
out/programa.elf:     file format elf32-littlearm
out/programa.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0019a9

Program Header:
0x70000001 off    0x00012940 vaddr 0x1a002940 paddr 0x1a002940 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010068 vaddr 0x10000068 paddr 0x10000068 align 2**16
         filesz 0x00000000 memsz 0x00000118 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002948 memsz 0x00002948 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002948 align 2**16
         filesz 0x00000068 memsz 0x00000068 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002940  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000068  10000000  1a002948  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020068  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020068  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020068  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
  6 .bss          00000118  10000068  10000068  00010068  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020068  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020068  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020068  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002940  1a002940  00012940  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020068  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020068  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020068  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020068  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020068  2**2
                  CONTENTS
 17 .noinit       00000000  10000180  10000180  00020068  2**2
                  CONTENTS
 18 .debug_info   00017238  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 0000375a  00000000  00000000  000372a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    000048c3  00000000  00000000  0003a9fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 00000710  00000000  00000000  0003f2bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000670  00000000  00000000  0003f9cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000a94f  00000000  00000000  0004003d  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b3f8  00000000  00000000  0004a98c  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001c6b4  00000000  00000000  00055d84  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      0000007f  00000000  00000000  00072438  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  000724b7  2**0
                  CONTENTS, READONLY
 28 .debug_frame  0000103c  00000000  00000000  000724f0  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000068 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002940 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000180 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 Ascensor.c
00000000 l    df *ABS*	00000000 MEFAscensorPuertas.c
00000000 l    df *ABS*	00000000 MEF_tecladoMatricial.c
1a0023a8 l     O .text	00000020 pinesTeclado
00000000 l    df *ABS*	00000000 Test.c
00000000 l    df *ABS*	00000000 driverDisplay.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a000f88 l     F .text	000000a0 pll_calc_divs
1a001028 l     F .text	00000100 pll_get_frac
1a001128 l     F .text	0000004c Chip_Clock_FindBaseClock
1a00139c l     F .text	00000022 Chip_Clock_GetDivRate
100000b8 l     O .bss	00000008 audio_usb_pll_freq
1a0026c4 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a002730 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a0016a8 l     F .text	0000002c Chip_UART_GetIndex
1a002778 l     O .text	00000008 UART_BClock
1a002780 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a001850 l     F .text	00000044 Board_LED_Init
1a002790 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a00279c l     O .text	0000000c InitClkStates
1a0027a8 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_delay.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001bbc l     F .text	00000034 gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a001ecc l     F .text	00000002 errorOcurred
1a001ece l     F .text	00000002 doNothing
10000028 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 
1a000300 l       .text	00000000 __CRP_WORD_END__
1a0002fc l       .text	00000000 __CRP_WORD_START__
1a0011c0 g     F .text	0000001c Chip_Clock_GetDividerSource
1a0008b8 g     F .text	00000118 ingresarDigito
1a001f50 g     F .text	00000044 TIMER2_IRQHandler
1a000184  w    F .text	00000002 DebugMon_Handler
1a00018a  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00018a  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
100000a8 g     O .bss	00000002 primerDigito
1a00018a  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00018a  w    F .text	00000002 I2C0_IRQHandler
1a00152a g     F .text	00000024 Chip_GPIO_SetDir
1a00076c g     F .text	00000114 ActualizaMEFPuerta
1a001b7c g     F .text	0000003e delayRead
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a001ea8 g     F .text	00000024 SysTick_Handler
100000b2 g     O .bss	00000001 secuenciaB
1a001728 g     F .text	00000040 Chip_UART_SetBaud
1a00018a  w    F .text	00000002 SDIO_IRQHandler
1a00018a  w    F .text	00000002 ATIMER_IRQHandler
10000160 g     O .bss	0000000a numeroEnString
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a002948 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00018a  w    F .text	00000002 I2C1_IRQHandler
100000d8 g     O .bss	00000018 timAbreCierraPuerta
1a000ba8 g     F .text	00000250 EstadoInterno
1a00018a  w    F .text	00000002 UART1_IRQHandler
1a00018a  w    F .text	00000002 GPIO5_IRQHandler
1a00018a  w    F .text	00000002 CAN1_IRQHandler
1000000c g     O .data	0000000a numeroadisplayB
53ff5ee6 g       *ABS*	00000000 __valid_user_code_checksum
1a002948 g       .ARM.exidx	00000000 _etext
1a00018a  w    F .text	00000002 USB1_IRQHandler
1000006e g     O .bss	00000001 pisoDestino
1a00018a  w    F .text	00000002 I2S0_IRQHandler
10000068 g     O .bss	00000004 flag1DW
100000f0 g     O .bss	00000018 timRetornoPB
1a001f94 g     F .text	00000044 TIMER3_IRQHandler
1a00143e g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001bc g     F .text	00000002 UART0_IRQHandler
1a0001aa g     F .text	00000012 bss_init
1a00018a  w    F .text	00000002 SGPIO_IRQHandler
1a002088 g     F .text	00000000 .hidden __aeabi_uldivmod
10000180 g       .noinit	00000000 _noinit
1a00206c g     F .text	00000018 uartWriteString
1000016c g     O .bss	00000004 SystemCoreClock
1a0016d4 g     F .text	00000054 Chip_UART_Init
1a00018a  w    F .text	00000002 ADC0_IRQHandler
1a001b5c g     F .text	00000020 delayConfig
100000b0 g     O .bss	00000001 centenasB
1a000180  w    F .text	00000002 UsageFault_Handler
1000009c g     O .bss	00000004 indice
1a001488 g     F .text	0000004c Chip_Clock_GetRate
1a00018a  w    F .text	00000002 GPIO6_IRQHandler
100000a4 g     O .bss	00000004 indiceTeclaPresionada
10000170 g     O .bss	00000008 tickCounter
1a001930 g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000b0c g     F .text	00000068 itoa
1a0020b8 g     F .text	000002dc .hidden __udivmoddi4
1a002788 g     O .text	00000004 ExtRateIn
1a00018a  w    F .text	00000002 IntDefaultHandler
1a000880 g     F .text	00000038 configurarTeclado
10000108 g     O .bss	00000001 estadoActualAsc
1a00018a  w    F .text	00000002 GPIO1_IRQHandler
1a001e24 g     F .text	00000078 tickConfig
1a00018a  w    F .text	00000002 SSP0_IRQHandler
1a001bf0 g     F .text	00000174 gpioConfig
100000aa g     O .bss	00000002 segundoDigito
1a002940 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1000006d g     O .bss	00000001 pisoActual
1a00018a  w    F .text	00000002 ADC1_IRQHandler
10000002 g     O .data	00000002 velPisoPiso
1a0018d0 g     F .text	00000028 Board_Init
10000004 g     O .data	00000004 pinesColumna
1a000114 g       .text	00000000 __data_section_table
1a00018a  w    F .text	00000002 RTC_IRQHandler
10000180 g       .bss	00000000 _ebss
1a001ed0 g     F .text	00000040 TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00018a  w    F .text	00000002 SPI_IRQHandler
10000110 g     O .bss	00000018 timPisoPiso
1a0009d0 g     F .text	00000044 guardarPisoSimple
1a00018a  w    F .text	00000002 LCD_IRQHandler
1a001174 g     F .text	0000004c Chip_Clock_EnableCrystal
1a001a30 g     F .text	000000ee boardConfig
1a000a14 g     F .text	00000058 guardarPisoDoble
10008000 g       *ABS*	00000000 __top_RamLoc32
1a000e40 g     F .text	00000058 SacaDigito
1a00018c g     F .text	0000001e data_init
10000098 g     O .bss	00000002 confirmar
10000128 g     O .bss	00000001 estadoActualPuerta
1a001f10 g     F .text	00000040 TIMER1_IRQHandler
1a002084 g     F .text	00000002 UART2_IRQHandler
1a001330 g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001b1e g     F .text	00000004 sAPI_NullFuncPtr
1a00203c g     F .text	00000030 uartWriteByte
1a001e0e g     F .text	00000016 gpioToggle
1a00018a  w    F .text	00000002 GPIO2_IRQHandler
1a001418 g     F .text	00000026 Chip_Clock_GetBaseClock
1a00036c g     F .text	00000038 InicializarMEFAsc
10000068 g       .bss	00000000 _bss
1a00018a  w    F .text	00000002 I2S1_IRQHandler
1a000300 g     F .text	0000000a IntTimer
1a001528 g     F .text	00000002 Chip_GPIO_Init
1a00278c g     O .text	00000004 OscRateIn
10000180 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00018a  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a000a6c g     F .text	00000018 cancelar
1a002394  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00018a  w    F .text	00000002 USB0_IRQHandler
1a00018a  w    F .text	00000002 GPIO3_IRQHandler
1a00018a  w    F .text	00000002 SCT_IRQHandler
1a0011dc g     F .text	0000001c Chip_Clock_GetDividerDivisor
100000b3 g     O .bss	00000001 unidadesB
10000018 g     O .data	00000004 quedisplayB
1a000a84 g     F .text	00000088 actualizarMEF_tecladoMatricial
1a002398 g     F .text	00000010 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a00030c g     F .text	00000060 main
1a00018a  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a0003f8 g     F .text	0000005c CargaNuevoPiso
10000130 g     O .bss	00000018 timAlarPuerta
1a00018a  w    F .text	00000002 GPIO7_IRQHandler
1a00144c g     F .text	0000003c Chip_Clock_EnableOpts
1a002808 g     O .text	00000136 gpioPinsConfig
1a000454 g     F .text	00000318 ActualizarMEFAsc
1a0003a4 g     F .text	00000054 InicializarMEFPuerta
1a0011f8 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0014d4 g     F .text	00000054 fpuInit
1a0012b0 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001a24 g     F .text	0000000c SystemInit
1a00018a  w    F .text	00000002 SPIFI_IRQHandler
1a001b24 g     F .text	00000038 delay
1a00018a  w    F .text	00000002 QEI_IRQHandler
10000070 g     O .bss	00000028 almacenarPisos
1a000150 g       .text	00000000 __bss_section_table
1a001d64 g     F .text	00000056 gpioWrite
1a0018f8 g     F .text	00000038 Board_SetupMuxing
1a001768 g     F .text	000000e8 Chip_UART_SetBaudFDR
1a001e9c g     F .text	0000000c tickRead
10000178 g     O .bss	00000008 tickRateMS
1000001c g     O .data	00000008 segmentosdisplayB
1a00018a  w    F .text	00000002 ETH_IRQHandler
10000024 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1000006c g     O .bss	00000001 pideConfiguracion
1a00018a  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a000b74 g     F .text	00000034 uartWriteMiDato
10000180 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a001fd8 g     F .text	00000064 uartConfig
1a00018a  w    F .text	00000002 GINT0_IRQHandler
100000ac g     O .bss	00000004 pasos
100000b4 g     O .bss	00000001 unidadesmilB
1a000ed8 g     F .text	0000009c PonPisoActualDisplay
1a00018a  w    F .text	00000002 DAC_IRQHandler
1a0018a8 g     F .text	00000028 Board_Debug_Init
10000068 g       .data	00000000 _edata
1a00018a  w    F .text	00000002 M0SUB_IRQHandler
10000008 g     O .data	00000004 pinesFila
1a001550 g     F .text	00000158 Chip_SetupCoreClock
1a00018a  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a0019a8 g     F .text	0000007c ResetISR
1a000f74 g     F .text	00000014 SystemCoreClockUpdate
1a00018a  w    F .text	00000002 DMA_IRQHandler
1a00018a  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
10000148 g     O .bss	00000018 timPuertaAbierta
100000a0 g     O .bss	00000004 indiceTeclaGuardar
1a002394  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a002086 g     F .text	00000002 UART3_IRQHandler
1a00018a  w    F .text	00000002 MCPWM_IRQHandler
1a00018a  w    F .text	00000002 M0APP_IRQHandler
1a001dba g     F .text	00000054 gpioRead
100000c0 g     O .bss	00000018 timSerial
1a000e98 g     F .text	00000040 ConvierteByte
1a00018a  w    F .text	00000002 GINT1_IRQHandler
1a001894 g     F .text	00000014 Board_UART_Init
1a000df8 g     F .text	00000048 ConfigDisplay
1a0013c0 g     F .text	00000058 Chip_Clock_SetBaseClock
1a00018a  w    F .text	00000002 GPIO4_IRQHandler
10000000 g     O .data	00000002 velAbreCierraPuerta
1a00199c g     F .text	0000000c Board_SystemInit
100000b1 g     O .bss	00000001 decenasB



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a9 19 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a e6 5e ff 53     }............^.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	a9 1e 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00004c:	00 00 00 00 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00005c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00006c:	8b 01 00 1a d1 1e 00 1a 11 1f 00 1a 51 1f 00 1a     ............Q...
1a00007c:	95 1f 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00008c:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a00009c:	8b 01 00 1a bd 01 00 1a 8b 01 00 1a 85 20 00 1a     ............. ..
1a0000ac:	87 20 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     . ..............
1a0000bc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000cc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000dc:	8b 01 00 1a 8b 01 00 1a 8b 01 00 1a 8b 01 00 1a     ................
1a0000ec:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a0000fc:	8b 01 00 1a 00 00 00 00 8b 01 00 1a 8b 01 00 1a     ................
1a00010c:	8b 01 00 1a 8b 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002948 	.word	0x1a002948
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000068 	.word	0x00000068
1a000120:	1a002948 	.word	0x1a002948
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002948 	.word	0x1a002948
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002948 	.word	0x1a002948
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002948 	.word	0x1a002948
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000068 	.word	0x10000068
1a000154:	00000118 	.word	0x00000118
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
//*****************************************************************************
// Default exception handlers. Override the ones here by defining your own
// handler routines in your application code.
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
    while (1) {
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <ADC0_IRQHandler>:
// Processor ends up here if an unexpected interrupt occurs or a specific
// handler is not present in the application code.
//
//*****************************************************************************
__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
1a00018a:	e7fe      	b.n	1a00018a <ADC0_IRQHandler>

1a00018c <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018c:	2300      	movs	r3, #0
1a00018e:	4293      	cmp	r3, r2
1a000190:	d20a      	bcs.n	1a0001a8 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000192:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000194:	6804      	ldr	r4, [r0, #0]
1a000196:	600c      	str	r4, [r1, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a000198:	3304      	adds	r3, #4
        *pulDest++ = *pulSrc++;
1a00019a:	3004      	adds	r0, #4
1a00019c:	3104      	adds	r1, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019e:	4293      	cmp	r3, r2
1a0001a0:	d3f8      	bcc.n	1a000194 <data_init+0x8>
}
1a0001a2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a6:	4770      	bx	lr
1a0001a8:	4770      	bx	lr

1a0001aa <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001aa:	2300      	movs	r3, #0
1a0001ac:	e003      	b.n	1a0001b6 <bss_init+0xc>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	6002      	str	r2, [r0, #0]
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b2:	3304      	adds	r3, #4
        *pulDest++ = 0;
1a0001b4:	3004      	adds	r0, #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b6:	428b      	cmp	r3, r1
1a0001b8:	d3f9      	bcc.n	1a0001ae <bss_init+0x4>
}
1a0001ba:	4770      	bx	lr

1a0001bc <UART0_IRQHandler>:
/*==================[ISR external functions definition]======================*/

__attribute__ ((section(".after_vectors")))

/* 0x28 0x000000A0 - Handler for ISR UART0 (IRQ 24) */
void UART0_IRQHandler(void){
1a0001bc:	4770      	bx	lr
1a0001be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fe:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000202:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000206:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000212:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000216:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000222:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000226:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000232:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000236:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000242:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000246:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000252:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000256:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000262:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000266:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000272:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000276:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000282:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000286:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000292:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000296:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029a:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029e:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002aa:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ae:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ba:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002be:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ca:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ce:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002da:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002de:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ea:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ee:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f2:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f6:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002fa:	Address 0x1a0002fa is out of bounds.


1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <IntTimer>:

//*************************************************************************************************
//			Interrupci贸n cada 5ms
//*************************************************************************************************
bool_t IntTimer (void *ptr)
{
1a000300:	b508      	push	{r3, lr}

PonPisoActualDisplay();
1a000302:	f000 fde9 	bl	1a000ed8 <PonPisoActualDisplay>
	

return 1;
}
1a000306:	2001      	movs	r0, #1
1a000308:	bd08      	pop	{r3, pc}
1a00030a:	Address 0x1a00030a is out of bounds.


1a00030c <main>:


/*==================[funcion principal]======================================*/

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a00030c:	b508      	push	{r3, lr}

// ---------- CONFIGURACIONES ------------------------------
// Inicializar y configurar la plataforma
boardConfig();   
1a00030e:	f001 fb8f 	bl	1a001a30 <boardConfig>

// Interupcion cada 5ms.
tickConfig (5, IntTimer);
1a000312:	4a14      	ldr	r2, [pc, #80]	; (1a000364 <main+0x58>)
1a000314:	2005      	movs	r0, #5
1a000316:	2100      	movs	r1, #0
1a000318:	f001 fd84 	bl	1a001e24 <tickConfig>

ConfigDisplay(); // Configuraci贸n de pines para el display 7 segmentos
1a00031c:	f000 fd6c 	bl	1a000df8 <ConfigDisplay>


configurarTeclado(); // Configurar teclado matricial
1a000320:	f000 faae 	bl	1a000880 <configurarTeclado>


// Se inicializa la MEF que maneja el ascensor.
InicializarMEFAsc();
1a000324:	f000 f822 	bl	1a00036c <InicializarMEFAsc>

// Se inicializa la MEF que maneja la puerta del ascensor.
InicializarMEFPuerta();
1a000328:	f000 f83c 	bl	1a0003a4 <InicializarMEFPuerta>



// UART_USB a 115200 baudios.
uartConfig( UART_USB, 115200 );
1a00032c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000330:	2000      	movs	r0, #0
1a000332:	f001 fe51 	bl	1a001fd8 <uartConfig>
delayConfig(&timSerial, 200);   
1a000336:	22c8      	movs	r2, #200	; 0xc8
1a000338:	2300      	movs	r3, #0
1a00033a:	480b      	ldr	r0, [pc, #44]	; (1a000368 <main+0x5c>)
1a00033c:	f001 fc0e 	bl	1a001b5c <delayConfig>
// ---------- REPETIR POR SIEMPRE --------------------------
while(TRUE)
{      

// Funci贸n Actualizar MEF del Teclado.
actualizarMEF_tecladoMatricial();
1a000340:	f000 fba0 	bl	1a000a84 <actualizarMEF_tecladoMatricial>

// Funci贸n Actualizar MEF del Ascensor.
ActualizarMEFAsc();
1a000344:	f000 f886 	bl	1a000454 <ActualizarMEFAsc>


// Funci贸n Actualizar MEF de las Puertas.
ActualizaMEFPuerta();
1a000348:	f000 fa10 	bl	1a00076c <ActualizaMEFPuerta>


if (delayRead(&timSerial))
1a00034c:	4806      	ldr	r0, [pc, #24]	; (1a000368 <main+0x5c>)
1a00034e:	f001 fc15 	bl	1a001b7c <delayRead>
1a000352:	2800      	cmp	r0, #0
1a000354:	d0f4      	beq.n	1a000340 <main+0x34>
	{
	EstadoInterno();
1a000356:	f000 fc27 	bl	1a000ba8 <EstadoInterno>
	
	if (!gpioRead(TEC4))
1a00035a:	2027      	movs	r0, #39	; 0x27
1a00035c:	f001 fd2d 	bl	1a001dba <gpioRead>
1a000360:	e7ee      	b.n	1a000340 <main+0x34>
1a000362:	bf00      	nop
1a000364:	1a000301 	.word	0x1a000301
1a000368:	100000c0 	.word	0x100000c0

1a00036c <InicializarMEFAsc>:

//*********************************************************************************************************************
//		Funcin inicializar MEF del ascensor
//*********************************************************************************************************************
void InicializarMEFAsc(void)
{
1a00036c:	b508      	push	{r3, lr}
// Estado inicial.
estadoActualAsc = EN_PLANTA_BAJA;
1a00036e:	2200      	movs	r2, #0
1a000370:	4b08      	ldr	r3, [pc, #32]	; (1a000394 <InicializarMEFAsc+0x28>)
1a000372:	701a      	strb	r2, [r3, #0]
gpioWrite (LED_PBDETENIDO, 1);
1a000374:	2101      	movs	r1, #1
1a000376:	202d      	movs	r0, #45	; 0x2d
1a000378:	f001 fcf4 	bl	1a001d64 <gpioWrite>


// Se Configura el tiempo de desplazamiento del ascensor.
delayConfig(&timPisoPiso, velPisoPiso);   
1a00037c:	4b06      	ldr	r3, [pc, #24]	; (1a000398 <InicializarMEFAsc+0x2c>)
1a00037e:	881a      	ldrh	r2, [r3, #0]
1a000380:	2300      	movs	r3, #0
1a000382:	4806      	ldr	r0, [pc, #24]	; (1a00039c <InicializarMEFAsc+0x30>)
1a000384:	f001 fbea 	bl	1a001b5c <delayConfig>

// Se Configura el tiempo de espera para retornar a la PB.
//delayConfig(&timRetornoPB, TRETORNOPB);   

// Resetea flag que indica ejecucion unica de bloque dentro de estado PARADO.
Clr_AscParadoFlag;
1a000388:	4a05      	ldr	r2, [pc, #20]	; (1a0003a0 <InicializarMEFAsc+0x34>)
1a00038a:	6813      	ldr	r3, [r2, #0]
1a00038c:	f023 0301 	bic.w	r3, r3, #1
1a000390:	6013      	str	r3, [r2, #0]
1a000392:	bd08      	pop	{r3, pc}
1a000394:	10000108 	.word	0x10000108
1a000398:	10000002 	.word	0x10000002
1a00039c:	10000110 	.word	0x10000110
1a0003a0:	10000068 	.word	0x10000068

1a0003a4 <InicializarMEFPuerta>:

//*********************************************************************************************************************
//		Funcin inicializar MEF de la puerta del ascensor
//*********************************************************************************************************************
void InicializarMEFPuerta(void)
{
1a0003a4:	b508      	push	{r3, lr}
// Estado inicial.
estadoActualPuerta = PUERTA_CERRADA;
1a0003a6:	2200      	movs	r2, #0
1a0003a8:	4b0d      	ldr	r3, [pc, #52]	; (1a0003e0 <InicializarMEFPuerta+0x3c>)
1a0003aa:	701a      	strb	r2, [r3, #0]

// Se Configura el tiempo para el parpadeo del led de alarma indicador de puerta abierta, 0,5seg.
delayConfig(&timAlarPuerta, TALARMAPUERTA);   
1a0003ac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
1a0003b0:	2300      	movs	r3, #0
1a0003b2:	480c      	ldr	r0, [pc, #48]	; (1a0003e4 <InicializarMEFPuerta+0x40>)
1a0003b4:	f001 fbd2 	bl	1a001b5c <delayConfig>

// Se configura tiempo de apertura de la puerta.
delayConfig(&timAbreCierraPuerta, velAbreCierraPuerta);   
1a0003b8:	4b0b      	ldr	r3, [pc, #44]	; (1a0003e8 <InicializarMEFPuerta+0x44>)
1a0003ba:	881a      	ldrh	r2, [r3, #0]
1a0003bc:	2300      	movs	r3, #0
1a0003be:	480b      	ldr	r0, [pc, #44]	; (1a0003ec <InicializarMEFPuerta+0x48>)
1a0003c0:	f001 fbcc 	bl	1a001b5c <delayConfig>

// Se configura tiempo que queda la puerta abierta.
delayConfig(&timPuertaAbierta, TPUETAABIERTA);   
1a0003c4:	f241 3288 	movw	r2, #5000	; 0x1388
1a0003c8:	2300      	movs	r3, #0
1a0003ca:	4809      	ldr	r0, [pc, #36]	; (1a0003f0 <InicializarMEFPuerta+0x4c>)
1a0003cc:	f001 fbc6 	bl	1a001b5c <delayConfig>

// Se configura tiempo que espera antes de retornar a Planta Baja.
delayConfig(&timRetornoPB, TRETORNOPB);
1a0003d0:	f242 7210 	movw	r2, #10000	; 0x2710
1a0003d4:	2300      	movs	r3, #0
1a0003d6:	4807      	ldr	r0, [pc, #28]	; (1a0003f4 <InicializarMEFPuerta+0x50>)
1a0003d8:	f001 fbc0 	bl	1a001b5c <delayConfig>
1a0003dc:	bd08      	pop	{r3, pc}
1a0003de:	bf00      	nop
1a0003e0:	10000128 	.word	0x10000128
1a0003e4:	10000130 	.word	0x10000130
1a0003e8:	10000000 	.word	0x10000000
1a0003ec:	100000d8 	.word	0x100000d8
1a0003f0:	10000148 	.word	0x10000148
1a0003f4:	100000f0 	.word	0x100000f0

1a0003f8 <CargaNuevoPiso>:
void CargaNuevoPiso(void)
{
uint8_t i ;

// Si indice es distinto de cero significa que hay algun piso cargado en el buffer.
if (indice)
1a0003f8:	4b11      	ldr	r3, [pc, #68]	; (1a000440 <CargaNuevoPiso+0x48>)
1a0003fa:	681b      	ldr	r3, [r3, #0]
1a0003fc:	b1f3      	cbz	r3, 1a00043c <CargaNuevoPiso+0x44>
	{
	// Si el piso actual es distinto del piso destino, se lo fija como nuevo, si no solo se desplaza el buffer.
	if (pisoActual != almacenarPisos[0])
1a0003fe:	4a11      	ldr	r2, [pc, #68]	; (1a000444 <CargaNuevoPiso+0x4c>)
1a000400:	f992 1000 	ldrsb.w	r1, [r2]
1a000404:	4a10      	ldr	r2, [pc, #64]	; (1a000448 <CargaNuevoPiso+0x50>)
1a000406:	6812      	ldr	r2, [r2, #0]
1a000408:	4291      	cmp	r1, r2
1a00040a:	d006      	beq.n	1a00041a <CargaNuevoPiso+0x22>
		{
		pisoDestino = almacenarPisos[0];
1a00040c:	490f      	ldr	r1, [pc, #60]	; (1a00044c <CargaNuevoPiso+0x54>)
1a00040e:	700a      	strb	r2, [r1, #0]
		Set_PideNuevoPisoFlag;
1a000410:	490f      	ldr	r1, [pc, #60]	; (1a000450 <CargaNuevoPiso+0x58>)
1a000412:	680a      	ldr	r2, [r1, #0]
1a000414:	f042 0210 	orr.w	r2, r2, #16
1a000418:	600a      	str	r2, [r1, #0]
		}
	indice--;
1a00041a:	3b01      	subs	r3, #1
1a00041c:	4a08      	ldr	r2, [pc, #32]	; (1a000440 <CargaNuevoPiso+0x48>)
1a00041e:	6013      	str	r3, [r2, #0]
	for (i=0; i<9; i++)
1a000420:	2300      	movs	r3, #0
1a000422:	e006      	b.n	1a000432 <CargaNuevoPiso+0x3a>
		almacenarPisos[i] = almacenarPisos[i+1];
1a000424:	1c5a      	adds	r2, r3, #1
1a000426:	4908      	ldr	r1, [pc, #32]	; (1a000448 <CargaNuevoPiso+0x50>)
1a000428:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
1a00042c:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
	for (i=0; i<9; i++)
1a000430:	b2d3      	uxtb	r3, r2
1a000432:	2b08      	cmp	r3, #8
1a000434:	d9f6      	bls.n	1a000424 <CargaNuevoPiso+0x2c>
	almacenarPisos[9] = 0;
1a000436:	2200      	movs	r2, #0
1a000438:	4b03      	ldr	r3, [pc, #12]	; (1a000448 <CargaNuevoPiso+0x50>)
1a00043a:	625a      	str	r2, [r3, #36]	; 0x24
1a00043c:	4770      	bx	lr
1a00043e:	bf00      	nop
1a000440:	1000009c 	.word	0x1000009c
1a000444:	1000006d 	.word	0x1000006d
1a000448:	10000070 	.word	0x10000070
1a00044c:	1000006e 	.word	0x1000006e
1a000450:	10000068 	.word	0x10000068

1a000454 <ActualizarMEFAsc>:

//*********************************************************************************************************************
//		Funcin Actualizar MEF del Ascensor
//*********************************************************************************************************************
void ActualizarMEFAsc(void)
{
1a000454:	b510      	push	{r4, lr}


	

switch(estadoActualAsc)
1a000456:	4ba8      	ldr	r3, [pc, #672]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a000458:	781b      	ldrb	r3, [r3, #0]
1a00045a:	2b05      	cmp	r3, #5
1a00045c:	f200 817c 	bhi.w	1a000758 <ActualizarMEFAsc+0x304>
1a000460:	e8df f013 	tbh	[pc, r3, lsl #1]
1a000464:	004d0006 	.word	0x004d0006
1a000468:	00ab007c 	.word	0x00ab007c
1a00046c:	01760113 	.word	0x01760113
	{
	case EN_PLANTA_BAJA:
		// Se solicita la apertura de puertas, una sola vez.
		if (!Ask_PidioAperturaFlag)
1a000470:	4ba2      	ldr	r3, [pc, #648]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000472:	681b      	ldr	r3, [r3, #0]
1a000474:	f013 0f08 	tst.w	r3, #8
1a000478:	d108      	bne.n	1a00048c <ActualizarMEFAsc+0x38>
			{
			Set_PidioAperturaFlag;
1a00047a:	4ba0      	ldr	r3, [pc, #640]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a00047c:	681a      	ldr	r2, [r3, #0]
1a00047e:	f042 0208 	orr.w	r2, r2, #8
1a000482:	601a      	str	r2, [r3, #0]
			Set_AbrePuertasFlag;
1a000484:	681a      	ldr	r2, [r3, #0]
1a000486:	f042 0202 	orr.w	r2, r2, #2
1a00048a:	601a      	str	r2, [r3, #0]
			}
		// Consulta si hay algun piso pendiente en el buffer, si es asi lo obtiene.
		CargaNuevoPiso();
1a00048c:	f7ff ffb4 	bl	1a0003f8 <CargaNuevoPiso>
		
		if (Ask_PideNuevoPisoFlag)
1a000490:	4b9a      	ldr	r3, [pc, #616]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000492:	681b      	ldr	r3, [r3, #0]
1a000494:	f013 0f10 	tst.w	r3, #16
1a000498:	d014      	beq.n	1a0004c4 <ActualizarMEFAsc+0x70>
			{
			if (estadoActualPuerta == PUERTA_ABIERTA)
1a00049a:	4b99      	ldr	r3, [pc, #612]	; (1a000700 <ActualizarMEFAsc+0x2ac>)
1a00049c:	781b      	ldrb	r3, [r3, #0]
1a00049e:	2b02      	cmp	r3, #2
1a0004a0:	d01a      	beq.n	1a0004d8 <ActualizarMEFAsc+0x84>
				Set_CierraPuertasFlag;			// Pide cerrar puertas.
			
			
			if (estadoActualPuerta == PUERTA_CERRADA)
1a0004a2:	b97b      	cbnz	r3, 1a0004c4 <ActualizarMEFAsc+0x70>
				{
				if (pisoActual < pisoDestino)
1a0004a4:	4b97      	ldr	r3, [pc, #604]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a0004a6:	f993 2000 	ldrsb.w	r2, [r3]
1a0004aa:	4b97      	ldr	r3, [pc, #604]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a0004ac:	f993 3000 	ldrsb.w	r3, [r3]
1a0004b0:	429a      	cmp	r2, r3
1a0004b2:	da17      	bge.n	1a0004e4 <ActualizarMEFAsc+0x90>
					{
					
					// El piso destino se encuentra arriba.
					estadoActualAsc = SUBIENDO;
1a0004b4:	2201      	movs	r2, #1
1a0004b6:	4b90      	ldr	r3, [pc, #576]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a0004b8:	701a      	strb	r2, [r3, #0]
					Clr_PidioAperturaFlag;
1a0004ba:	4a90      	ldr	r2, [pc, #576]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0004bc:	6813      	ldr	r3, [r2, #0]
1a0004be:	f023 0308 	bic.w	r3, r3, #8
1a0004c2:	6013      	str	r3, [r2, #0]
					}
				}
			}
		
		// Se consulta si pide modo Configuracion.
		if (pideConfiguracion)//COMPLETAR!!!
1a0004c4:	4b91      	ldr	r3, [pc, #580]	; (1a00070c <ActualizarMEFAsc+0x2b8>)
1a0004c6:	f993 3000 	ldrsb.w	r3, [r3]
1a0004ca:	2b00      	cmp	r3, #0
1a0004cc:	f000 8146 	beq.w	1a00075c <ActualizarMEFAsc+0x308>
			{
			estadoActualAsc = MODO_CONFIGURACION;
1a0004d0:	2205      	movs	r2, #5
1a0004d2:	4b89      	ldr	r3, [pc, #548]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a0004d4:	701a      	strb	r2, [r3, #0]
1a0004d6:	bd10      	pop	{r4, pc}
				Set_CierraPuertasFlag;			// Pide cerrar puertas.
1a0004d8:	4988      	ldr	r1, [pc, #544]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0004da:	680a      	ldr	r2, [r1, #0]
1a0004dc:	f042 0204 	orr.w	r2, r2, #4
1a0004e0:	600a      	str	r2, [r1, #0]
1a0004e2:	e7de      	b.n	1a0004a2 <ActualizarMEFAsc+0x4e>
					Set_CierraPuertasFlag;
1a0004e4:	4b85      	ldr	r3, [pc, #532]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0004e6:	681a      	ldr	r2, [r3, #0]
1a0004e8:	f042 0204 	orr.w	r2, r2, #4
1a0004ec:	601a      	str	r2, [r3, #0]
					estadoActualAsc = BAJANDO;
1a0004ee:	2102      	movs	r1, #2
1a0004f0:	4a81      	ldr	r2, [pc, #516]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a0004f2:	7011      	strb	r1, [r2, #0]
					Clr_PidioAperturaFlag;
1a0004f4:	681a      	ldr	r2, [r3, #0]
1a0004f6:	f022 0208 	bic.w	r2, r2, #8
1a0004fa:	601a      	str	r2, [r3, #0]
1a0004fc:	e7e2      	b.n	1a0004c4 <ActualizarMEFAsc+0x70>

		break;
			
	case SUBIENDO:
		// Se cerraron las puertas cambia de estado?
		if (estadoActualPuerta == PUERTA_CERRADA)
1a0004fe:	4b80      	ldr	r3, [pc, #512]	; (1a000700 <ActualizarMEFAsc+0x2ac>)
1a000500:	781b      	ldrb	r3, [r3, #0]
1a000502:	2b00      	cmp	r3, #0
1a000504:	f040 812a 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
			{
			gpioWrite (LED_PBDETENIDO, 0);
1a000508:	2100      	movs	r1, #0
1a00050a:	202d      	movs	r0, #45	; 0x2d
1a00050c:	f001 fc2a 	bl	1a001d64 <gpioWrite>
			gpioWrite (LED_ASCMOVIENDO, 1);
1a000510:	2101      	movs	r1, #1
1a000512:	202a      	movs	r0, #42	; 0x2a
1a000514:	f001 fc26 	bl	1a001d64 <gpioWrite>
	
			// SALIDA EN EL ESTADO:
			// Se hace subir el ascensor, demorara en subir lo configurado en "velPisoPiso".
			if (delayRead(&timPisoPiso))
1a000518:	487d      	ldr	r0, [pc, #500]	; (1a000710 <ActualizarMEFAsc+0x2bc>)
1a00051a:	f001 fb2f 	bl	1a001b7c <delayRead>
1a00051e:	2800      	cmp	r0, #0
1a000520:	f000 811c 	beq.w	1a00075c <ActualizarMEFAsc+0x308>
				{
				pisoActual = pisoActual + 1;
1a000524:	4a77      	ldr	r2, [pc, #476]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a000526:	7813      	ldrb	r3, [r2, #0]
1a000528:	3301      	adds	r3, #1
1a00052a:	b25b      	sxtb	r3, r3
1a00052c:	7013      	strb	r3, [r2, #0]
				//Se consulta si llego.
				if (pisoActual == pisoDestino)
1a00052e:	4a76      	ldr	r2, [pc, #472]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a000530:	f992 2000 	ldrsb.w	r2, [r2]
1a000534:	4293      	cmp	r3, r2
1a000536:	f040 8111 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
					{
					// CAMBIO DE ESTADO:
					estadoActualAsc = PARADO;
1a00053a:	2203      	movs	r2, #3
1a00053c:	4b6e      	ldr	r3, [pc, #440]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a00053e:	701a      	strb	r2, [r3, #0]
					Clr_PideNuevoPisoFlag;
1a000540:	4a6e      	ldr	r2, [pc, #440]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000542:	6813      	ldr	r3, [r2, #0]
1a000544:	f023 0310 	bic.w	r3, r3, #16
1a000548:	6013      	str	r3, [r2, #0]
					gpioWrite (LED_ASCMOVIENDO, 0);
1a00054a:	2100      	movs	r1, #0
1a00054c:	202a      	movs	r0, #42	; 0x2a
1a00054e:	f001 fc09 	bl	1a001d64 <gpioWrite>
					gpioWrite (LED_PBDETENIDO, 1);
1a000552:	2101      	movs	r1, #1
1a000554:	202d      	movs	r0, #45	; 0x2d
1a000556:	f001 fc05 	bl	1a001d64 <gpioWrite>
1a00055a:	bd10      	pop	{r4, pc}
			}
		break;

	case BAJANDO:
		// Se cerraron las puertas cambia de estado?
		if (estadoActualPuerta == PUERTA_CERRADA)
1a00055c:	4b68      	ldr	r3, [pc, #416]	; (1a000700 <ActualizarMEFAsc+0x2ac>)
1a00055e:	781b      	ldrb	r3, [r3, #0]
1a000560:	2b00      	cmp	r3, #0
1a000562:	f040 80fb 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
			{
			gpioWrite (LED_PBDETENIDO, 0);
1a000566:	2100      	movs	r1, #0
1a000568:	202d      	movs	r0, #45	; 0x2d
1a00056a:	f001 fbfb 	bl	1a001d64 <gpioWrite>
			gpioWrite (LED_ASCMOVIENDO, 1);
1a00056e:	2101      	movs	r1, #1
1a000570:	202a      	movs	r0, #42	; 0x2a
1a000572:	f001 fbf7 	bl	1a001d64 <gpioWrite>
		
			// SALIDA EN EL ESTADO:
			// Se hace bajar el ascensor, demorara en subir lo configurado en "velPisoPiso".
			if (delayRead(&timPisoPiso))
1a000576:	4866      	ldr	r0, [pc, #408]	; (1a000710 <ActualizarMEFAsc+0x2bc>)
1a000578:	f001 fb00 	bl	1a001b7c <delayRead>
1a00057c:	2800      	cmp	r0, #0
1a00057e:	f000 80ed 	beq.w	1a00075c <ActualizarMEFAsc+0x308>
				{
				pisoActual = pisoActual - 1;
1a000582:	4a60      	ldr	r2, [pc, #384]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a000584:	7813      	ldrb	r3, [r2, #0]
1a000586:	3b01      	subs	r3, #1
1a000588:	b25b      	sxtb	r3, r3
1a00058a:	7013      	strb	r3, [r2, #0]
				//Se consulta si llego.
				if (pisoActual == pisoDestino)
1a00058c:	4a5e      	ldr	r2, [pc, #376]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a00058e:	f992 2000 	ldrsb.w	r2, [r2]
1a000592:	4293      	cmp	r3, r2
1a000594:	f040 80e2 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
					{
					// CAMBIO DE ESTADO:
					estadoActualAsc = PARADO;
1a000598:	2203      	movs	r2, #3
1a00059a:	4b57      	ldr	r3, [pc, #348]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a00059c:	701a      	strb	r2, [r3, #0]
					Clr_PideNuevoPisoFlag;
1a00059e:	4a57      	ldr	r2, [pc, #348]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0005a0:	6813      	ldr	r3, [r2, #0]
1a0005a2:	f023 0310 	bic.w	r3, r3, #16
1a0005a6:	6013      	str	r3, [r2, #0]
					gpioWrite (LED_ASCMOVIENDO, 0);
1a0005a8:	2100      	movs	r1, #0
1a0005aa:	202a      	movs	r0, #42	; 0x2a
1a0005ac:	f001 fbda 	bl	1a001d64 <gpioWrite>
					gpioWrite (LED_PBDETENIDO, 1);
1a0005b0:	2101      	movs	r1, #1
1a0005b2:	202d      	movs	r0, #45	; 0x2d
1a0005b4:	f001 fbd6 	bl	1a001d64 <gpioWrite>
1a0005b8:	bd10      	pop	{r4, pc}
			}
		break;

	case PARADO:
		// AL INGRESAR AL EL ESTADO SE EJECUTA POR UNICA VEZ:
		if (!Ask_AscParadoFlag)
1a0005ba:	4b50      	ldr	r3, [pc, #320]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0005bc:	681b      	ldr	r3, [r3, #0]
1a0005be:	f013 0f01 	tst.w	r3, #1
1a0005c2:	d115      	bne.n	1a0005f0 <ActualizarMEFAsc+0x19c>
			{
			if (estadoActualPuerta == PUERTA_CERRADA)
1a0005c4:	4b4e      	ldr	r3, [pc, #312]	; (1a000700 <ActualizarMEFAsc+0x2ac>)
1a0005c6:	781b      	ldrb	r3, [r3, #0]
1a0005c8:	b163      	cbz	r3, 1a0005e4 <ActualizarMEFAsc+0x190>
				Set_AbrePuertasFlag;			// MEF ascensor solicita apertura de puertas
			else if (estadoActualPuerta == PUERTA_ABIERTA)
1a0005ca:	2b02      	cmp	r3, #2
1a0005cc:	f040 80c6 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
				{
				Set_CierraPuertasFlag;			// MEF ascensor solicita cierre de puertas
1a0005d0:	4b4a      	ldr	r3, [pc, #296]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0005d2:	681a      	ldr	r2, [r3, #0]
1a0005d4:	f042 0204 	orr.w	r2, r2, #4
1a0005d8:	601a      	str	r2, [r3, #0]
				Set_AscParadoFlag;
1a0005da:	681a      	ldr	r2, [r3, #0]
1a0005dc:	f042 0201 	orr.w	r2, r2, #1
1a0005e0:	601a      	str	r2, [r3, #0]
1a0005e2:	bd10      	pop	{r4, pc}
				Set_AbrePuertasFlag;			// MEF ascensor solicita apertura de puertas
1a0005e4:	4a45      	ldr	r2, [pc, #276]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0005e6:	6813      	ldr	r3, [r2, #0]
1a0005e8:	f043 0302 	orr.w	r3, r3, #2
1a0005ec:	6013      	str	r3, [r2, #0]
1a0005ee:	bd10      	pop	{r4, pc}
				}
			}
			
		else if (estadoActualPuerta == PUERTA_CERRADA)
1a0005f0:	4b43      	ldr	r3, [pc, #268]	; (1a000700 <ActualizarMEFAsc+0x2ac>)
1a0005f2:	781b      	ldrb	r3, [r3, #0]
1a0005f4:	2b00      	cmp	r3, #0
1a0005f6:	f040 80b1 	bne.w	1a00075c <ActualizarMEFAsc+0x308>
			{
			// Consulta si hay algun piso pendiente en el buffer, si es asi lo obtiene.
			CargaNuevoPiso();
1a0005fa:	f7ff fefd 	bl	1a0003f8 <CargaNuevoPiso>
			
			if (Ask_PideNuevoPisoFlag)
1a0005fe:	4b3f      	ldr	r3, [pc, #252]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000600:	681b      	ldr	r3, [r3, #0]
1a000602:	f013 0f10 	tst.w	r3, #16
1a000606:	d017      	beq.n	1a000638 <ActualizarMEFAsc+0x1e4>
				{
				Clr_AscParadoFlag;
1a000608:	4a3c      	ldr	r2, [pc, #240]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a00060a:	6813      	ldr	r3, [r2, #0]
1a00060c:	f023 0301 	bic.w	r3, r3, #1
1a000610:	6013      	str	r3, [r2, #0]
				if (pisoActual < pisoDestino) //COMPLETAR!!! no tendria que venir el mismo piso...
1a000612:	4b3c      	ldr	r3, [pc, #240]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a000614:	f993 2000 	ldrsb.w	r2, [r3]
1a000618:	4b3b      	ldr	r3, [pc, #236]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a00061a:	f993 3000 	ldrsb.w	r3, [r3]
1a00061e:	429a      	cmp	r2, r3
1a000620:	da27      	bge.n	1a000672 <ActualizarMEFAsc+0x21e>
					{
					// El piso se encuentra arriba.
					estadoActualAsc = SUBIENDO;
1a000622:	2401      	movs	r4, #1
1a000624:	4b34      	ldr	r3, [pc, #208]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a000626:	701c      	strb	r4, [r3, #0]
					gpioWrite (LED_PBDETENIDO, 0);
1a000628:	2100      	movs	r1, #0
1a00062a:	202d      	movs	r0, #45	; 0x2d
1a00062c:	f001 fb9a 	bl	1a001d64 <gpioWrite>
					gpioWrite (LED_ASCMOVIENDO, 1);
1a000630:	4621      	mov	r1, r4
1a000632:	202a      	movs	r0, #42	; 0x2a
1a000634:	f001 fb96 	bl	1a001d64 <gpioWrite>
					}
				}
			
			//VER!!! si esta en plata baja!
			// Se consulta si hay que ir a PB por tiempo.
			if (delayRead(&timRetornoPB))
1a000638:	4836      	ldr	r0, [pc, #216]	; (1a000714 <ActualizarMEFAsc+0x2c0>)
1a00063a:	f001 fa9f 	bl	1a001b7c <delayRead>
1a00063e:	2800      	cmp	r0, #0
1a000640:	f000 808c 	beq.w	1a00075c <ActualizarMEFAsc+0x308>
				{
				Clr_AscParadoFlag;
1a000644:	4c2d      	ldr	r4, [pc, #180]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000646:	6823      	ldr	r3, [r4, #0]
1a000648:	f023 0301 	bic.w	r3, r3, #1
1a00064c:	6023      	str	r3, [r4, #0]
				estadoActualAsc = YENDO_A_PLANTA_BAJA;
1a00064e:	2204      	movs	r2, #4
1a000650:	4b29      	ldr	r3, [pc, #164]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a000652:	701a      	strb	r2, [r3, #0]
				pisoDestino = 0;
1a000654:	2100      	movs	r1, #0
1a000656:	4b2c      	ldr	r3, [pc, #176]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a000658:	7019      	strb	r1, [r3, #0]
				gpioWrite (LED_PBDETENIDO, 0);
1a00065a:	202d      	movs	r0, #45	; 0x2d
1a00065c:	f001 fb82 	bl	1a001d64 <gpioWrite>
				gpioWrite (LED_ASCMOVIENDO, 1);
1a000660:	2101      	movs	r1, #1
1a000662:	202a      	movs	r0, #42	; 0x2a
1a000664:	f001 fb7e 	bl	1a001d64 <gpioWrite>
				
				Clr_PideNuevoPisoFlag;			// SACAR!!!
1a000668:	6823      	ldr	r3, [r4, #0]
1a00066a:	f023 0310 	bic.w	r3, r3, #16
1a00066e:	6023      	str	r3, [r4, #0]
1a000670:	bd10      	pop	{r4, pc}
					estadoActualAsc = BAJANDO;
1a000672:	2202      	movs	r2, #2
1a000674:	4b20      	ldr	r3, [pc, #128]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a000676:	701a      	strb	r2, [r3, #0]
					gpioWrite (LED_PBDETENIDO, 0);
1a000678:	2100      	movs	r1, #0
1a00067a:	202d      	movs	r0, #45	; 0x2d
1a00067c:	f001 fb72 	bl	1a001d64 <gpioWrite>
					gpioWrite (LED_ASCMOVIENDO, 1);
1a000680:	2101      	movs	r1, #1
1a000682:	202a      	movs	r0, #42	; 0x2a
1a000684:	f001 fb6e 	bl	1a001d64 <gpioWrite>
1a000688:	e7d6      	b.n	1a000638 <ActualizarMEFAsc+0x1e4>
			}
		break;

	case YENDO_A_PLANTA_BAJA:
		// Consulta si hay algun piso pendiente en el buffer, si es asi lo obtiene.
		CargaNuevoPiso();
1a00068a:	f7ff feb5 	bl	1a0003f8 <CargaNuevoPiso>
			
		if (Ask_PideNuevoPisoFlag)	
1a00068e:	4b1b      	ldr	r3, [pc, #108]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a000690:	681b      	ldr	r3, [r3, #0]
1a000692:	f013 0f10 	tst.w	r3, #16
1a000696:	d013      	beq.n	1a0006c0 <ActualizarMEFAsc+0x26c>
			{
			if (pisoActual < pisoDestino)
1a000698:	4b1a      	ldr	r3, [pc, #104]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a00069a:	f993 2000 	ldrsb.w	r2, [r3]
1a00069e:	4b1a      	ldr	r3, [pc, #104]	; (1a000708 <ActualizarMEFAsc+0x2b4>)
1a0006a0:	f993 3000 	ldrsb.w	r3, [r3]
1a0006a4:	429a      	cmp	r2, r3
1a0006a6:	da19      	bge.n	1a0006dc <ActualizarMEFAsc+0x288>
				{
				// Ante un cambio de estado se ejecuta el cierre de las puertas.
				Set_CierraPuertasFlag;
1a0006a8:	4b14      	ldr	r3, [pc, #80]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0006aa:	681a      	ldr	r2, [r3, #0]
1a0006ac:	f042 0204 	orr.w	r2, r2, #4
1a0006b0:	601a      	str	r2, [r3, #0]
				// El piso destino se encuentra arriba.
				estadoActualAsc = SUBIENDO;
1a0006b2:	2101      	movs	r1, #1
1a0006b4:	4a10      	ldr	r2, [pc, #64]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a0006b6:	7011      	strb	r1, [r2, #0]
				Clr_PidioAperturaFlag;
1a0006b8:	681a      	ldr	r2, [r3, #0]
1a0006ba:	f022 0208 	bic.w	r2, r2, #8
1a0006be:	601a      	str	r2, [r3, #0]
				}
			}

		// SALIDA EN EL ESTADO:
		// Se hace bajar o subir el ascensor, demorara en subir lo configurado en "velPisoPiso"
		if (pisoActual > 0) //COMPLETAR!!! no tendria que venir el mismo piso...
1a0006c0:	4b10      	ldr	r3, [pc, #64]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a0006c2:	f993 3000 	ldrsb.w	r3, [r3]
1a0006c6:	2b00      	cmp	r3, #0
1a0006c8:	dd26      	ble.n	1a000718 <ActualizarMEFAsc+0x2c4>
			{
			// El piso actual se encuentra arriba.
			if (delayRead(&timPisoPiso))
1a0006ca:	4811      	ldr	r0, [pc, #68]	; (1a000710 <ActualizarMEFAsc+0x2bc>)
1a0006cc:	f001 fa56 	bl	1a001b7c <delayRead>
1a0006d0:	b320      	cbz	r0, 1a00071c <ActualizarMEFAsc+0x2c8>
				pisoActual = pisoActual - 1;
1a0006d2:	4a0c      	ldr	r2, [pc, #48]	; (1a000704 <ActualizarMEFAsc+0x2b0>)
1a0006d4:	7813      	ldrb	r3, [r2, #0]
1a0006d6:	3b01      	subs	r3, #1
1a0006d8:	7013      	strb	r3, [r2, #0]
1a0006da:	e01f      	b.n	1a00071c <ActualizarMEFAsc+0x2c8>
				Set_CierraPuertasFlag;
1a0006dc:	4b07      	ldr	r3, [pc, #28]	; (1a0006fc <ActualizarMEFAsc+0x2a8>)
1a0006de:	681a      	ldr	r2, [r3, #0]
1a0006e0:	f042 0204 	orr.w	r2, r2, #4
1a0006e4:	601a      	str	r2, [r3, #0]
				estadoActualAsc = BAJANDO;
1a0006e6:	2102      	movs	r1, #2
1a0006e8:	4a03      	ldr	r2, [pc, #12]	; (1a0006f8 <ActualizarMEFAsc+0x2a4>)
1a0006ea:	7011      	strb	r1, [r2, #0]
				Clr_PidioAperturaFlag;
1a0006ec:	681a      	ldr	r2, [r3, #0]
1a0006ee:	f022 0208 	bic.w	r2, r2, #8
1a0006f2:	601a      	str	r2, [r3, #0]
1a0006f4:	e7e4      	b.n	1a0006c0 <ActualizarMEFAsc+0x26c>
1a0006f6:	bf00      	nop
1a0006f8:	10000108 	.word	0x10000108
1a0006fc:	10000068 	.word	0x10000068
1a000700:	10000128 	.word	0x10000128
1a000704:	1000006d 	.word	0x1000006d
1a000708:	1000006e 	.word	0x1000006e
1a00070c:	1000006c 	.word	0x1000006c
1a000710:	10000110 	.word	0x10000110
1a000714:	100000f0 	.word	0x100000f0
			}
		else if (pisoActual < 0) 
1a000718:	2b00      	cmp	r3, #0
1a00071a:	db0f      	blt.n	1a00073c <ActualizarMEFAsc+0x2e8>

			}
		
		// CAMBIO DE ESTADO:
		// Se consulta si llego a PB
		if (pisoActual == 0)
1a00071c:	4b10      	ldr	r3, [pc, #64]	; (1a000760 <ActualizarMEFAsc+0x30c>)
1a00071e:	f993 3000 	ldrsb.w	r3, [r3]
1a000722:	b9db      	cbnz	r3, 1a00075c <ActualizarMEFAsc+0x308>
			{
			gpioWrite (LED_ASCMOVIENDO, 0);
1a000724:	2100      	movs	r1, #0
1a000726:	202a      	movs	r0, #42	; 0x2a
1a000728:	f001 fb1c 	bl	1a001d64 <gpioWrite>
			estadoActualAsc = EN_PLANTA_BAJA;
1a00072c:	2200      	movs	r2, #0
1a00072e:	4b0d      	ldr	r3, [pc, #52]	; (1a000764 <ActualizarMEFAsc+0x310>)
1a000730:	701a      	strb	r2, [r3, #0]
			gpioWrite (LED_PBDETENIDO, 1);
1a000732:	2101      	movs	r1, #1
1a000734:	202d      	movs	r0, #45	; 0x2d
1a000736:	f001 fb15 	bl	1a001d64 <gpioWrite>
1a00073a:	bd10      	pop	{r4, pc}
			if (delayRead(&timPisoPiso))
1a00073c:	480a      	ldr	r0, [pc, #40]	; (1a000768 <ActualizarMEFAsc+0x314>)
1a00073e:	f001 fa1d 	bl	1a001b7c <delayRead>
1a000742:	2800      	cmp	r0, #0
1a000744:	d0ea      	beq.n	1a00071c <ActualizarMEFAsc+0x2c8>
				pisoActual = pisoActual + 1;
1a000746:	4a06      	ldr	r2, [pc, #24]	; (1a000760 <ActualizarMEFAsc+0x30c>)
1a000748:	7813      	ldrb	r3, [r2, #0]
1a00074a:	3301      	adds	r3, #1
1a00074c:	7013      	strb	r3, [r2, #0]
1a00074e:	e7e5      	b.n	1a00071c <ActualizarMEFAsc+0x2c8>
		
		
	
		// CAMBIO DE ESTADO:
		// Se completo la configuracion.
		estadoActualAsc = EN_PLANTA_BAJA;
1a000750:	2200      	movs	r2, #0
1a000752:	4b04      	ldr	r3, [pc, #16]	; (1a000764 <ActualizarMEFAsc+0x310>)
1a000754:	701a      	strb	r2, [r3, #0]
		break;
1a000756:	bd10      	pop	{r4, pc}
	
	

	default:
		// Si "estadoActualAsc" adquiere un valor invalido se configura un estado de recuperacion.
		InicializarMEFAsc();
1a000758:	f7ff fe08 	bl	1a00036c <InicializarMEFAsc>
1a00075c:	bd10      	pop	{r4, pc}
1a00075e:	bf00      	nop
1a000760:	1000006d 	.word	0x1000006d
1a000764:	10000108 	.word	0x10000108
1a000768:	10000110 	.word	0x10000110

1a00076c <ActualizaMEFPuerta>:

//*********************************************************************************************************************
//		Funcin Actualizar MEF de la puerta del ascensor
//*********************************************************************************************************************
void ActualizaMEFPuerta(void)
{
1a00076c:	b508      	push	{r3, lr}
switch(estadoActualPuerta)
1a00076e:	4b3f      	ldr	r3, [pc, #252]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a000770:	781b      	ldrb	r3, [r3, #0]
1a000772:	2b05      	cmp	r3, #5
1a000774:	d877      	bhi.n	1a000866 <ActualizaMEFPuerta+0xfa>
1a000776:	e8df f003 	tbb	[pc, r3]
1a00077a:	1403      	.short	0x1403
1a00077c:	624f3f28 	.word	0x624f3f28
	{
	case PUERTA_CERRADA:
		// CAMBIO DE ESTADO:
		// MEF ascensor solicita apertura de puertas?
		if (Ask_AbrePuertasFlag)
1a000780:	4b3b      	ldr	r3, [pc, #236]	; (1a000870 <ActualizaMEFPuerta+0x104>)
1a000782:	681b      	ldr	r3, [r3, #0]
1a000784:	f013 0f02 	tst.w	r3, #2
1a000788:	d06f      	beq.n	1a00086a <ActualizaMEFPuerta+0xfe>
			{
			Clr_AbrePuertasFlag;
1a00078a:	4a39      	ldr	r2, [pc, #228]	; (1a000870 <ActualizaMEFPuerta+0x104>)
1a00078c:	6813      	ldr	r3, [r2, #0]
1a00078e:	f023 0302 	bic.w	r3, r3, #2
1a000792:	6013      	str	r3, [r2, #0]
			estadoActualPuerta = ABRIENDO_PUERTA;
1a000794:	2101      	movs	r1, #1
1a000796:	4b35      	ldr	r3, [pc, #212]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a000798:	7019      	strb	r1, [r3, #0]
			gpioWrite(LED_ABRIENDOPUERTA, 1);
1a00079a:	202b      	movs	r0, #43	; 0x2b
1a00079c:	f001 fae2 	bl	1a001d64 <gpioWrite>
1a0007a0:	bd08      	pop	{r3, pc}
		break;

	case ABRIENDO_PUERTA:
		// CAMBIO DE ESTADO:
		// Se cumplio tiempo de apertura?
		if (delayRead(&timAbreCierraPuerta))
1a0007a2:	4834      	ldr	r0, [pc, #208]	; (1a000874 <ActualizaMEFPuerta+0x108>)
1a0007a4:	f001 f9ea 	bl	1a001b7c <delayRead>
1a0007a8:	2800      	cmp	r0, #0
1a0007aa:	d05e      	beq.n	1a00086a <ActualizaMEFPuerta+0xfe>
			{
			estadoActualPuerta = PUERTA_ABIERTA;
1a0007ac:	2202      	movs	r2, #2
1a0007ae:	4b2f      	ldr	r3, [pc, #188]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a0007b0:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_ABRIENDOPUERTA, 0);
1a0007b2:	2100      	movs	r1, #0
1a0007b4:	202b      	movs	r0, #43	; 0x2b
1a0007b6:	f001 fad5 	bl	1a001d64 <gpioWrite>
			gpioWrite(LED_PUERTAABIERTA, 1);
1a0007ba:	2101      	movs	r1, #1
1a0007bc:	2029      	movs	r0, #41	; 0x29
1a0007be:	f001 fad1 	bl	1a001d64 <gpioWrite>
			delayRead(&timPuertaAbierta);
1a0007c2:	482d      	ldr	r0, [pc, #180]	; (1a000878 <ActualizaMEFPuerta+0x10c>)
1a0007c4:	f001 f9da 	bl	1a001b7c <delayRead>
1a0007c8:	bd08      	pop	{r3, pc}
		break;

	case PUERTA_ABIERTA:
		// CAMBIO DE ESTADO:
		// MEF ascensor solicita cierre de puertas y paso el tiempo que tiene que estar abierta la puerta?
		if (Ask_CierraPuertasFlag && delayRead(&timPuertaAbierta))
1a0007ca:	4b29      	ldr	r3, [pc, #164]	; (1a000870 <ActualizaMEFPuerta+0x104>)
1a0007cc:	681b      	ldr	r3, [r3, #0]
1a0007ce:	f013 0f04 	tst.w	r3, #4
1a0007d2:	d04a      	beq.n	1a00086a <ActualizaMEFPuerta+0xfe>
1a0007d4:	4828      	ldr	r0, [pc, #160]	; (1a000878 <ActualizaMEFPuerta+0x10c>)
1a0007d6:	f001 f9d1 	bl	1a001b7c <delayRead>
1a0007da:	2800      	cmp	r0, #0
1a0007dc:	d045      	beq.n	1a00086a <ActualizaMEFPuerta+0xfe>
			{
			Clr_CierraPuertasFlag;
1a0007de:	4a24      	ldr	r2, [pc, #144]	; (1a000870 <ActualizaMEFPuerta+0x104>)
1a0007e0:	6813      	ldr	r3, [r2, #0]
1a0007e2:	f023 0304 	bic.w	r3, r3, #4
1a0007e6:	6013      	str	r3, [r2, #0]
			estadoActualPuerta = INTENTANDO_CERRAR_PUERTAS;
1a0007e8:	2203      	movs	r2, #3
1a0007ea:	4b20      	ldr	r3, [pc, #128]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a0007ec:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_PUERTAABIERTA, 0);
1a0007ee:	2100      	movs	r1, #0
1a0007f0:	2029      	movs	r0, #41	; 0x29
1a0007f2:	f001 fab7 	bl	1a001d64 <gpioWrite>
1a0007f6:	bd08      	pop	{r3, pc}
		break;

	case INTENTANDO_CERRAR_PUERTAS:
		// CAMBIO DE ESTADO:
		// Hay gente?
		if (!gpioRead(TEC1))
1a0007f8:	2024      	movs	r0, #36	; 0x24
1a0007fa:	f001 fade 	bl	1a001dba <gpioRead>
1a0007fe:	b918      	cbnz	r0, 1a000808 <ActualizaMEFPuerta+0x9c>
			estadoActualPuerta = ALARMA_PUERTA_ABIERTA;	// Hay gente.
1a000800:	2205      	movs	r2, #5
1a000802:	4b1a      	ldr	r3, [pc, #104]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a000804:	701a      	strb	r2, [r3, #0]
1a000806:	bd08      	pop	{r3, pc}
		else	{
			estadoActualPuerta = CERRANDO_PUERTA;		// No hay gente.
1a000808:	2204      	movs	r2, #4
1a00080a:	4b18      	ldr	r3, [pc, #96]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a00080c:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_CERRANDOPUERTA, 1);
1a00080e:	2101      	movs	r1, #1
1a000810:	202c      	movs	r0, #44	; 0x2c
1a000812:	f001 faa7 	bl	1a001d64 <gpioWrite>
1a000816:	bd08      	pop	{r3, pc}
	
	
	case CERRANDO_PUERTA:
		// CAMBIO DE ESTADO:
		// Se cumplio tiempo de cierre? 
		if (delayRead(&timAbreCierraPuerta))
1a000818:	4816      	ldr	r0, [pc, #88]	; (1a000874 <ActualizaMEFPuerta+0x108>)
1a00081a:	f001 f9af 	bl	1a001b7c <delayRead>
1a00081e:	b938      	cbnz	r0, 1a000830 <ActualizaMEFPuerta+0xc4>
			{
			estadoActualPuerta = PUERTA_CERRADA;
			gpioWrite(LED_CERRANDOPUERTA, 0);
			}
		// Hay gente?
		if (!gpioRead(TEC1))
1a000820:	2024      	movs	r0, #36	; 0x24
1a000822:	f001 faca 	bl	1a001dba <gpioRead>
1a000826:	bb00      	cbnz	r0, 1a00086a <ActualizaMEFPuerta+0xfe>
			estadoActualPuerta = ABRIENDO_PUERTA;	// Hay gente.
1a000828:	2201      	movs	r2, #1
1a00082a:	4b10      	ldr	r3, [pc, #64]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a00082c:	701a      	strb	r2, [r3, #0]
1a00082e:	bd08      	pop	{r3, pc}
			estadoActualPuerta = PUERTA_CERRADA;
1a000830:	2100      	movs	r1, #0
1a000832:	4b0e      	ldr	r3, [pc, #56]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a000834:	7019      	strb	r1, [r3, #0]
			gpioWrite(LED_CERRANDOPUERTA, 0);
1a000836:	202c      	movs	r0, #44	; 0x2c
1a000838:	f001 fa94 	bl	1a001d64 <gpioWrite>
1a00083c:	e7f0      	b.n	1a000820 <ActualizaMEFPuerta+0xb4>
		break;

	case ALARMA_PUERTA_ABIERTA:
		// SALIDA EN EL ESTADO:
		if (delayRead(&timAlarPuerta))
1a00083e:	480f      	ldr	r0, [pc, #60]	; (1a00087c <ActualizaMEFPuerta+0x110>)
1a000840:	f001 f99c 	bl	1a001b7c <delayRead>
1a000844:	b958      	cbnz	r0, 1a00085e <ActualizaMEFPuerta+0xf2>
			gpioToggle(LED_ALARMAPABIERTA);		// Parpadeo led que Indica alarma de puerta abierta.
	
		// CAMBIO DE ESTADO:
		// Hay gente?
		if (gpioRead(TEC1))
1a000846:	2024      	movs	r0, #36	; 0x24
1a000848:	f001 fab7 	bl	1a001dba <gpioRead>
1a00084c:	b168      	cbz	r0, 1a00086a <ActualizaMEFPuerta+0xfe>
			{
			estadoActualPuerta = CERRANDO_PUERTA;	// No hay gente.
1a00084e:	2204      	movs	r2, #4
1a000850:	4b06      	ldr	r3, [pc, #24]	; (1a00086c <ActualizaMEFPuerta+0x100>)
1a000852:	701a      	strb	r2, [r3, #0]
			gpioWrite(LED_ALARMAPABIERTA, 0);
1a000854:	2100      	movs	r1, #0
1a000856:	2028      	movs	r0, #40	; 0x28
1a000858:	f001 fa84 	bl	1a001d64 <gpioWrite>
1a00085c:	bd08      	pop	{r3, pc}
			gpioToggle(LED_ALARMAPABIERTA);		// Parpadeo led que Indica alarma de puerta abierta.
1a00085e:	2028      	movs	r0, #40	; 0x28
1a000860:	f001 fad5 	bl	1a001e0e <gpioToggle>
1a000864:	e7ef      	b.n	1a000846 <ActualizaMEFPuerta+0xda>
		break;


	default:
		// Si "estadoActualPuerta" adquiere un valor invalido se configura un estado de recuperacion.
		InicializarMEFPuerta();
1a000866:	f7ff fd9d 	bl	1a0003a4 <InicializarMEFPuerta>
1a00086a:	bd08      	pop	{r3, pc}
1a00086c:	10000128 	.word	0x10000128
1a000870:	10000068 	.word	0x10000068
1a000874:	100000d8 	.word	0x100000d8
1a000878:	10000148 	.word	0x10000148
1a00087c:	10000130 	.word	0x10000130

1a000880 <configurarTeclado>:


//*********************************************************************************************************************
//
//*********************************************************************************************************************
void configurarTeclado (void){
1a000880:	b510      	push	{r4, lr}
    
    uint8_t i = 0;  // Variable para recorrer el vector de filas y columnas.
    
/* Se recorre todo el vector de filas para configurar los pines como salida.*/
    for ( i = 0; i < 4; i++){
1a000882:	2400      	movs	r4, #0
1a000884:	e006      	b.n	1a000894 <configurarTeclado+0x14>
        gpioConfig(pinesFila[i], GPIO_OUTPUT);
1a000886:	2101      	movs	r1, #1
1a000888:	4b09      	ldr	r3, [pc, #36]	; (1a0008b0 <configurarTeclado+0x30>)
1a00088a:	5d18      	ldrb	r0, [r3, r4]
1a00088c:	f001 f9b0 	bl	1a001bf0 <gpioConfig>
    for ( i = 0; i < 4; i++){
1a000890:	3401      	adds	r4, #1
1a000892:	b2e4      	uxtb	r4, r4
1a000894:	2c03      	cmp	r4, #3
1a000896:	d9f6      	bls.n	1a000886 <configurarTeclado+0x6>
1a000898:	2400      	movs	r4, #0
1a00089a:	e006      	b.n	1a0008aa <configurarTeclado+0x2a>
    } 

/* Se recorre todo el vector de columnas para configurar los pines como entrada en PULLUP (resistencia interna).*/
    for ( i = 0; i < 4; i++){
        gpioConfig(pinesColumna[i], GPIO_INPUT_PULLUP);
1a00089c:	2102      	movs	r1, #2
1a00089e:	4b05      	ldr	r3, [pc, #20]	; (1a0008b4 <configurarTeclado+0x34>)
1a0008a0:	5d18      	ldrb	r0, [r3, r4]
1a0008a2:	f001 f9a5 	bl	1a001bf0 <gpioConfig>
    for ( i = 0; i < 4; i++){
1a0008a6:	3401      	adds	r4, #1
1a0008a8:	b2e4      	uxtb	r4, r4
1a0008aa:	2c03      	cmp	r4, #3
1a0008ac:	d9f6      	bls.n	1a00089c <configurarTeclado+0x1c>
    }
}
1a0008ae:	bd10      	pop	{r4, pc}
1a0008b0:	10000008 	.word	0x10000008
1a0008b4:	10000004 	.word	0x10000004

1a0008b8 <ingresarDigito>:


//*********************************************************************************************************************
//
//*********************************************************************************************************************
bool_t ingresarDigito (void){
1a0008b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    
    uint16_t i = 0; // Variable para recorrer los vectores de filas.
    uint16_t j = 0; // Variable para recorrer los vectores de columnas.
    
/* Lo primero que hacemos es poner todas las filas en estado "bajo".*/
    for ( i = 0; i < 4; i++){
1a0008ba:	2400      	movs	r4, #0
1a0008bc:	e006      	b.n	1a0008cc <ingresarDigito+0x14>
        gpioWrite (pinesFila[i], LOW);
1a0008be:	2100      	movs	r1, #0
1a0008c0:	4b3b      	ldr	r3, [pc, #236]	; (1a0009b0 <ingresarDigito+0xf8>)
1a0008c2:	5d18      	ldrb	r0, [r3, r4]
1a0008c4:	f001 fa4e 	bl	1a001d64 <gpioWrite>
    for ( i = 0; i < 4; i++){
1a0008c8:	3401      	adds	r4, #1
1a0008ca:	b2a4      	uxth	r4, r4
1a0008cc:	2c03      	cmp	r4, #3
1a0008ce:	d9f6      	bls.n	1a0008be <ingresarDigito+0x6>
1a0008d0:	2500      	movs	r5, #0
1a0008d2:	462e      	mov	r6, r5
1a0008d4:	e05e      	b.n	1a000994 <ingresarDigito+0xdc>
/* Lo siguiente es recorrer las columnas.*/
    for ( j = 0; j < 4; j++) {
        
        if( !gpioRead( pinesColumna[j] ) ) {
            
            delay(50);  // Delay anti-rebote.
1a0008d6:	2032      	movs	r0, #50	; 0x32
1a0008d8:	2100      	movs	r1, #0
1a0008da:	f001 f923 	bl	1a001b24 <delay>
    
/* Se ponen todas las filas en "alto", excepto la primera que se deja en "bajo".*/
            for( i = 1; i < 4; i++) {
1a0008de:	2401      	movs	r4, #1
1a0008e0:	e006      	b.n	1a0008f0 <ingresarDigito+0x38>
            gpioWrite (pinesFila[i], HIGH);
1a0008e2:	2101      	movs	r1, #1
1a0008e4:	4b32      	ldr	r3, [pc, #200]	; (1a0009b0 <ingresarDigito+0xf8>)
1a0008e6:	5d18      	ldrb	r0, [r3, r4]
1a0008e8:	f001 fa3c 	bl	1a001d64 <gpioWrite>
            for( i = 1; i < 4; i++) {
1a0008ec:	3401      	adds	r4, #1
1a0008ee:	b2a4      	uxth	r4, r4
1a0008f0:	2c03      	cmp	r4, #3
1a0008f2:	d9f6      	bls.n	1a0008e2 <ingresarDigito+0x2a>
1a0008f4:	e057      	b.n	1a0009a6 <ingresarDigito+0xee>
               ret = TRUE;
                
/* Etapa en la cual se evalua que digito se ingreso, basicamente llevando la cuenta de las veces que se presion贸 una tecla*/
                switch (indiceTeclaPresionada){
                    
                case 0:  primerDigito = i * 4 + j;
1a0008f6:	00a3      	lsls	r3, r4, #2
1a0008f8:	b29b      	uxth	r3, r3
1a0008fa:	442b      	add	r3, r5
1a0008fc:	4a2d      	ldr	r2, [pc, #180]	; (1a0009b4 <ingresarDigito+0xfc>)
1a0008fe:	8013      	strh	r3, [r2, #0]
                           indiceTeclaPresionada = 1;
1a000900:	2601      	movs	r6, #1
1a000902:	4b2d      	ldr	r3, [pc, #180]	; (1a0009b8 <ingresarDigito+0x100>)
1a000904:	601e      	str	r6, [r3, #0]
        for ( i = 0; i < 4; i++){
1a000906:	3401      	adds	r4, #1
1a000908:	b2a4      	uxth	r4, r4
1a00090a:	2c03      	cmp	r4, #3
1a00090c:	d840      	bhi.n	1a000990 <ingresarDigito+0xd8>
            if( i > 0){
1a00090e:	b12c      	cbz	r4, 1a00091c <ingresarDigito+0x64>
                gpioWrite (pinesFila[i-1], HIGH);
1a000910:	1e63      	subs	r3, r4, #1
1a000912:	2101      	movs	r1, #1
1a000914:	4a26      	ldr	r2, [pc, #152]	; (1a0009b0 <ingresarDigito+0xf8>)
1a000916:	5cd0      	ldrb	r0, [r2, r3]
1a000918:	f001 fa24 	bl	1a001d64 <gpioWrite>
            gpioWrite (pinesFila[i], LOW);
1a00091c:	2100      	movs	r1, #0
1a00091e:	4b24      	ldr	r3, [pc, #144]	; (1a0009b0 <ingresarDigito+0xf8>)
1a000920:	5d18      	ldrb	r0, [r3, r4]
1a000922:	f001 fa1f 	bl	1a001d64 <gpioWrite>
            if( !gpioRead( pinesColumna[j] ) ){
1a000926:	4b25      	ldr	r3, [pc, #148]	; (1a0009bc <ingresarDigito+0x104>)
1a000928:	5dd8      	ldrb	r0, [r3, r7]
1a00092a:	f001 fa46 	bl	1a001dba <gpioRead>
1a00092e:	2800      	cmp	r0, #0
1a000930:	d1e9      	bne.n	1a000906 <ingresarDigito+0x4e>
                switch (indiceTeclaPresionada){
1a000932:	4b21      	ldr	r3, [pc, #132]	; (1a0009b8 <ingresarDigito+0x100>)
1a000934:	681b      	ldr	r3, [r3, #0]
1a000936:	2b01      	cmp	r3, #1
1a000938:	d005      	beq.n	1a000946 <ingresarDigito+0x8e>
1a00093a:	2b00      	cmp	r3, #0
1a00093c:	d0db      	beq.n	1a0008f6 <ingresarDigito+0x3e>
1a00093e:	2b02      	cmp	r3, #2
1a000940:	d01a      	beq.n	1a000978 <ingresarDigito+0xc0>
               ret = TRUE;
1a000942:	2601      	movs	r6, #1
1a000944:	e7df      	b.n	1a000906 <ingresarDigito+0x4e>
                        break;
                
                case 1:  segundoDigito = i * 4 + j;
1a000946:	00a3      	lsls	r3, r4, #2
1a000948:	b29b      	uxth	r3, r3
1a00094a:	442b      	add	r3, r5
1a00094c:	b29b      	uxth	r3, r3
1a00094e:	4a1c      	ldr	r2, [pc, #112]	; (1a0009c0 <ingresarDigito+0x108>)
1a000950:	8013      	strh	r3, [r2, #0]
                            if ((pinesTeclado[segundoDigito] == 'A') || (pinesTeclado[segundoDigito] == 'B')) {
1a000952:	4a1c      	ldr	r2, [pc, #112]	; (1a0009c4 <ingresarDigito+0x10c>)
1a000954:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
1a000958:	3b41      	subs	r3, #65	; 0x41
1a00095a:	b29b      	uxth	r3, r3
1a00095c:	2b01      	cmp	r3, #1
1a00095e:	d904      	bls.n	1a00096a <ingresarDigito+0xb2>
                                indiceTeclaPresionada = 0;
                                indiceTeclaGuardar = 0;
                            }
                            else {
                                indiceTeclaPresionada = 2;
1a000960:	2202      	movs	r2, #2
1a000962:	4b15      	ldr	r3, [pc, #84]	; (1a0009b8 <ingresarDigito+0x100>)
1a000964:	601a      	str	r2, [r3, #0]
               ret = TRUE;
1a000966:	2601      	movs	r6, #1
1a000968:	e7cd      	b.n	1a000906 <ingresarDigito+0x4e>
                                indiceTeclaPresionada = 0;
1a00096a:	2300      	movs	r3, #0
1a00096c:	4a12      	ldr	r2, [pc, #72]	; (1a0009b8 <ingresarDigito+0x100>)
1a00096e:	6013      	str	r3, [r2, #0]
                                indiceTeclaGuardar = 0;
1a000970:	4a15      	ldr	r2, [pc, #84]	; (1a0009c8 <ingresarDigito+0x110>)
1a000972:	6013      	str	r3, [r2, #0]
               ret = TRUE;
1a000974:	2601      	movs	r6, #1
1a000976:	e7c6      	b.n	1a000906 <ingresarDigito+0x4e>
                            }
                        break;
                    
                case 2:  confirmar = i * 4 + j;
1a000978:	00a3      	lsls	r3, r4, #2
1a00097a:	b29b      	uxth	r3, r3
1a00097c:	442b      	add	r3, r5
1a00097e:	4a13      	ldr	r2, [pc, #76]	; (1a0009cc <ingresarDigito+0x114>)
1a000980:	8013      	strh	r3, [r2, #0]
                           indiceTeclaPresionada= 0;
1a000982:	2200      	movs	r2, #0
1a000984:	4b0c      	ldr	r3, [pc, #48]	; (1a0009b8 <ingresarDigito+0x100>)
1a000986:	601a      	str	r2, [r3, #0]
                           indiceTeclaGuardar = 1;
1a000988:	2601      	movs	r6, #1
1a00098a:	4b0f      	ldr	r3, [pc, #60]	; (1a0009c8 <ingresarDigito+0x110>)
1a00098c:	601e      	str	r6, [r3, #0]
                        break;
1a00098e:	e7ba      	b.n	1a000906 <ingresarDigito+0x4e>
    for ( j = 0; j < 4; j++) {
1a000990:	3501      	adds	r5, #1
1a000992:	b2ad      	uxth	r5, r5
1a000994:	2d03      	cmp	r5, #3
1a000996:	d808      	bhi.n	1a0009aa <ingresarDigito+0xf2>
        if( !gpioRead( pinesColumna[j] ) ) {
1a000998:	462f      	mov	r7, r5
1a00099a:	4b08      	ldr	r3, [pc, #32]	; (1a0009bc <ingresarDigito+0x104>)
1a00099c:	5d58      	ldrb	r0, [r3, r5]
1a00099e:	f001 fa0c 	bl	1a001dba <gpioRead>
1a0009a2:	2800      	cmp	r0, #0
1a0009a4:	d097      	beq.n	1a0008d6 <ingresarDigito+0x1e>
               ret = TRUE;
1a0009a6:	2400      	movs	r4, #0
1a0009a8:	e7af      	b.n	1a00090a <ingresarDigito+0x52>
            }
        }
    }
    
    return ret;
}
1a0009aa:	4630      	mov	r0, r6
1a0009ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0009ae:	bf00      	nop
1a0009b0:	10000008 	.word	0x10000008
1a0009b4:	100000a8 	.word	0x100000a8
1a0009b8:	100000a4 	.word	0x100000a4
1a0009bc:	10000004 	.word	0x10000004
1a0009c0:	100000aa 	.word	0x100000aa
1a0009c4:	1a0023a8 	.word	0x1a0023a8
1a0009c8:	100000a0 	.word	0x100000a0
1a0009cc:	10000098 	.word	0x10000098

1a0009d0 <guardarPisoSimple>:
//
//*********************************************************************************************************************
void guardarPisoSimple (int primerDigito)
{
/*======= Funcion que almacena el piso ingresado, de un solo digito, en el vector =======*/
if (indice < 10)
1a0009d0:	4b0c      	ldr	r3, [pc, #48]	; (1a000a04 <guardarPisoSimple+0x34>)
1a0009d2:	681b      	ldr	r3, [r3, #0]
1a0009d4:	2b09      	cmp	r3, #9
1a0009d6:	dc0a      	bgt.n	1a0009ee <guardarPisoSimple+0x1e>
	{
	if (indice > 0)
1a0009d8:	2b00      	cmp	r3, #0
1a0009da:	dd0c      	ble.n	1a0009f6 <guardarPisoSimple+0x26>
		almacenarPisos[indice] = pinesTeclado[primerDigito];
1a0009dc:	4a0a      	ldr	r2, [pc, #40]	; (1a000a08 <guardarPisoSimple+0x38>)
1a0009de:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
1a0009e2:	4a0a      	ldr	r2, [pc, #40]	; (1a000a0c <guardarPisoSimple+0x3c>)
1a0009e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	else	almacenarPisos[0] = pinesTeclado[primerDigito];
	indice ++;
1a0009e8:	3301      	adds	r3, #1
1a0009ea:	4a06      	ldr	r2, [pc, #24]	; (1a000a04 <guardarPisoSimple+0x34>)
1a0009ec:	6013      	str	r3, [r2, #0]
	}
primerDigito  = 0;
segundoDigito = 0;
1a0009ee:	2200      	movs	r2, #0
1a0009f0:	4b07      	ldr	r3, [pc, #28]	; (1a000a10 <guardarPisoSimple+0x40>)
1a0009f2:	801a      	strh	r2, [r3, #0]
1a0009f4:	4770      	bx	lr
	else	almacenarPisos[0] = pinesTeclado[primerDigito];
1a0009f6:	4a04      	ldr	r2, [pc, #16]	; (1a000a08 <guardarPisoSimple+0x38>)
1a0009f8:	f832 1010 	ldrh.w	r1, [r2, r0, lsl #1]
1a0009fc:	4a03      	ldr	r2, [pc, #12]	; (1a000a0c <guardarPisoSimple+0x3c>)
1a0009fe:	6011      	str	r1, [r2, #0]
1a000a00:	e7f2      	b.n	1a0009e8 <guardarPisoSimple+0x18>
1a000a02:	bf00      	nop
1a000a04:	1000009c 	.word	0x1000009c
1a000a08:	1a0023a8 	.word	0x1a0023a8
1a000a0c:	10000070 	.word	0x10000070
1a000a10:	100000aa 	.word	0x100000aa

1a000a14 <guardarPisoDoble>:
//*********************************************************************************************************************
//
//*********************************************************************************************************************
void guardarPisoDoble (int primerDigito, int segundoDigito)
{
if (indice < 10)
1a000a14:	4b11      	ldr	r3, [pc, #68]	; (1a000a5c <guardarPisoDoble+0x48>)
1a000a16:	681b      	ldr	r3, [r3, #0]
1a000a18:	2b09      	cmp	r3, #9
1a000a1a:	dc1a      	bgt.n	1a000a52 <guardarPisoDoble+0x3e>
{
1a000a1c:	b410      	push	{r4}
	{
	/*======= Funcion que almacena el piso ingresado, de dos digitos, en el vector =======*/
	int carga = 0;
	/*======= Etapa de almacenar en la variable 'carga' el piso ingresado =======*/
	carga = (pinesTeclado[primerDigito] * 10) + pinesTeclado[segundoDigito];
1a000a1e:	4c10      	ldr	r4, [pc, #64]	; (1a000a60 <guardarPisoDoble+0x4c>)
1a000a20:	f834 2010 	ldrh.w	r2, [r4, r0, lsl #1]
1a000a24:	eb02 0282 	add.w	r2, r2, r2, lsl #2
1a000a28:	0050      	lsls	r0, r2, #1
1a000a2a:	f834 2011 	ldrh.w	r2, [r4, r1, lsl #1]
1a000a2e:	4410      	add	r0, r2
	/*======= Etapa de carga en el vector que almacena los pisos ingresados =======*/
	if (indice > 0)
1a000a30:	2b00      	cmp	r3, #0
1a000a32:	dd0b      	ble.n	1a000a4c <guardarPisoDoble+0x38>
		almacenarPisos[indice] = carga;
1a000a34:	4a0b      	ldr	r2, [pc, #44]	; (1a000a64 <guardarPisoDoble+0x50>)
1a000a36:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
	else	almacenarPisos[0] = carga;
	indice++;
1a000a3a:	3301      	adds	r3, #1
1a000a3c:	4a07      	ldr	r2, [pc, #28]	; (1a000a5c <guardarPisoDoble+0x48>)
1a000a3e:	6013      	str	r3, [r2, #0]
	}
primerDigito  = 0;
segundoDigito = 0;
indiceTeclaGuardar = 0;
1a000a40:	2200      	movs	r2, #0
1a000a42:	4b09      	ldr	r3, [pc, #36]	; (1a000a68 <guardarPisoDoble+0x54>)
1a000a44:	601a      	str	r2, [r3, #0]
}
1a000a46:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000a4a:	4770      	bx	lr
	else	almacenarPisos[0] = carga;
1a000a4c:	4a05      	ldr	r2, [pc, #20]	; (1a000a64 <guardarPisoDoble+0x50>)
1a000a4e:	6010      	str	r0, [r2, #0]
1a000a50:	e7f3      	b.n	1a000a3a <guardarPisoDoble+0x26>
indiceTeclaGuardar = 0;
1a000a52:	2200      	movs	r2, #0
1a000a54:	4b04      	ldr	r3, [pc, #16]	; (1a000a68 <guardarPisoDoble+0x54>)
1a000a56:	601a      	str	r2, [r3, #0]
1a000a58:	4770      	bx	lr
1a000a5a:	bf00      	nop
1a000a5c:	1000009c 	.word	0x1000009c
1a000a60:	1a0023a8 	.word	0x1a0023a8
1a000a64:	10000070 	.word	0x10000070
1a000a68:	100000a0 	.word	0x100000a0

1a000a6c <cancelar>:
void cancelar (void){
    
    int borrar = 0;
    
/* Ponemos un '0' en la 煤ltima posicion almaceada*/
    almacenarPisos [indice-1] = borrar;
1a000a6c:	4b03      	ldr	r3, [pc, #12]	; (1a000a7c <cancelar+0x10>)
1a000a6e:	681b      	ldr	r3, [r3, #0]
1a000a70:	3b01      	subs	r3, #1
1a000a72:	2100      	movs	r1, #0
1a000a74:	4a02      	ldr	r2, [pc, #8]	; (1a000a80 <cancelar+0x14>)
1a000a76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a000a7a:	4770      	bx	lr
1a000a7c:	1000009c 	.word	0x1000009c
1a000a80:	10000070 	.word	0x10000070

1a000a84 <actualizarMEF_tecladoMatricial>:
void actualizarMEF_tecladoMatricial (void) { 
1a000a84:	b508      	push	{r3, lr}
       if (ingresarDigito()) {
1a000a86:	f7ff ff17 	bl	1a0008b8 <ingresarDigito>
1a000a8a:	b900      	cbnz	r0, 1a000a8e <actualizarMEF_tecladoMatricial+0xa>
1a000a8c:	bd08      	pop	{r3, pc}
            delay(500);
1a000a8e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
1a000a92:	2100      	movs	r1, #0
1a000a94:	f001 f846 	bl	1a001b24 <delay>
            switch (indiceTeclaGuardar){
1a000a98:	4b17      	ldr	r3, [pc, #92]	; (1a000af8 <actualizarMEF_tecladoMatricial+0x74>)
1a000a9a:	681b      	ldr	r3, [r3, #0]
1a000a9c:	b113      	cbz	r3, 1a000aa4 <actualizarMEF_tecladoMatricial+0x20>
1a000a9e:	2b01      	cmp	r3, #1
1a000aa0:	d016      	beq.n	1a000ad0 <actualizarMEF_tecladoMatricial+0x4c>
1a000aa2:	bd08      	pop	{r3, pc}
                case 0:  if (pinesTeclado[segundoDigito] == 'A') {
1a000aa4:	4b15      	ldr	r3, [pc, #84]	; (1a000afc <actualizarMEF_tecladoMatricial+0x78>)
1a000aa6:	881a      	ldrh	r2, [r3, #0]
1a000aa8:	4b15      	ldr	r3, [pc, #84]	; (1a000b00 <actualizarMEF_tecladoMatricial+0x7c>)
1a000aaa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000aae:	2b41      	cmp	r3, #65	; 0x41
1a000ab0:	d009      	beq.n	1a000ac6 <actualizarMEF_tecladoMatricial+0x42>
                            else if (pinesTeclado[confirmar] == 'B') {
1a000ab2:	4b14      	ldr	r3, [pc, #80]	; (1a000b04 <actualizarMEF_tecladoMatricial+0x80>)
1a000ab4:	881a      	ldrh	r2, [r3, #0]
1a000ab6:	4b12      	ldr	r3, [pc, #72]	; (1a000b00 <actualizarMEF_tecladoMatricial+0x7c>)
1a000ab8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000abc:	2b42      	cmp	r3, #66	; 0x42
1a000abe:	d1e5      	bne.n	1a000a8c <actualizarMEF_tecladoMatricial+0x8>
                                cancelar();
1a000ac0:	f7ff ffd4 	bl	1a000a6c <cancelar>
1a000ac4:	bd08      	pop	{r3, pc}
                                guardarPisoSimple (primerDigito);
1a000ac6:	4b10      	ldr	r3, [pc, #64]	; (1a000b08 <actualizarMEF_tecladoMatricial+0x84>)
1a000ac8:	8818      	ldrh	r0, [r3, #0]
1a000aca:	f7ff ff81 	bl	1a0009d0 <guardarPisoSimple>
1a000ace:	bd08      	pop	{r3, pc}
                case 1:   if (pinesTeclado[confirmar] == 'A' ) {
1a000ad0:	4b0c      	ldr	r3, [pc, #48]	; (1a000b04 <actualizarMEF_tecladoMatricial+0x80>)
1a000ad2:	881a      	ldrh	r2, [r3, #0]
1a000ad4:	4b0a      	ldr	r3, [pc, #40]	; (1a000b00 <actualizarMEF_tecladoMatricial+0x7c>)
1a000ad6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
1a000ada:	2b41      	cmp	r3, #65	; 0x41
1a000adc:	d004      	beq.n	1a000ae8 <actualizarMEF_tecladoMatricial+0x64>
                            else if (pinesTeclado[confirmar] == 'B') {
1a000ade:	2b42      	cmp	r3, #66	; 0x42
1a000ae0:	d1d4      	bne.n	1a000a8c <actualizarMEF_tecladoMatricial+0x8>
                                cancelar();
1a000ae2:	f7ff ffc3 	bl	1a000a6c <cancelar>
}
1a000ae6:	e7d1      	b.n	1a000a8c <actualizarMEF_tecladoMatricial+0x8>
                                guardarPisoDoble (primerDigito, segundoDigito);
1a000ae8:	4b04      	ldr	r3, [pc, #16]	; (1a000afc <actualizarMEF_tecladoMatricial+0x78>)
1a000aea:	8819      	ldrh	r1, [r3, #0]
1a000aec:	4b06      	ldr	r3, [pc, #24]	; (1a000b08 <actualizarMEF_tecladoMatricial+0x84>)
1a000aee:	8818      	ldrh	r0, [r3, #0]
1a000af0:	f7ff ff90 	bl	1a000a14 <guardarPisoDoble>
1a000af4:	bd08      	pop	{r3, pc}
1a000af6:	bf00      	nop
1a000af8:	100000a0 	.word	0x100000a0
1a000afc:	100000aa 	.word	0x100000aa
1a000b00:	1a0023a8 	.word	0x1a0023a8
1a000b04:	10000098 	.word	0x10000098
1a000b08:	100000a8 	.word	0x100000a8

1a000b0c <itoa>:

 */
char* itoa(int value, char* result, int base)
{
   // check that the base if valid
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000b0c:	1e93      	subs	r3, r2, #2
1a000b0e:	2b22      	cmp	r3, #34	; 0x22
1a000b10:	d802      	bhi.n	1a000b18 <itoa+0xc>
{
1a000b12:	b4f0      	push	{r4, r5, r6, r7}
1a000b14:	460d      	mov	r5, r1
1a000b16:	e005      	b.n	1a000b24 <itoa+0x18>
   if (base < 2 || base > 36) { *result = '\0'; return result; }
1a000b18:	2300      	movs	r3, #0
1a000b1a:	700b      	strb	r3, [r1, #0]
      tmp_char = *ptr;
      *ptr--= *ptr1;
      *ptr1++ = tmp_char;
   }
   return result;
}
1a000b1c:	4608      	mov	r0, r1
1a000b1e:	4770      	bx	lr
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000b20:	4635      	mov	r5, r6
      value /= base;
1a000b22:	4620      	mov	r0, r4
1a000b24:	fb90 f4f2 	sdiv	r4, r0, r2
      *ptr++ = "zyxwvutsrqponmlkjihgfedcba9876543210123456789abcdefghijklmnopqrstuvwxyz" [35 + (tmp_value - value * base)];
1a000b28:	1c6e      	adds	r6, r5, #1
1a000b2a:	fb02 0314 	mls	r3, r2, r4, r0
1a000b2e:	3323      	adds	r3, #35	; 0x23
1a000b30:	4f0f      	ldr	r7, [pc, #60]	; (1a000b70 <itoa+0x64>)
1a000b32:	5cfb      	ldrb	r3, [r7, r3]
1a000b34:	702b      	strb	r3, [r5, #0]
   } while ( value );
1a000b36:	2c00      	cmp	r4, #0
1a000b38:	d1f2      	bne.n	1a000b20 <itoa+0x14>
   if (tmp_value < 0) *ptr++ = '-';
1a000b3a:	2800      	cmp	r0, #0
1a000b3c:	db04      	blt.n	1a000b48 <itoa+0x3c>
   *ptr-- = '\0';
1a000b3e:	1e72      	subs	r2, r6, #1
1a000b40:	2300      	movs	r3, #0
1a000b42:	7033      	strb	r3, [r6, #0]
   char* ptr = result, *ptr1 = result, tmp_char;
1a000b44:	460b      	mov	r3, r1
   while(ptr1 < ptr) {
1a000b46:	e00d      	b.n	1a000b64 <itoa+0x58>
   if (tmp_value < 0) *ptr++ = '-';
1a000b48:	232d      	movs	r3, #45	; 0x2d
1a000b4a:	7033      	strb	r3, [r6, #0]
1a000b4c:	1cae      	adds	r6, r5, #2
1a000b4e:	e7f6      	b.n	1a000b3e <itoa+0x32>
      tmp_char = *ptr;
1a000b50:	4614      	mov	r4, r2
1a000b52:	f814 0901 	ldrb.w	r0, [r4], #-1
      *ptr--= *ptr1;
1a000b56:	461d      	mov	r5, r3
1a000b58:	f815 6b01 	ldrb.w	r6, [r5], #1
1a000b5c:	7016      	strb	r6, [r2, #0]
      *ptr1++ = tmp_char;
1a000b5e:	7018      	strb	r0, [r3, #0]
1a000b60:	462b      	mov	r3, r5
      *ptr--= *ptr1;
1a000b62:	4622      	mov	r2, r4
   while(ptr1 < ptr) {
1a000b64:	429a      	cmp	r2, r3
1a000b66:	d8f3      	bhi.n	1a000b50 <itoa+0x44>
}
1a000b68:	4608      	mov	r0, r1
1a000b6a:	bcf0      	pop	{r4, r5, r6, r7}
1a000b6c:	4770      	bx	lr
1a000b6e:	bf00      	nop
1a000b70:	1a002670 	.word	0x1a002670

1a000b74 <uartWriteMiDato>:

//*********************************************************************************************************************
//
//*********************************************************************************************************************
void uartWriteMiDato(char* str, int value, int base)
{
1a000b74:	b570      	push	{r4, r5, r6, lr}
1a000b76:	460d      	mov	r5, r1
1a000b78:	4616      	mov	r6, r2

uartWriteString(UART_USB, str);
1a000b7a:	4601      	mov	r1, r0
1a000b7c:	2000      	movs	r0, #0
1a000b7e:	f001 fa75 	bl	1a00206c <uartWriteString>
itoa( value, numeroEnString, base);         
1a000b82:	4c07      	ldr	r4, [pc, #28]	; (1a000ba0 <uartWriteMiDato+0x2c>)
1a000b84:	4632      	mov	r2, r6
1a000b86:	4621      	mov	r1, r4
1a000b88:	4628      	mov	r0, r5
1a000b8a:	f7ff ffbf 	bl	1a000b0c <itoa>
uartWriteString( UART_USB, numeroEnString );  
1a000b8e:	4621      	mov	r1, r4
1a000b90:	2000      	movs	r0, #0
1a000b92:	f001 fa6b 	bl	1a00206c <uartWriteString>
uartWriteString( UART_USB, "\r\n" );  
1a000b96:	4903      	ldr	r1, [pc, #12]	; (1a000ba4 <uartWriteMiDato+0x30>)
1a000b98:	2000      	movs	r0, #0
1a000b9a:	f001 fa67 	bl	1a00206c <uartWriteString>
1a000b9e:	bd70      	pop	{r4, r5, r6, pc}
1a000ba0:	10000160 	.word	0x10000160
1a000ba4:	1a002584 	.word	0x1a002584

1a000ba8 <EstadoInterno>:

//*********************************************************************************************************************
//
//*********************************************************************************************************************
void EstadoInterno(void)
{
1a000ba8:	b510      	push	{r4, lr}
// Esta linea permite el borrado de la terminal en la PC usando RealTerm.
uartWriteString( UART_USB, "\x1b[2J\x1b[H" );  	
1a000baa:	4966      	ldr	r1, [pc, #408]	; (1a000d44 <EstadoInterno+0x19c>)
1a000bac:	2000      	movs	r0, #0
1a000bae:	f001 fa5d 	bl	1a00206c <uartWriteString>


uartWriteMiDato("almacenarPisos[0] = ", almacenarPisos[0], 10);
1a000bb2:	4c65      	ldr	r4, [pc, #404]	; (1a000d48 <EstadoInterno+0x1a0>)
1a000bb4:	220a      	movs	r2, #10
1a000bb6:	6821      	ldr	r1, [r4, #0]
1a000bb8:	4864      	ldr	r0, [pc, #400]	; (1a000d4c <EstadoInterno+0x1a4>)
1a000bba:	f7ff ffdb 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[1] = ", almacenarPisos[1], 10);
1a000bbe:	220a      	movs	r2, #10
1a000bc0:	6861      	ldr	r1, [r4, #4]
1a000bc2:	4863      	ldr	r0, [pc, #396]	; (1a000d50 <EstadoInterno+0x1a8>)
1a000bc4:	f7ff ffd6 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[2] = ", almacenarPisos[2], 10);
1a000bc8:	220a      	movs	r2, #10
1a000bca:	68a1      	ldr	r1, [r4, #8]
1a000bcc:	4861      	ldr	r0, [pc, #388]	; (1a000d54 <EstadoInterno+0x1ac>)
1a000bce:	f7ff ffd1 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[3] = ", almacenarPisos[3], 10);
1a000bd2:	220a      	movs	r2, #10
1a000bd4:	68e1      	ldr	r1, [r4, #12]
1a000bd6:	4860      	ldr	r0, [pc, #384]	; (1a000d58 <EstadoInterno+0x1b0>)
1a000bd8:	f7ff ffcc 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[4] = ", almacenarPisos[4], 10);
1a000bdc:	220a      	movs	r2, #10
1a000bde:	6921      	ldr	r1, [r4, #16]
1a000be0:	485e      	ldr	r0, [pc, #376]	; (1a000d5c <EstadoInterno+0x1b4>)
1a000be2:	f7ff ffc7 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[5] = ", almacenarPisos[5], 10);
1a000be6:	220a      	movs	r2, #10
1a000be8:	6961      	ldr	r1, [r4, #20]
1a000bea:	485d      	ldr	r0, [pc, #372]	; (1a000d60 <EstadoInterno+0x1b8>)
1a000bec:	f7ff ffc2 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[6] = ", almacenarPisos[6], 10);
1a000bf0:	220a      	movs	r2, #10
1a000bf2:	69a1      	ldr	r1, [r4, #24]
1a000bf4:	485b      	ldr	r0, [pc, #364]	; (1a000d64 <EstadoInterno+0x1bc>)
1a000bf6:	f7ff ffbd 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[7] = ", almacenarPisos[7], 10);
1a000bfa:	220a      	movs	r2, #10
1a000bfc:	69e1      	ldr	r1, [r4, #28]
1a000bfe:	485a      	ldr	r0, [pc, #360]	; (1a000d68 <EstadoInterno+0x1c0>)
1a000c00:	f7ff ffb8 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[8] = ", almacenarPisos[8], 10);
1a000c04:	220a      	movs	r2, #10
1a000c06:	6a21      	ldr	r1, [r4, #32]
1a000c08:	4858      	ldr	r0, [pc, #352]	; (1a000d6c <EstadoInterno+0x1c4>)
1a000c0a:	f7ff ffb3 	bl	1a000b74 <uartWriteMiDato>
uartWriteMiDato("almacenarPisos[9] = ", almacenarPisos[9], 10);
1a000c0e:	220a      	movs	r2, #10
1a000c10:	6a61      	ldr	r1, [r4, #36]	; 0x24
1a000c12:	4857      	ldr	r0, [pc, #348]	; (1a000d70 <EstadoInterno+0x1c8>)
1a000c14:	f7ff ffae 	bl	1a000b74 <uartWriteMiDato>


uartWriteMiDato("Bandera Pasos = ", pasos, 10);
1a000c18:	220a      	movs	r2, #10
1a000c1a:	4b56      	ldr	r3, [pc, #344]	; (1a000d74 <EstadoInterno+0x1cc>)
1a000c1c:	6819      	ldr	r1, [r3, #0]
1a000c1e:	4856      	ldr	r0, [pc, #344]	; (1a000d78 <EstadoInterno+0x1d0>)
1a000c20:	f7ff ffa8 	bl	1a000b74 <uartWriteMiDato>

uartWriteMiDato("IndiceTeclaPresionada = ", indiceTeclaPresionada, 10);
1a000c24:	220a      	movs	r2, #10
1a000c26:	4b55      	ldr	r3, [pc, #340]	; (1a000d7c <EstadoInterno+0x1d4>)
1a000c28:	6819      	ldr	r1, [r3, #0]
1a000c2a:	4855      	ldr	r0, [pc, #340]	; (1a000d80 <EstadoInterno+0x1d8>)
1a000c2c:	f7ff ffa2 	bl	1a000b74 <uartWriteMiDato>

uartWriteMiDato("PrimerDigito = ", primerDigito, 10);
1a000c30:	220a      	movs	r2, #10
1a000c32:	4b54      	ldr	r3, [pc, #336]	; (1a000d84 <EstadoInterno+0x1dc>)
1a000c34:	8819      	ldrh	r1, [r3, #0]
1a000c36:	4854      	ldr	r0, [pc, #336]	; (1a000d88 <EstadoInterno+0x1e0>)
1a000c38:	f7ff ff9c 	bl	1a000b74 <uartWriteMiDato>

uartWriteMiDato("SegundoDigito = ", segundoDigito, 10);
1a000c3c:	220a      	movs	r2, #10
1a000c3e:	4b53      	ldr	r3, [pc, #332]	; (1a000d8c <EstadoInterno+0x1e4>)
1a000c40:	8819      	ldrh	r1, [r3, #0]
1a000c42:	4853      	ldr	r0, [pc, #332]	; (1a000d90 <EstadoInterno+0x1e8>)
1a000c44:	f7ff ff96 	bl	1a000b74 <uartWriteMiDato>

uartWriteMiDato("Indice = ", indice, 10);
1a000c48:	220a      	movs	r2, #10
1a000c4a:	4b52      	ldr	r3, [pc, #328]	; (1a000d94 <EstadoInterno+0x1ec>)
1a000c4c:	6819      	ldr	r1, [r3, #0]
1a000c4e:	4852      	ldr	r0, [pc, #328]	; (1a000d98 <EstadoInterno+0x1f0>)
1a000c50:	f7ff ff90 	bl	1a000b74 <uartWriteMiDato>


if (Ask_PideNuevoPisoFlag)
1a000c54:	4b51      	ldr	r3, [pc, #324]	; (1a000d9c <EstadoInterno+0x1f4>)
1a000c56:	681b      	ldr	r3, [r3, #0]
1a000c58:	f013 0f10 	tst.w	r3, #16
1a000c5c:	d01f      	beq.n	1a000c9e <EstadoInterno+0xf6>
	uartWriteMiDato("pideNuevoPiso = ", 1, 10);
1a000c5e:	220a      	movs	r2, #10
1a000c60:	2101      	movs	r1, #1
1a000c62:	484f      	ldr	r0, [pc, #316]	; (1a000da0 <EstadoInterno+0x1f8>)
1a000c64:	f7ff ff86 	bl	1a000b74 <uartWriteMiDato>
else	uartWriteMiDato("pideNuevoPiso = ", 0, 10);

uartWriteMiDato ("Piso Destino = ", pisoDestino, 10);
1a000c68:	220a      	movs	r2, #10
1a000c6a:	4b4e      	ldr	r3, [pc, #312]	; (1a000da4 <EstadoInterno+0x1fc>)
1a000c6c:	f993 1000 	ldrsb.w	r1, [r3]
1a000c70:	484d      	ldr	r0, [pc, #308]	; (1a000da8 <EstadoInterno+0x200>)
1a000c72:	f7ff ff7f 	bl	1a000b74 <uartWriteMiDato>

uartWriteMiDato ("Piso Actual = ", pisoActual, 10);
1a000c76:	220a      	movs	r2, #10
1a000c78:	4b4c      	ldr	r3, [pc, #304]	; (1a000dac <EstadoInterno+0x204>)
1a000c7a:	f993 1000 	ldrsb.w	r1, [r3]
1a000c7e:	484c      	ldr	r0, [pc, #304]	; (1a000db0 <EstadoInterno+0x208>)
1a000c80:	f7ff ff78 	bl	1a000b74 <uartWriteMiDato>


	

uartWriteString(UART_USB, "estadoActualAsc = ");
1a000c84:	494b      	ldr	r1, [pc, #300]	; (1a000db4 <EstadoInterno+0x20c>)
1a000c86:	2000      	movs	r0, #0
1a000c88:	f001 f9f0 	bl	1a00206c <uartWriteString>
switch(estadoActualAsc)
1a000c8c:	4b4a      	ldr	r3, [pc, #296]	; (1a000db8 <EstadoInterno+0x210>)
1a000c8e:	781b      	ldrb	r3, [r3, #0]
1a000c90:	2b05      	cmp	r3, #5
1a000c92:	d80e      	bhi.n	1a000cb2 <EstadoInterno+0x10a>
1a000c94:	e8df f003 	tbb	[pc, r3]
1a000c98:	241f1a09 	.word	0x241f1a09
1a000c9c:	2e29      	.short	0x2e29
else	uartWriteMiDato("pideNuevoPiso = ", 0, 10);
1a000c9e:	220a      	movs	r2, #10
1a000ca0:	2100      	movs	r1, #0
1a000ca2:	483f      	ldr	r0, [pc, #252]	; (1a000da0 <EstadoInterno+0x1f8>)
1a000ca4:	f7ff ff66 	bl	1a000b74 <uartWriteMiDato>
1a000ca8:	e7de      	b.n	1a000c68 <EstadoInterno+0xc0>
	{
	case EN_PLANTA_BAJA:
		uartWriteString(UART_USB, "En Planta Baja\r\n");
1a000caa:	4944      	ldr	r1, [pc, #272]	; (1a000dbc <EstadoInterno+0x214>)
1a000cac:	2000      	movs	r0, #0
1a000cae:	f001 f9dd 	bl	1a00206c <uartWriteString>

		break;
 	}      	
	
	
uartWriteString(UART_USB, "estadoActualPuerta = ");	
1a000cb2:	4943      	ldr	r1, [pc, #268]	; (1a000dc0 <EstadoInterno+0x218>)
1a000cb4:	2000      	movs	r0, #0
1a000cb6:	f001 f9d9 	bl	1a00206c <uartWriteString>
switch(estadoActualPuerta)
1a000cba:	4b42      	ldr	r3, [pc, #264]	; (1a000dc4 <EstadoInterno+0x21c>)
1a000cbc:	781b      	ldrb	r3, [r3, #0]
1a000cbe:	2b05      	cmp	r3, #5
1a000cc0:	d821      	bhi.n	1a000d06 <EstadoInterno+0x15e>
1a000cc2:	e8df f003 	tbb	[pc, r3]
1a000cc6:	251c      	.short	0x251c
1a000cc8:	39342f2a 	.word	0x39342f2a
		uartWriteString(UART_USB, "Subiendo\r\n");
1a000ccc:	493e      	ldr	r1, [pc, #248]	; (1a000dc8 <EstadoInterno+0x220>)
1a000cce:	2000      	movs	r0, #0
1a000cd0:	f001 f9cc 	bl	1a00206c <uartWriteString>
		break;
1a000cd4:	e7ed      	b.n	1a000cb2 <EstadoInterno+0x10a>
		uartWriteString(UART_USB, "Bajando\r\n");	
1a000cd6:	493d      	ldr	r1, [pc, #244]	; (1a000dcc <EstadoInterno+0x224>)
1a000cd8:	2000      	movs	r0, #0
1a000cda:	f001 f9c7 	bl	1a00206c <uartWriteString>
		break;
1a000cde:	e7e8      	b.n	1a000cb2 <EstadoInterno+0x10a>
		uartWriteString(UART_USB, "Parado\r\n");	
1a000ce0:	493b      	ldr	r1, [pc, #236]	; (1a000dd0 <EstadoInterno+0x228>)
1a000ce2:	2000      	movs	r0, #0
1a000ce4:	f001 f9c2 	bl	1a00206c <uartWriteString>
		break;
1a000ce8:	e7e3      	b.n	1a000cb2 <EstadoInterno+0x10a>
		uartWriteString(UART_USB, "Yendo a Planta Baja\r\n");	
1a000cea:	493a      	ldr	r1, [pc, #232]	; (1a000dd4 <EstadoInterno+0x22c>)
1a000cec:	2000      	movs	r0, #0
1a000cee:	f001 f9bd 	bl	1a00206c <uartWriteString>
		break;
1a000cf2:	e7de      	b.n	1a000cb2 <EstadoInterno+0x10a>
		uartWriteString(UART_USB, "Modo Configuracion\r\n");
1a000cf4:	4938      	ldr	r1, [pc, #224]	; (1a000dd8 <EstadoInterno+0x230>)
1a000cf6:	2000      	movs	r0, #0
1a000cf8:	f001 f9b8 	bl	1a00206c <uartWriteString>
		break;
1a000cfc:	e7d9      	b.n	1a000cb2 <EstadoInterno+0x10a>
	{
	case PUERTA_CERRADA:
		uartWriteString(UART_USB, "Puertas Cerradas\r\n");
1a000cfe:	4937      	ldr	r1, [pc, #220]	; (1a000ddc <EstadoInterno+0x234>)
1a000d00:	2000      	movs	r0, #0
1a000d02:	f001 f9b3 	bl	1a00206c <uartWriteString>
	default:

		break;
 	}      

uartWriteString(UART_USB, "\r\n");
1a000d06:	4936      	ldr	r1, [pc, #216]	; (1a000de0 <EstadoInterno+0x238>)
1a000d08:	2000      	movs	r0, #0
1a000d0a:	f001 f9af 	bl	1a00206c <uartWriteString>
1a000d0e:	bd10      	pop	{r4, pc}
		uartWriteString(UART_USB, "Abriendo Puertas\r\n");
1a000d10:	4934      	ldr	r1, [pc, #208]	; (1a000de4 <EstadoInterno+0x23c>)
1a000d12:	2000      	movs	r0, #0
1a000d14:	f001 f9aa 	bl	1a00206c <uartWriteString>
		break;
1a000d18:	e7f5      	b.n	1a000d06 <EstadoInterno+0x15e>
		uartWriteString(UART_USB, "Puertas Abiertas\r\n");
1a000d1a:	4933      	ldr	r1, [pc, #204]	; (1a000de8 <EstadoInterno+0x240>)
1a000d1c:	2000      	movs	r0, #0
1a000d1e:	f001 f9a5 	bl	1a00206c <uartWriteString>
		break;
1a000d22:	e7f0      	b.n	1a000d06 <EstadoInterno+0x15e>
		uartWriteString(UART_USB, "Intentado Cerrar Puertas\r\n");
1a000d24:	4931      	ldr	r1, [pc, #196]	; (1a000dec <EstadoInterno+0x244>)
1a000d26:	2000      	movs	r0, #0
1a000d28:	f001 f9a0 	bl	1a00206c <uartWriteString>
		break;
1a000d2c:	e7eb      	b.n	1a000d06 <EstadoInterno+0x15e>
		uartWriteString(UART_USB, "Cerrando Puertas\r\n");
1a000d2e:	4930      	ldr	r1, [pc, #192]	; (1a000df0 <EstadoInterno+0x248>)
1a000d30:	2000      	movs	r0, #0
1a000d32:	f001 f99b 	bl	1a00206c <uartWriteString>
		break;
1a000d36:	e7e6      	b.n	1a000d06 <EstadoInterno+0x15e>
		uartWriteString(UART_USB, "Alarma Puertas Abiertas\r\n");
1a000d38:	492e      	ldr	r1, [pc, #184]	; (1a000df4 <EstadoInterno+0x24c>)
1a000d3a:	2000      	movs	r0, #0
1a000d3c:	f001 f996 	bl	1a00206c <uartWriteString>
		break;
1a000d40:	e7e1      	b.n	1a000d06 <EstadoInterno+0x15e>
1a000d42:	bf00      	nop
1a000d44:	1a0023c8 	.word	0x1a0023c8
1a000d48:	10000070 	.word	0x10000070
1a000d4c:	1a0023d0 	.word	0x1a0023d0
1a000d50:	1a0023e8 	.word	0x1a0023e8
1a000d54:	1a002400 	.word	0x1a002400
1a000d58:	1a002418 	.word	0x1a002418
1a000d5c:	1a002430 	.word	0x1a002430
1a000d60:	1a002448 	.word	0x1a002448
1a000d64:	1a002460 	.word	0x1a002460
1a000d68:	1a002478 	.word	0x1a002478
1a000d6c:	1a002490 	.word	0x1a002490
1a000d70:	1a0024a8 	.word	0x1a0024a8
1a000d74:	100000ac 	.word	0x100000ac
1a000d78:	1a0024c0 	.word	0x1a0024c0
1a000d7c:	100000a4 	.word	0x100000a4
1a000d80:	1a0024d4 	.word	0x1a0024d4
1a000d84:	100000a8 	.word	0x100000a8
1a000d88:	1a0024f0 	.word	0x1a0024f0
1a000d8c:	100000aa 	.word	0x100000aa
1a000d90:	1a002500 	.word	0x1a002500
1a000d94:	1000009c 	.word	0x1000009c
1a000d98:	1a002514 	.word	0x1a002514
1a000d9c:	10000068 	.word	0x10000068
1a000da0:	1a002520 	.word	0x1a002520
1a000da4:	1000006e 	.word	0x1000006e
1a000da8:	1a002534 	.word	0x1a002534
1a000dac:	1000006d 	.word	0x1000006d
1a000db0:	1a002544 	.word	0x1a002544
1a000db4:	1a002554 	.word	0x1a002554
1a000db8:	10000108 	.word	0x10000108
1a000dbc:	1a002568 	.word	0x1a002568
1a000dc0:	1a0025d0 	.word	0x1a0025d0
1a000dc4:	10000128 	.word	0x10000128
1a000dc8:	1a00257c 	.word	0x1a00257c
1a000dcc:	1a002588 	.word	0x1a002588
1a000dd0:	1a002594 	.word	0x1a002594
1a000dd4:	1a0025a0 	.word	0x1a0025a0
1a000dd8:	1a0025b8 	.word	0x1a0025b8
1a000ddc:	1a0025e8 	.word	0x1a0025e8
1a000de0:	1a002584 	.word	0x1a002584
1a000de4:	1a0025fc 	.word	0x1a0025fc
1a000de8:	1a002610 	.word	0x1a002610
1a000dec:	1a002624 	.word	0x1a002624
1a000df0:	1a002640 	.word	0x1a002640
1a000df4:	1a002654 	.word	0x1a002654

1a000df8 <ConfigDisplay>:

//*************************************************************************************************
//			Configura pines para los dgitos
//*************************************************************************************************
void ConfigDisplay(void)
{
1a000df8:	b538      	push	{r3, r4, r5, lr}
uint8_t i = 0;

// Se setean los pines correspondientes a los segmentos como salida y en cero.
for (i=0; i<8; i++)
1a000dfa:	2400      	movs	r4, #0
1a000dfc:	e00a      	b.n	1a000e14 <ConfigDisplay+0x1c>
	{
	gpioConfig (segmentosdisplayB[i], GPIO_OUTPUT);
1a000dfe:	4d0e      	ldr	r5, [pc, #56]	; (1a000e38 <ConfigDisplay+0x40>)
1a000e00:	2101      	movs	r1, #1
1a000e02:	5d28      	ldrb	r0, [r5, r4]
1a000e04:	f000 fef4 	bl	1a001bf0 <gpioConfig>
	gpioWrite (segmentosdisplayB[i], 1);
1a000e08:	2101      	movs	r1, #1
1a000e0a:	5d28      	ldrb	r0, [r5, r4]
1a000e0c:	f000 ffaa 	bl	1a001d64 <gpioWrite>
for (i=0; i<8; i++)
1a000e10:	3401      	adds	r4, #1
1a000e12:	b2e4      	uxtb	r4, r4
1a000e14:	2c07      	cmp	r4, #7
1a000e16:	d9f2      	bls.n	1a000dfe <ConfigDisplay+0x6>
1a000e18:	2400      	movs	r4, #0
1a000e1a:	e00a      	b.n	1a000e32 <ConfigDisplay+0x3a>
	}

// Se setean los pines correspondientes al control de los anodos comn de los dgitos, en salida y cero.
for (i=0; i<4; i++)
	{
	gpioConfig (quedisplayB[i], GPIO_OUTPUT);
1a000e1c:	4d07      	ldr	r5, [pc, #28]	; (1a000e3c <ConfigDisplay+0x44>)
1a000e1e:	2101      	movs	r1, #1
1a000e20:	5d28      	ldrb	r0, [r5, r4]
1a000e22:	f000 fee5 	bl	1a001bf0 <gpioConfig>
	gpioWrite (quedisplayB[i], 1);
1a000e26:	2101      	movs	r1, #1
1a000e28:	5d28      	ldrb	r0, [r5, r4]
1a000e2a:	f000 ff9b 	bl	1a001d64 <gpioWrite>
for (i=0; i<4; i++)
1a000e2e:	3401      	adds	r4, #1
1a000e30:	b2e4      	uxtb	r4, r4
1a000e32:	2c03      	cmp	r4, #3
1a000e34:	d9f2      	bls.n	1a000e1c <ConfigDisplay+0x24>
	}
	
}
1a000e36:	bd38      	pop	{r3, r4, r5, pc}
1a000e38:	1000001c 	.word	0x1000001c
1a000e3c:	10000018 	.word	0x10000018

1a000e40 <SacaDigito>:

//*********************************************************************************************************************
//			Actualiza un dgito
//*********************************************************************************************************************
void SacaDigito(uint8_t numero, uint8_t lcdx)
{
1a000e40:	b538      	push	{r3, r4, r5, lr}
1a000e42:	4605      	mov	r5, r0
1a000e44:	460c      	mov	r4, r1
uint8_t i = 0;

gpioWrite (LCD1, 1);
1a000e46:	2101      	movs	r1, #1
1a000e48:	2010      	movs	r0, #16
1a000e4a:	f000 ff8b 	bl	1a001d64 <gpioWrite>
gpioWrite (LCD2, 1);
1a000e4e:	2101      	movs	r1, #1
1a000e50:	2011      	movs	r0, #17
1a000e52:	f000 ff87 	bl	1a001d64 <gpioWrite>
gpioWrite (LCD3, 1);
1a000e56:	2101      	movs	r1, #1
1a000e58:	2012      	movs	r0, #18
1a000e5a:	f000 ff83 	bl	1a001d64 <gpioWrite>
gpioWrite (LCD4, 1);
1a000e5e:	2101      	movs	r1, #1
1a000e60:	2014      	movs	r0, #20
1a000e62:	f000 ff7f 	bl	1a001d64 <gpioWrite>
gpioWrite (lcdx, 0);
1a000e66:	2100      	movs	r1, #0
1a000e68:	4620      	mov	r0, r4
1a000e6a:	f000 ff7b 	bl	1a001d64 <gpioWrite>

for (i=0; i<=7; i++)
1a000e6e:	2400      	movs	r4, #0
1a000e70:	e00b      	b.n	1a000e8a <SacaDigito+0x4a>
	gpioWrite (segmentosdisplayB[i], (numeroadisplayB[numero] & (1 << i)));
1a000e72:	4b07      	ldr	r3, [pc, #28]	; (1a000e90 <SacaDigito+0x50>)
1a000e74:	5759      	ldrsb	r1, [r3, r5]
1a000e76:	2301      	movs	r3, #1
1a000e78:	40a3      	lsls	r3, r4
1a000e7a:	4019      	ands	r1, r3
1a000e7c:	b2c9      	uxtb	r1, r1
1a000e7e:	4b05      	ldr	r3, [pc, #20]	; (1a000e94 <SacaDigito+0x54>)
1a000e80:	5d18      	ldrb	r0, [r3, r4]
1a000e82:	f000 ff6f 	bl	1a001d64 <gpioWrite>
for (i=0; i<=7; i++)
1a000e86:	3401      	adds	r4, #1
1a000e88:	b2e4      	uxtb	r4, r4
1a000e8a:	2c07      	cmp	r4, #7
1a000e8c:	d9f1      	bls.n	1a000e72 <SacaDigito+0x32>
}
1a000e8e:	bd38      	pop	{r3, r4, r5, pc}
1a000e90:	1000000c 	.word	0x1000000c
1a000e94:	1000001c 	.word	0x1000001c

1a000e98 <ConvierteByte>:
//*********************************************************************************************************************
//
//*********************************************************************************************************************
void ConvierteByte(uint8_t X, uint8_t *p)
{   
if (X)
1a000e98:	4603      	mov	r3, r0
1a000e9a:	b920      	cbnz	r0, 1a000ea6 <ConvierteByte+0xe>
	X = X%10;
	
	p[0] = X;
	}
else	{
	p[2] = 0;
1a000e9c:	2300      	movs	r3, #0
1a000e9e:	708b      	strb	r3, [r1, #2]
	p[1] = 0;
1a000ea0:	704b      	strb	r3, [r1, #1]
	p[0] = 0;
1a000ea2:	700b      	strb	r3, [r1, #0]
1a000ea4:	4770      	bx	lr
	p[2] = X/100;
1a000ea6:	480a      	ldr	r0, [pc, #40]	; (1a000ed0 <ConvierteByte+0x38>)
1a000ea8:	fba0 2003 	umull	r2, r0, r0, r3
1a000eac:	0940      	lsrs	r0, r0, #5
1a000eae:	7088      	strb	r0, [r1, #2]
	X = X%100;
1a000eb0:	2264      	movs	r2, #100	; 0x64
1a000eb2:	fb02 3010 	mls	r0, r2, r0, r3
1a000eb6:	b2c0      	uxtb	r0, r0
	p[1] = X/10;
1a000eb8:	4b06      	ldr	r3, [pc, #24]	; (1a000ed4 <ConvierteByte+0x3c>)
1a000eba:	fba3 2300 	umull	r2, r3, r3, r0
1a000ebe:	08db      	lsrs	r3, r3, #3
1a000ec0:	704b      	strb	r3, [r1, #1]
	X = X%10;
1a000ec2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a000ec6:	005a      	lsls	r2, r3, #1
1a000ec8:	1a80      	subs	r0, r0, r2
	p[0] = X;
1a000eca:	7008      	strb	r0, [r1, #0]
1a000ecc:	4770      	bx	lr
1a000ece:	bf00      	nop
1a000ed0:	51eb851f 	.word	0x51eb851f
1a000ed4:	cccccccd 	.word	0xcccccccd

1a000ed8 <PonPisoActualDisplay>:


//*********************************************************************************************************************
//*********************************************************************************************************************
void PonPisoActualDisplay(void)
{
1a000ed8:	b510      	push	{r4, lr}
1a000eda:	b082      	sub	sp, #8

uint8_t valores[3];


ConvierteByte(pisoActual, valores);
1a000edc:	a901      	add	r1, sp, #4
1a000ede:	4b1f      	ldr	r3, [pc, #124]	; (1a000f5c <PonPisoActualDisplay+0x84>)
1a000ee0:	7818      	ldrb	r0, [r3, #0]
1a000ee2:	f7ff ffd9 	bl	1a000e98 <ConvierteByte>
unidadesmilB = 0;
1a000ee6:	2200      	movs	r2, #0
1a000ee8:	4b1d      	ldr	r3, [pc, #116]	; (1a000f60 <PonPisoActualDisplay+0x88>)
1a000eea:	701a      	strb	r2, [r3, #0]
centenasB = valores[2];
1a000eec:	f89d 2006 	ldrb.w	r2, [sp, #6]
1a000ef0:	4b1c      	ldr	r3, [pc, #112]	; (1a000f64 <PonPisoActualDisplay+0x8c>)
1a000ef2:	701a      	strb	r2, [r3, #0]
decenasB = valores[1];
1a000ef4:	f89d 0005 	ldrb.w	r0, [sp, #5]
1a000ef8:	4b1b      	ldr	r3, [pc, #108]	; (1a000f68 <PonPisoActualDisplay+0x90>)
1a000efa:	7018      	strb	r0, [r3, #0]
unidadesB = valores[0];
1a000efc:	f89d 4004 	ldrb.w	r4, [sp, #4]
1a000f00:	4b1a      	ldr	r3, [pc, #104]	; (1a000f6c <PonPisoActualDisplay+0x94>)
1a000f02:	701c      	strb	r4, [r3, #0]



switch (secuenciaB){
1a000f04:	4b1a      	ldr	r3, [pc, #104]	; (1a000f70 <PonPisoActualDisplay+0x98>)
1a000f06:	781b      	ldrb	r3, [r3, #0]
1a000f08:	2b03      	cmp	r3, #3
1a000f0a:	d821      	bhi.n	1a000f50 <PonPisoActualDisplay+0x78>
1a000f0c:	e8df f003 	tbb	[pc, r3]
1a000f10:	1c130b02 	.word	0x1c130b02
	case 0:
		SacaDigito (unidadesB, LCD1);
1a000f14:	2110      	movs	r1, #16
1a000f16:	4620      	mov	r0, r4
1a000f18:	f7ff ff92 	bl	1a000e40 <SacaDigito>
		secuenciaB++;
1a000f1c:	4a14      	ldr	r2, [pc, #80]	; (1a000f70 <PonPisoActualDisplay+0x98>)
1a000f1e:	7813      	ldrb	r3, [r2, #0]
1a000f20:	3301      	adds	r3, #1
1a000f22:	7013      	strb	r3, [r2, #0]
		break;
1a000f24:	e017      	b.n	1a000f56 <PonPisoActualDisplay+0x7e>
	case 1:
		SacaDigito (decenasB, LCD2);
1a000f26:	2111      	movs	r1, #17
1a000f28:	f7ff ff8a 	bl	1a000e40 <SacaDigito>
		secuenciaB++;
1a000f2c:	4a10      	ldr	r2, [pc, #64]	; (1a000f70 <PonPisoActualDisplay+0x98>)
1a000f2e:	7813      	ldrb	r3, [r2, #0]
1a000f30:	3301      	adds	r3, #1
1a000f32:	7013      	strb	r3, [r2, #0]
		break;
1a000f34:	e00f      	b.n	1a000f56 <PonPisoActualDisplay+0x7e>
	case 2:
		SacaDigito (centenasB, LCD3);
1a000f36:	2112      	movs	r1, #18
1a000f38:	4610      	mov	r0, r2
1a000f3a:	f7ff ff81 	bl	1a000e40 <SacaDigito>
		secuenciaB++;
1a000f3e:	4a0c      	ldr	r2, [pc, #48]	; (1a000f70 <PonPisoActualDisplay+0x98>)
1a000f40:	7813      	ldrb	r3, [r2, #0]
1a000f42:	3301      	adds	r3, #1
1a000f44:	7013      	strb	r3, [r2, #0]
		break;
1a000f46:	e006      	b.n	1a000f56 <PonPisoActualDisplay+0x7e>
	case 3:
		SacaDigito (unidadesmilB, LCD4);
1a000f48:	2114      	movs	r1, #20
1a000f4a:	2000      	movs	r0, #0
1a000f4c:	f7ff ff78 	bl	1a000e40 <SacaDigito>
	
	default:
		secuenciaB = 0;
1a000f50:	2200      	movs	r2, #0
1a000f52:	4b07      	ldr	r3, [pc, #28]	; (1a000f70 <PonPisoActualDisplay+0x98>)
1a000f54:	701a      	strb	r2, [r3, #0]
		break;
	}
	
}
1a000f56:	b002      	add	sp, #8
1a000f58:	bd10      	pop	{r4, pc}
1a000f5a:	bf00      	nop
1a000f5c:	1000006d 	.word	0x1000006d
1a000f60:	100000b4 	.word	0x100000b4
1a000f64:	100000b0 	.word	0x100000b0
1a000f68:	100000b1 	.word	0x100000b1
1a000f6c:	100000b3 	.word	0x100000b3
1a000f70:	100000b2 	.word	0x100000b2

1a000f74 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a000f74:	b508      	push	{r3, lr}
   /* CPU core speed */
   SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a000f76:	2069      	movs	r0, #105	; 0x69
1a000f78:	f000 fa86 	bl	1a001488 <Chip_Clock_GetRate>
1a000f7c:	4b01      	ldr	r3, [pc, #4]	; (1a000f84 <SystemCoreClockUpdate+0x10>)
1a000f7e:	6018      	str	r0, [r3, #0]
1a000f80:	bd08      	pop	{r3, pc}
1a000f82:	bf00      	nop
1a000f84:	1000016c 	.word	0x1000016c

1a000f88 <pll_calc_divs>:
       return -val;
   return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a000f88:	b5f0      	push	{r4, r5, r6, r7, lr}

   uint32_t prev = freq;
   int n, m, p;

   /* When direct mode is set FBSEL should be a don't care */
   if (ppll->ctrl & (1 << 7)) {
1a000f8a:	680b      	ldr	r3, [r1, #0]
1a000f8c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f90:	d002      	beq.n	1a000f98 <pll_calc_divs+0x10>
       ppll->ctrl &= ~(1 << 6);
1a000f92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000f96:	600b      	str	r3, [r1, #0]
1a000f98:	4607      	mov	r7, r0
1a000f9a:	2501      	movs	r5, #1
1a000f9c:	e03b      	b.n	1a001016 <pll_calc_divs+0x8e>
           for (m = 1; m <= 256; m++) {
               uint32_t fcco, fout;
               if (ppll->ctrl & (1 << 6)) {
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
               } else {
                   fcco = (m * ppll->fin) / n;
1a000f9e:	694b      	ldr	r3, [r1, #20]
1a000fa0:	fb03 f302 	mul.w	r3, r3, r2
1a000fa4:	fbb3 f3f5 	udiv	r3, r3, r5
1a000fa8:	e014      	b.n	1a000fd4 <pll_calc_divs+0x4c>
               }
               if (fcco < PLL_MIN_CCO_FREQ) continue;
               if (fcco > PLL_MAX_CCO_FREQ) break;
               if (ppll->ctrl & (1 << 7)) {
                   fout = fcco;
1a000faa:	461c      	mov	r4, r3
1a000fac:	e020      	b.n	1a000ff0 <pll_calc_divs+0x68>
       return -val;
1a000fae:	f1ce 0e00 	rsb	lr, lr, #0
1a000fb2:	e020      	b.n	1a000ff6 <pll_calc_divs+0x6e>
           for (m = 1; m <= 256; m++) {
1a000fb4:	3201      	adds	r2, #1
1a000fb6:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000fba:	dc26      	bgt.n	1a00100a <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 6)) {
1a000fbc:	680c      	ldr	r4, [r1, #0]
1a000fbe:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000fc2:	d0ec      	beq.n	1a000f9e <pll_calc_divs+0x16>
                   fcco = ((m << (p + 1)) * ppll->fin) / n;
1a000fc4:	1c73      	adds	r3, r6, #1
1a000fc6:	fa02 fe03 	lsl.w	lr, r2, r3
1a000fca:	694b      	ldr	r3, [r1, #20]
1a000fcc:	fb03 f30e 	mul.w	r3, r3, lr
1a000fd0:	fbb3 f3f5 	udiv	r3, r3, r5
               if (fcco < PLL_MIN_CCO_FREQ) continue;
1a000fd4:	f8df e048 	ldr.w	lr, [pc, #72]	; 1a001020 <pll_calc_divs+0x98>
1a000fd8:	4573      	cmp	r3, lr
1a000fda:	d9eb      	bls.n	1a000fb4 <pll_calc_divs+0x2c>
               if (fcco > PLL_MAX_CCO_FREQ) break;
1a000fdc:	f8df e044 	ldr.w	lr, [pc, #68]	; 1a001024 <pll_calc_divs+0x9c>
1a000fe0:	4573      	cmp	r3, lr
1a000fe2:	d812      	bhi.n	1a00100a <pll_calc_divs+0x82>
               if (ppll->ctrl & (1 << 7)) {
1a000fe4:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000fe8:	d1df      	bne.n	1a000faa <pll_calc_divs+0x22>
               } else {
                   fout = fcco >> (p + 1);
1a000fea:	1c74      	adds	r4, r6, #1
1a000fec:	fa23 f404 	lsr.w	r4, r3, r4
   if (val < 0)
1a000ff0:	ebb0 0e04 	subs.w	lr, r0, r4
1a000ff4:	d4db      	bmi.n	1a000fae <pll_calc_divs+0x26>
               }

               if (ABS(freq - fout) < prev) {
1a000ff6:	4577      	cmp	r7, lr
1a000ff8:	d9dc      	bls.n	1a000fb4 <pll_calc_divs+0x2c>
                   ppll->nsel = n;
1a000ffa:	608d      	str	r5, [r1, #8]
                   ppll->psel = p + 1;
1a000ffc:	1c77      	adds	r7, r6, #1
1a000ffe:	60cf      	str	r7, [r1, #12]
                   ppll->msel = m;
1a001000:	610a      	str	r2, [r1, #16]
                   ppll->fout = fout;
1a001002:	618c      	str	r4, [r1, #24]
                   ppll->fcco = fcco;
1a001004:	61cb      	str	r3, [r1, #28]
                   prev = ABS(freq - fout);
1a001006:	4677      	mov	r7, lr
1a001008:	e7d4      	b.n	1a000fb4 <pll_calc_divs+0x2c>
       for (p = 0; p < 4; p ++) {
1a00100a:	3601      	adds	r6, #1
1a00100c:	2e03      	cmp	r6, #3
1a00100e:	dc01      	bgt.n	1a001014 <pll_calc_divs+0x8c>
1a001010:	2201      	movs	r2, #1
1a001012:	e7d0      	b.n	1a000fb6 <pll_calc_divs+0x2e>
   for (n = 1; n <= 4; n++) {
1a001014:	3501      	adds	r5, #1
1a001016:	2d04      	cmp	r5, #4
1a001018:	dc01      	bgt.n	1a00101e <pll_calc_divs+0x96>
1a00101a:	2600      	movs	r6, #0
1a00101c:	e7f6      	b.n	1a00100c <pll_calc_divs+0x84>
               }
           }
       }
   }
}
1a00101e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a001020:	094c5eff 	.word	0x094c5eff
1a001024:	1312d000 	.word	0x1312d000

1a001028 <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a001028:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00102a:	b099      	sub	sp, #100	; 0x64
1a00102c:	4605      	mov	r5, r0
1a00102e:	460c      	mov	r4, r1
   int diff[3];
   PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a001030:	2260      	movs	r2, #96	; 0x60
1a001032:	2100      	movs	r1, #0
1a001034:	4668      	mov	r0, sp
1a001036:	f001 f9af 	bl	1a002398 <memset>

   /* Try direct mode */
   pll[0].ctrl |= (1 << 7);
1a00103a:	2380      	movs	r3, #128	; 0x80
1a00103c:	9300      	str	r3, [sp, #0]
   pll[0].fin = ppll->fin;
1a00103e:	6963      	ldr	r3, [r4, #20]
1a001040:	9305      	str	r3, [sp, #20]
   pll[0].srcin = ppll->srcin;
1a001042:	7923      	ldrb	r3, [r4, #4]
1a001044:	f88d 3004 	strb.w	r3, [sp, #4]
   pll_calc_divs(freq, &pll[0]);
1a001048:	4669      	mov	r1, sp
1a00104a:	4628      	mov	r0, r5
1a00104c:	f7ff ff9c 	bl	1a000f88 <pll_calc_divs>
   if (pll[0].fout == freq) {
1a001050:	9b06      	ldr	r3, [sp, #24]
1a001052:	429d      	cmp	r5, r3
1a001054:	d02f      	beq.n	1a0010b6 <pll_get_frac+0x8e>
   if (val < 0)
1a001056:	1aeb      	subs	r3, r5, r3
1a001058:	d436      	bmi.n	1a0010c8 <pll_get_frac+0xa0>
       *ppll = pll[0];
       return ;
   }
   diff[0] = ABS(freq - pll[0].fout);
1a00105a:	461e      	mov	r6, r3

   /* Try non-Integer mode */
   pll[2].ctrl = (1 << 6);
1a00105c:	2340      	movs	r3, #64	; 0x40
1a00105e:	9310      	str	r3, [sp, #64]	; 0x40
   pll[2].fin = ppll->fin;
1a001060:	6963      	ldr	r3, [r4, #20]
1a001062:	9315      	str	r3, [sp, #84]	; 0x54
   pll[2].srcin = ppll->srcin;
1a001064:	7923      	ldrb	r3, [r4, #4]
1a001066:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
   pll_calc_divs(freq, &pll[2]);
1a00106a:	a910      	add	r1, sp, #64	; 0x40
1a00106c:	4628      	mov	r0, r5
1a00106e:	f7ff ff8b 	bl	1a000f88 <pll_calc_divs>
   if (pll[2].fout == freq) {
1a001072:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a001074:	429d      	cmp	r5, r3
1a001076:	d029      	beq.n	1a0010cc <pll_get_frac+0xa4>
   if (val < 0)
1a001078:	1aeb      	subs	r3, r5, r3
1a00107a:	d42f      	bmi.n	1a0010dc <pll_get_frac+0xb4>
       *ppll = pll[2];
       return ;
   }

   diff[2] = ABS(freq - pll[2].fout);
1a00107c:	461f      	mov	r7, r3
   /* Try integer mode */
   pll[1].ctrl = (1 << 6);
1a00107e:	2340      	movs	r3, #64	; 0x40
1a001080:	9308      	str	r3, [sp, #32]
   pll[1].fin = ppll->fin;
1a001082:	6963      	ldr	r3, [r4, #20]
1a001084:	930d      	str	r3, [sp, #52]	; 0x34
   pll[1].srcin = ppll->srcin;
1a001086:	7923      	ldrb	r3, [r4, #4]
1a001088:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
   pll_calc_divs(freq, &pll[1]);
1a00108c:	a908      	add	r1, sp, #32
1a00108e:	4628      	mov	r0, r5
1a001090:	f7ff ff7a 	bl	1a000f88 <pll_calc_divs>
   if (pll[1].fout == freq) {
1a001094:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a001096:	429d      	cmp	r5, r3
1a001098:	d022      	beq.n	1a0010e0 <pll_get_frac+0xb8>
   if (val < 0)
1a00109a:	1aed      	subs	r5, r5, r3
1a00109c:	d428      	bmi.n	1a0010f0 <pll_get_frac+0xc8>
       return ;
   }
   diff[1] = ABS(freq - pll[1].fout);

   /* Find the min of 3 and return */
   if (diff[0] <= diff[1]) {
1a00109e:	42ae      	cmp	r6, r5
1a0010a0:	dc30      	bgt.n	1a001104 <pll_get_frac+0xdc>
       if (diff[0] <= diff[2]) {
1a0010a2:	42be      	cmp	r6, r7
1a0010a4:	dc26      	bgt.n	1a0010f4 <pll_get_frac+0xcc>
           *ppll = pll[0];
1a0010a6:	466d      	mov	r5, sp
1a0010a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010ac:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0010b4:	e006      	b.n	1a0010c4 <pll_get_frac+0x9c>
       *ppll = pll[0];
1a0010b6:	466d      	mov	r5, sp
1a0010b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
           *ppll = pll[1];
       } else {
           *ppll = pll[2];
       }
   }
}
1a0010c4:	b019      	add	sp, #100	; 0x64
1a0010c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
       return -val;
1a0010c8:	425b      	negs	r3, r3
1a0010ca:	e7c6      	b.n	1a00105a <pll_get_frac+0x32>
       *ppll = pll[2];
1a0010cc:	ad10      	add	r5, sp, #64	; 0x40
1a0010ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010d2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010d6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a0010da:	e7f3      	b.n	1a0010c4 <pll_get_frac+0x9c>
       return -val;
1a0010dc:	425b      	negs	r3, r3
1a0010de:	e7cd      	b.n	1a00107c <pll_get_frac+0x54>
       *ppll = pll[1];
1a0010e0:	ad08      	add	r5, sp, #32
1a0010e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010e6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       return ;
1a0010ee:	e7e9      	b.n	1a0010c4 <pll_get_frac+0x9c>
       return -val;
1a0010f0:	426d      	negs	r5, r5
1a0010f2:	e7d4      	b.n	1a00109e <pll_get_frac+0x76>
           *ppll = pll[2];
1a0010f4:	ad10      	add	r5, sp, #64	; 0x40
1a0010f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0010f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0010fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0010fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001102:	e7df      	b.n	1a0010c4 <pll_get_frac+0x9c>
       if (diff[1] <= diff[2]) {
1a001104:	42af      	cmp	r7, r5
1a001106:	db07      	blt.n	1a001118 <pll_get_frac+0xf0>
           *ppll = pll[1];
1a001108:	ad08      	add	r5, sp, #32
1a00110a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00110c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00110e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001112:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001116:	e7d5      	b.n	1a0010c4 <pll_get_frac+0x9c>
           *ppll = pll[2];
1a001118:	ad10      	add	r5, sp, #64	; 0x40
1a00111a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00111c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00111e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a001122:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a001126:	e7cd      	b.n	1a0010c4 <pll_get_frac+0x9c>

1a001128 <Chip_Clock_FindBaseClock>:
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a001128:	b430      	push	{r4, r5}
1a00112a:	4605      	mov	r5, r0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
   int i = 0;
1a00112c:	2300      	movs	r3, #0
   CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00112e:	201c      	movs	r0, #28

   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001130:	e000      	b.n	1a001134 <Chip_Clock_FindBaseClock+0xc>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
           baseclk = periph_to_base[i].clkbase;
       }
       else {
           i++;
1a001132:	3301      	adds	r3, #1
   while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a001134:	281c      	cmp	r0, #28
1a001136:	d118      	bne.n	1a00116a <Chip_Clock_FindBaseClock+0x42>
1a001138:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00113c:	0051      	lsls	r1, r2, #1
1a00113e:	4a0c      	ldr	r2, [pc, #48]	; (1a001170 <Chip_Clock_FindBaseClock+0x48>)
1a001140:	440a      	add	r2, r1
1a001142:	7914      	ldrb	r4, [r2, #4]
1a001144:	42a0      	cmp	r0, r4
1a001146:	d010      	beq.n	1a00116a <Chip_Clock_FindBaseClock+0x42>
       if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a001148:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a00114c:	004a      	lsls	r2, r1, #1
1a00114e:	4908      	ldr	r1, [pc, #32]	; (1a001170 <Chip_Clock_FindBaseClock+0x48>)
1a001150:	5a8a      	ldrh	r2, [r1, r2]
1a001152:	42aa      	cmp	r2, r5
1a001154:	d8ed      	bhi.n	1a001132 <Chip_Clock_FindBaseClock+0xa>
1a001156:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00115a:	0051      	lsls	r1, r2, #1
1a00115c:	4a04      	ldr	r2, [pc, #16]	; (1a001170 <Chip_Clock_FindBaseClock+0x48>)
1a00115e:	440a      	add	r2, r1
1a001160:	8852      	ldrh	r2, [r2, #2]
1a001162:	4295      	cmp	r5, r2
1a001164:	d8e5      	bhi.n	1a001132 <Chip_Clock_FindBaseClock+0xa>
           baseclk = periph_to_base[i].clkbase;
1a001166:	4620      	mov	r0, r4
1a001168:	e7e4      	b.n	1a001134 <Chip_Clock_FindBaseClock+0xc>
       }
   }

   return baseclk;
}
1a00116a:	bc30      	pop	{r4, r5}
1a00116c:	4770      	bx	lr
1a00116e:	bf00      	nop
1a001170:	1a0026c4 	.word	0x1a0026c4

1a001174 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a001174:	b082      	sub	sp, #8
   volatile uint32_t delay = 1000;
1a001176:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00117a:	9301      	str	r3, [sp, #4]

   uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a00117c:	4a0d      	ldr	r2, [pc, #52]	; (1a0011b4 <Chip_Clock_EnableCrystal+0x40>)
1a00117e:	6993      	ldr	r3, [r2, #24]

   /* Clear bypass mode */
   OldCrystalConfig &= (~2);
1a001180:	f023 0102 	bic.w	r1, r3, #2
   if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a001184:	6992      	ldr	r2, [r2, #24]
1a001186:	4291      	cmp	r1, r2
1a001188:	d001      	beq.n	1a00118e <Chip_Clock_EnableCrystal+0x1a>
       LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a00118a:	4a0a      	ldr	r2, [pc, #40]	; (1a0011b4 <Chip_Clock_EnableCrystal+0x40>)
1a00118c:	6191      	str	r1, [r2, #24]
   }

   /* Enable crystal oscillator */
   OldCrystalConfig &= (~1);
1a00118e:	f023 0303 	bic.w	r3, r3, #3
   if (OscRateIn >= 20000000) {
1a001192:	4a09      	ldr	r2, [pc, #36]	; (1a0011b8 <Chip_Clock_EnableCrystal+0x44>)
1a001194:	6811      	ldr	r1, [r2, #0]
1a001196:	4a09      	ldr	r2, [pc, #36]	; (1a0011bc <Chip_Clock_EnableCrystal+0x48>)
1a001198:	4291      	cmp	r1, r2
1a00119a:	d901      	bls.n	1a0011a0 <Chip_Clock_EnableCrystal+0x2c>
       OldCrystalConfig |= 4;  /* Set high frequency mode */
1a00119c:	f043 0304 	orr.w	r3, r3, #4

   }
   LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0011a0:	4a04      	ldr	r2, [pc, #16]	; (1a0011b4 <Chip_Clock_EnableCrystal+0x40>)
1a0011a2:	6193      	str	r3, [r2, #24]

   /* Delay for 250uSec */
   while(delay--) {}
1a0011a4:	9b01      	ldr	r3, [sp, #4]
1a0011a6:	1e5a      	subs	r2, r3, #1
1a0011a8:	9201      	str	r2, [sp, #4]
1a0011aa:	2b00      	cmp	r3, #0
1a0011ac:	d1fa      	bne.n	1a0011a4 <Chip_Clock_EnableCrystal+0x30>
}
1a0011ae:	b002      	add	sp, #8
1a0011b0:	4770      	bx	lr
1a0011b2:	bf00      	nop
1a0011b4:	40050000 	.word	0x40050000
1a0011b8:	1a00278c 	.word	0x1a00278c
1a0011bc:	01312cff 	.word	0x01312cff

1a0011c0 <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
   uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0011c0:	3012      	adds	r0, #18
1a0011c2:	4b05      	ldr	r3, [pc, #20]	; (1a0011d8 <Chip_Clock_GetDividerSource+0x18>)
1a0011c4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

   if (reg & 1) {  /* divider is powered down */
1a0011c8:	f010 0f01 	tst.w	r0, #1
1a0011cc:	d001      	beq.n	1a0011d2 <Chip_Clock_GetDividerSource+0x12>
       return CLKINPUT_PD;
1a0011ce:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a0011d0:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0011d2:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0011d6:	4770      	bx	lr
1a0011d8:	40050000 	.word	0x40050000

1a0011dc <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
   return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0011dc:	f100 0212 	add.w	r2, r0, #18
1a0011e0:	4b03      	ldr	r3, [pc, #12]	; (1a0011f0 <Chip_Clock_GetDividerDivisor+0x14>)
1a0011e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0011e6:	4b03      	ldr	r3, [pc, #12]	; (1a0011f4 <Chip_Clock_GetDividerDivisor+0x18>)
1a0011e8:	5c18      	ldrb	r0, [r3, r0]
}
1a0011ea:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0011ee:	4770      	bx	lr
1a0011f0:	40050000 	.word	0x40050000
1a0011f4:	1a0026bc 	.word	0x1a0026bc

1a0011f8 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a0011f8:	b508      	push	{r3, lr}
   uint32_t rate = 0;

   switch (input) {
1a0011fa:	2810      	cmp	r0, #16
1a0011fc:	d80a      	bhi.n	1a001214 <Chip_Clock_GetClockInputHz+0x1c>
1a0011fe:	e8df f000 	tbb	[pc, r0]
1a001202:	0b44      	.short	0x0b44
1a001204:	0921180d 	.word	0x0921180d
1a001208:	2d2a2724 	.word	0x2d2a2724
1a00120c:	34300909 	.word	0x34300909
1a001210:	3c38      	.short	0x3c38
1a001212:	40          	.byte	0x40
1a001213:	00          	.byte	0x00
   uint32_t rate = 0;
1a001214:	2000      	movs	r0, #0
1a001216:	bd08      	pop	{r3, pc}
   case CLKIN_32K:
       rate = CRYSTAL_32K_FREQ_IN;
       break;

   case CLKIN_IRC:
       rate = CGU_IRC_FREQ;
1a001218:	481e      	ldr	r0, [pc, #120]	; (1a001294 <Chip_Clock_GetClockInputHz+0x9c>)
       break;
1a00121a:	bd08      	pop	{r3, pc}

   case CLKIN_ENET_RX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00121c:	4b1e      	ldr	r3, [pc, #120]	; (1a001298 <Chip_Clock_GetClockInputHz+0xa0>)
1a00121e:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001222:	f003 0307 	and.w	r3, r3, #7
1a001226:	2b04      	cmp	r3, #4
1a001228:	d001      	beq.n	1a00122e <Chip_Clock_GetClockInputHz+0x36>
           /* MII mode requires 25MHz clock */
           rate = 25000000;
1a00122a:	481c      	ldr	r0, [pc, #112]	; (1a00129c <Chip_Clock_GetClockInputHz+0xa4>)
1a00122c:	bd08      	pop	{r3, pc}
   uint32_t rate = 0;
1a00122e:	2000      	movs	r0, #0
1a001230:	bd08      	pop	{r3, pc}
       }
       break;

   case CLKIN_ENET_TX:
       if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a001232:	4b19      	ldr	r3, [pc, #100]	; (1a001298 <Chip_Clock_GetClockInputHz+0xa0>)
1a001234:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a001238:	f003 0307 	and.w	r3, r3, #7
1a00123c:	2b04      	cmp	r3, #4
1a00123e:	d027      	beq.n	1a001290 <Chip_Clock_GetClockInputHz+0x98>
           rate = 25000000; /* MII uses 25 MHz */
1a001240:	4816      	ldr	r0, [pc, #88]	; (1a00129c <Chip_Clock_GetClockInputHz+0xa4>)
1a001242:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
       }
       break;

   case CLKIN_CLKIN:
       rate = ExtRateIn;
1a001244:	4b16      	ldr	r3, [pc, #88]	; (1a0012a0 <Chip_Clock_GetClockInputHz+0xa8>)
1a001246:	6818      	ldr	r0, [r3, #0]
       break;
1a001248:	bd08      	pop	{r3, pc}

   case CLKIN_CRYSTAL:
       rate = OscRateIn;
1a00124a:	4b16      	ldr	r3, [pc, #88]	; (1a0012a4 <Chip_Clock_GetClockInputHz+0xac>)
1a00124c:	6818      	ldr	r0, [r3, #0]
       break;
1a00124e:	bd08      	pop	{r3, pc}

   case CLKIN_USBPLL:
       rate = audio_usb_pll_freq[CGU_USB_PLL];
1a001250:	4b15      	ldr	r3, [pc, #84]	; (1a0012a8 <Chip_Clock_GetClockInputHz+0xb0>)
1a001252:	6818      	ldr	r0, [r3, #0]
       break;
1a001254:	bd08      	pop	{r3, pc}

   case CLKIN_AUDIOPLL:
       rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a001256:	4b14      	ldr	r3, [pc, #80]	; (1a0012a8 <Chip_Clock_GetClockInputHz+0xb0>)
1a001258:	6858      	ldr	r0, [r3, #4]
       break;
1a00125a:	bd08      	pop	{r3, pc}

   case CLKIN_MAINPLL:
       rate = Chip_Clock_GetMainPLLHz();
1a00125c:	f000 f868 	bl	1a001330 <Chip_Clock_GetMainPLLHz>
       break;
1a001260:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVA:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a001262:	2100      	movs	r1, #0
1a001264:	f000 f89a 	bl	1a00139c <Chip_Clock_GetDivRate>
       break;
1a001268:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVB:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a00126a:	2101      	movs	r1, #1
1a00126c:	f000 f896 	bl	1a00139c <Chip_Clock_GetDivRate>
       break;
1a001270:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVC:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a001272:	2102      	movs	r1, #2
1a001274:	f000 f892 	bl	1a00139c <Chip_Clock_GetDivRate>
       break;
1a001278:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVD:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a00127a:	2103      	movs	r1, #3
1a00127c:	f000 f88e 	bl	1a00139c <Chip_Clock_GetDivRate>
       break;
1a001280:	bd08      	pop	{r3, pc}

   case CLKIN_IDIVE:
       rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a001282:	2104      	movs	r1, #4
1a001284:	f000 f88a 	bl	1a00139c <Chip_Clock_GetDivRate>
       break;
1a001288:	bd08      	pop	{r3, pc}
       rate = CRYSTAL_32K_FREQ_IN;
1a00128a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00128e:	bd08      	pop	{r3, pc}
           rate = 50000000; /* RMII uses 50 MHz */
1a001290:	4806      	ldr	r0, [pc, #24]	; (1a0012ac <Chip_Clock_GetClockInputHz+0xb4>)
   default:
       break;
   }

   return rate;
}
1a001292:	bd08      	pop	{r3, pc}
1a001294:	00b71b00 	.word	0x00b71b00
1a001298:	40043000 	.word	0x40043000
1a00129c:	017d7840 	.word	0x017d7840
1a0012a0:	1a002788 	.word	0x1a002788
1a0012a4:	1a00278c 	.word	0x1a00278c
1a0012a8:	100000b8 	.word	0x100000b8
1a0012ac:	02faf080 	.word	0x02faf080

1a0012b0 <Chip_Clock_CalcMainPLLValue>:
{
1a0012b0:	b538      	push	{r3, r4, r5, lr}
1a0012b2:	4605      	mov	r5, r0
1a0012b4:	460c      	mov	r4, r1
   ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0012b6:	7908      	ldrb	r0, [r1, #4]
1a0012b8:	f7ff ff9e 	bl	1a0011f8 <Chip_Clock_GetClockInputHz>
1a0012bc:	6160      	str	r0, [r4, #20]
   if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0012be:	4b19      	ldr	r3, [pc, #100]	; (1a001324 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0012c0:	442b      	add	r3, r5
1a0012c2:	4a19      	ldr	r2, [pc, #100]	; (1a001328 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0012c4:	4293      	cmp	r3, r2
1a0012c6:	d821      	bhi.n	1a00130c <Chip_Clock_CalcMainPLLValue+0x5c>
1a0012c8:	b318      	cbz	r0, 1a001312 <Chip_Clock_CalcMainPLLValue+0x62>
   ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0012ca:	2380      	movs	r3, #128	; 0x80
1a0012cc:	6023      	str	r3, [r4, #0]
   ppll->nsel = 0;
1a0012ce:	2300      	movs	r3, #0
1a0012d0:	60a3      	str	r3, [r4, #8]
   ppll->psel = 0;
1a0012d2:	60e3      	str	r3, [r4, #12]
   ppll->msel = freq / ppll->fin;
1a0012d4:	fbb5 f3f0 	udiv	r3, r5, r0
1a0012d8:	6123      	str	r3, [r4, #16]
   if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0012da:	4a14      	ldr	r2, [pc, #80]	; (1a00132c <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0012dc:	4295      	cmp	r5, r2
1a0012de:	d903      	bls.n	1a0012e8 <Chip_Clock_CalcMainPLLValue+0x38>
1a0012e0:	fb03 f000 	mul.w	r0, r3, r0
1a0012e4:	4285      	cmp	r5, r0
1a0012e6:	d007      	beq.n	1a0012f8 <Chip_Clock_CalcMainPLLValue+0x48>
       pll_get_frac(freq, ppll);
1a0012e8:	4621      	mov	r1, r4
1a0012ea:	4628      	mov	r0, r5
1a0012ec:	f7ff fe9c 	bl	1a001028 <pll_get_frac>
       if (!ppll->nsel) {
1a0012f0:	68a3      	ldr	r3, [r4, #8]
1a0012f2:	b18b      	cbz	r3, 1a001318 <Chip_Clock_CalcMainPLLValue+0x68>
       ppll->nsel --;
1a0012f4:	3b01      	subs	r3, #1
1a0012f6:	60a3      	str	r3, [r4, #8]
   if (ppll->msel == 0) {
1a0012f8:	6923      	ldr	r3, [r4, #16]
1a0012fa:	b183      	cbz	r3, 1a00131e <Chip_Clock_CalcMainPLLValue+0x6e>
   if (ppll->psel) {
1a0012fc:	68e2      	ldr	r2, [r4, #12]
1a0012fe:	b10a      	cbz	r2, 1a001304 <Chip_Clock_CalcMainPLLValue+0x54>
       ppll->psel --;
1a001300:	3a01      	subs	r2, #1
1a001302:	60e2      	str	r2, [r4, #12]
   ppll->msel --;
1a001304:	3b01      	subs	r3, #1
1a001306:	6123      	str	r3, [r4, #16]
   return 0;
1a001308:	2000      	movs	r0, #0
1a00130a:	bd38      	pop	{r3, r4, r5, pc}
       return -1;
1a00130c:	f04f 30ff 	mov.w	r0, #4294967295
1a001310:	bd38      	pop	{r3, r4, r5, pc}
1a001312:	f04f 30ff 	mov.w	r0, #4294967295
1a001316:	bd38      	pop	{r3, r4, r5, pc}
           return -1;
1a001318:	f04f 30ff 	mov.w	r0, #4294967295
1a00131c:	bd38      	pop	{r3, r4, r5, pc}
       return - 1;
1a00131e:	f04f 30ff 	mov.w	r0, #4294967295
}
1a001322:	bd38      	pop	{r3, r4, r5, pc}
1a001324:	ff6b3a10 	.word	0xff6b3a10
1a001328:	0b940510 	.word	0x0b940510
1a00132c:	094c5eff 	.word	0x094c5eff

1a001330 <Chip_Clock_GetMainPLLHz>:
{
1a001330:	b530      	push	{r4, r5, lr}
1a001332:	b083      	sub	sp, #12
   uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a001334:	4d17      	ldr	r5, [pc, #92]	; (1a001394 <Chip_Clock_GetMainPLLHz+0x64>)
1a001336:	6c6c      	ldr	r4, [r5, #68]	; 0x44
   uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a001338:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a00133c:	f7ff ff5c 	bl	1a0011f8 <Chip_Clock_GetClockInputHz>
   const uint8_t ptab[] = {1, 2, 4, 8};
1a001340:	4b15      	ldr	r3, [pc, #84]	; (1a001398 <Chip_Clock_GetMainPLLHz+0x68>)
1a001342:	681b      	ldr	r3, [r3, #0]
1a001344:	9301      	str	r3, [sp, #4]
   if (!(LPC_CGU->PLL1_STAT & 1)) {
1a001346:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a001348:	f013 0f01 	tst.w	r3, #1
1a00134c:	d01f      	beq.n	1a00138e <Chip_Clock_GetMainPLLHz+0x5e>
   msel = (PLLReg >> 16) & 0xFF;
1a00134e:	f3c4 4207 	ubfx	r2, r4, #16, #8
   nsel = (PLLReg >> 12) & 0x3;
1a001352:	f3c4 3301 	ubfx	r3, r4, #12, #2
   psel = (PLLReg >> 8) & 0x3;
1a001356:	f3c4 2101 	ubfx	r1, r4, #8, #2
   fbsel = (PLLReg >> 6) & 0x1;
1a00135a:	f3c4 1580 	ubfx	r5, r4, #6, #1
   m = msel + 1;
1a00135e:	3201      	adds	r2, #1
   n = nsel + 1;
1a001360:	3301      	adds	r3, #1
   p = ptab[psel];
1a001362:	f10d 0e08 	add.w	lr, sp, #8
1a001366:	4471      	add	r1, lr
1a001368:	f811 1c04 	ldrb.w	r1, [r1, #-4]
   if (direct || fbsel) {
1a00136c:	f014 0f80 	tst.w	r4, #128	; 0x80
1a001370:	d108      	bne.n	1a001384 <Chip_Clock_GetMainPLLHz+0x54>
1a001372:	b93d      	cbnz	r5, 1a001384 <Chip_Clock_GetMainPLLHz+0x54>
   return (m / (2 * p)) * (freq / n);
1a001374:	0049      	lsls	r1, r1, #1
1a001376:	fbb2 f2f1 	udiv	r2, r2, r1
1a00137a:	fbb0 f0f3 	udiv	r0, r0, r3
1a00137e:	fb00 f002 	mul.w	r0, r0, r2
1a001382:	e005      	b.n	1a001390 <Chip_Clock_GetMainPLLHz+0x60>
       return m * (freq / n);
1a001384:	fbb0 f0f3 	udiv	r0, r0, r3
1a001388:	fb00 f002 	mul.w	r0, r0, r2
1a00138c:	e000      	b.n	1a001390 <Chip_Clock_GetMainPLLHz+0x60>
       return 0;
1a00138e:	2000      	movs	r0, #0
}
1a001390:	b003      	add	sp, #12
1a001392:	bd30      	pop	{r4, r5, pc}
1a001394:	40050000 	.word	0x40050000
1a001398:	1a0026b8 	.word	0x1a0026b8

1a00139c <Chip_Clock_GetDivRate>:
{
1a00139c:	b538      	push	{r3, r4, r5, lr}
1a00139e:	460c      	mov	r4, r1
   input = Chip_Clock_GetDividerSource(divider);
1a0013a0:	4608      	mov	r0, r1
1a0013a2:	f7ff ff0d 	bl	1a0011c0 <Chip_Clock_GetDividerSource>
1a0013a6:	4605      	mov	r5, r0
   div = Chip_Clock_GetDividerDivisor(divider);
1a0013a8:	4620      	mov	r0, r4
1a0013aa:	f7ff ff17 	bl	1a0011dc <Chip_Clock_GetDividerDivisor>
1a0013ae:	4604      	mov	r4, r0
   return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a0013b0:	4628      	mov	r0, r5
1a0013b2:	f7ff ff21 	bl	1a0011f8 <Chip_Clock_GetClockInputHz>
1a0013b6:	3401      	adds	r4, #1
}
1a0013b8:	fbb0 f0f4 	udiv	r0, r0, r4
1a0013bc:	bd38      	pop	{r3, r4, r5, pc}
1a0013be:	Address 0x1a0013be is out of bounds.


1a0013c0 <Chip_Clock_SetBaseClock>:
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a0013c0:	b430      	push	{r4, r5}
   uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a0013c2:	f100 0416 	add.w	r4, r0, #22
1a0013c6:	00a4      	lsls	r4, r4, #2
1a0013c8:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a0013cc:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a0013d0:	6865      	ldr	r5, [r4, #4]

   if (BaseClock < CLK_BASE_NONE) {
1a0013d2:	281b      	cmp	r0, #27
1a0013d4:	d813      	bhi.n	1a0013fe <Chip_Clock_SetBaseClock+0x3e>
       if (Input != CLKINPUT_PD) {
1a0013d6:	2911      	cmp	r1, #17
1a0013d8:	d01a      	beq.n	1a001410 <Chip_Clock_SetBaseClock+0x50>
           /* Mask off fields we plan to update */
           reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a0013da:	4c0e      	ldr	r4, [pc, #56]	; (1a001414 <Chip_Clock_SetBaseClock+0x54>)
1a0013dc:	402c      	ands	r4, r5

           if (autoblocken) {
1a0013de:	b10a      	cbz	r2, 1a0013e4 <Chip_Clock_SetBaseClock+0x24>
               reg |= (1 << 11);
1a0013e0:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
           }
           if (powerdn) {
1a0013e4:	b10b      	cbz	r3, 1a0013ea <Chip_Clock_SetBaseClock+0x2a>
               reg |= (1 << 0);
1a0013e6:	f044 0401 	orr.w	r4, r4, #1
           }

           /* Set clock source */
           reg |= (Input << 24);
1a0013ea:	ea44 6401 	orr.w	r4, r4, r1, lsl #24

           LPC_CGU->BASE_CLK[BaseClock] = reg;
1a0013ee:	3016      	adds	r0, #22
1a0013f0:	0080      	lsls	r0, r0, #2
1a0013f2:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a0013f6:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a0013fa:	6044      	str	r4, [r0, #4]
1a0013fc:	e008      	b.n	1a001410 <Chip_Clock_SetBaseClock+0x50>
       }
   }
   else {
       LPC_CGU->BASE_CLK[BaseClock] = reg | 1; /* Power down this base clock */
1a0013fe:	f045 0501 	orr.w	r5, r5, #1
1a001402:	3016      	adds	r0, #22
1a001404:	0080      	lsls	r0, r0, #2
1a001406:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a00140a:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00140e:	6045      	str	r5, [r0, #4]
   }
}
1a001410:	bc30      	pop	{r4, r5}
1a001412:	4770      	bx	lr
1a001414:	e0fff7fe 	.word	0xe0fff7fe

1a001418 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
   uint32_t reg;

   if (BaseClock >= CLK_BASE_NONE) {
1a001418:	281b      	cmp	r0, #27
1a00141a:	d901      	bls.n	1a001420 <Chip_Clock_GetBaseClock+0x8>
       return CLKINPUT_PD;
1a00141c:	2011      	movs	r0, #17
1a00141e:	4770      	bx	lr
   }

   reg = LPC_CGU->BASE_CLK[BaseClock];
1a001420:	3016      	adds	r0, #22
1a001422:	0080      	lsls	r0, r0, #2
1a001424:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a001428:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a00142c:	6840      	ldr	r0, [r0, #4]

   /* base clock is powered down? */
   if (reg & 1) {
1a00142e:	f010 0f01 	tst.w	r0, #1
1a001432:	d001      	beq.n	1a001438 <Chip_Clock_GetBaseClock+0x20>
       return CLKINPUT_PD;
1a001434:	2011      	movs	r0, #17
   }

   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
}
1a001436:	4770      	bx	lr
   return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a001438:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a00143c:	4770      	bx	lr

1a00143e <Chip_Clock_GetBaseClocktHz>:
{
1a00143e:	b508      	push	{r3, lr}
   return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a001440:	f7ff ffea 	bl	1a001418 <Chip_Clock_GetBaseClock>
1a001444:	f7ff fed8 	bl	1a0011f8 <Chip_Clock_GetClockInputHz>
}
1a001448:	bd08      	pop	{r3, pc}
1a00144a:	Address 0x1a00144a is out of bounds.


1a00144c <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
   uint32_t reg = 1;

   if (autoen) {
1a00144c:	b969      	cbnz	r1, 1a00146a <Chip_Clock_EnableOpts+0x1e>
   uint32_t reg = 1;
1a00144e:	2101      	movs	r1, #1
       reg |= (1 << 1);
   }
   if (wakeupen) {
1a001450:	b10a      	cbz	r2, 1a001456 <Chip_Clock_EnableOpts+0xa>
       reg |= (1 << 2);
1a001452:	f041 0104 	orr.w	r1, r1, #4
   }

   /* Not all clocks support a divider, but we won't check that here. Only
      dividers of 1 and 2 are allowed. Assume 1 if not 2 */
   if (div == 2) {
1a001456:	2b02      	cmp	r3, #2
1a001458:	d009      	beq.n	1a00146e <Chip_Clock_EnableOpts+0x22>
       reg |= (1 << 5);
   }

   /* Setup peripheral clock and start running */
   if (clk >= CLK_CCU2_START) {
1a00145a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00145e:	d209      	bcs.n	1a001474 <Chip_Clock_EnableOpts+0x28>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
   }
   else {
       LPC_CCU1->CLKCCU[clk].CFG = reg;
1a001460:	3020      	adds	r0, #32
1a001462:	4b07      	ldr	r3, [pc, #28]	; (1a001480 <Chip_Clock_EnableOpts+0x34>)
1a001464:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a001468:	4770      	bx	lr
       reg |= (1 << 1);
1a00146a:	2103      	movs	r1, #3
1a00146c:	e7f0      	b.n	1a001450 <Chip_Clock_EnableOpts+0x4>
       reg |= (1 << 5);
1a00146e:	f041 0120 	orr.w	r1, r1, #32
1a001472:	e7f2      	b.n	1a00145a <Chip_Clock_EnableOpts+0xe>
       LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a001474:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a001478:	4b02      	ldr	r3, [pc, #8]	; (1a001484 <Chip_Clock_EnableOpts+0x38>)
1a00147a:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a00147e:	4770      	bx	lr
1a001480:	40051000 	.word	0x40051000
1a001484:	40052000 	.word	0x40052000

1a001488 <Chip_Clock_GetRate>:
   LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a001488:	b510      	push	{r4, lr}
   CHIP_CGU_BASE_CLK_T baseclk;
   uint32_t reg, div, rate;

   /* Get CCU config register for clock */
   if (clk >= CLK_CCU2_START) {
1a00148a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a00148e:	d309      	bcc.n	1a0014a4 <Chip_Clock_GetRate+0x1c>
       reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a001490:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a001494:	4a0d      	ldr	r2, [pc, #52]	; (1a0014cc <Chip_Clock_GetRate+0x44>)
1a001496:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
   else {
       reg = LPC_CCU1->CLKCCU[clk].CFG;
   }

   /* Is the clock enabled? */
   if (reg & 1) {
1a00149a:	f014 0f01 	tst.w	r4, #1
1a00149e:	d107      	bne.n	1a0014b0 <Chip_Clock_GetRate+0x28>

       }
       rate = rate / div;
   }
   else {
       rate = 0;
1a0014a0:	2000      	movs	r0, #0
   }

   return rate;
}
1a0014a2:	bd10      	pop	{r4, pc}
       reg = LPC_CCU1->CLKCCU[clk].CFG;
1a0014a4:	f100 0320 	add.w	r3, r0, #32
1a0014a8:	4a09      	ldr	r2, [pc, #36]	; (1a0014d0 <Chip_Clock_GetRate+0x48>)
1a0014aa:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a0014ae:	e7f4      	b.n	1a00149a <Chip_Clock_GetRate+0x12>
       baseclk = Chip_Clock_FindBaseClock(clk);
1a0014b0:	f7ff fe3a 	bl	1a001128 <Chip_Clock_FindBaseClock>
       rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a0014b4:	f7ff ffc3 	bl	1a00143e <Chip_Clock_GetBaseClocktHz>
       if (((reg >> 5) & 0x7) == 0) {
1a0014b8:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a0014bc:	d103      	bne.n	1a0014c6 <Chip_Clock_GetRate+0x3e>
           div = 1;
1a0014be:	2301      	movs	r3, #1
       rate = rate / div;
1a0014c0:	fbb0 f0f3 	udiv	r0, r0, r3
1a0014c4:	bd10      	pop	{r4, pc}
           div = 2;/* No other dividers supported */
1a0014c6:	2302      	movs	r3, #2
1a0014c8:	e7fa      	b.n	1a0014c0 <Chip_Clock_GetRate+0x38>
1a0014ca:	bf00      	nop
1a0014cc:	40052000 	.word	0x40052000
1a0014d0:	40051000 	.word	0x40051000

1a0014d4 <fpuInit>:
 * Public functions
 ****************************************************************************/

/* Early initialization of the FPU */
void fpuInit(void)
{
1a0014d4:	b084      	sub	sp, #16
   volatile uint32_t Cpacr;
   volatile uint32_t Mvfr0;
   volatile uint32_t Mvfr1;
   char vfpPresent = 0;

   Mvfr0 = *regMvfr0;
1a0014d6:	4b0f      	ldr	r3, [pc, #60]	; (1a001514 <fpuInit+0x40>)
1a0014d8:	681b      	ldr	r3, [r3, #0]
1a0014da:	9302      	str	r3, [sp, #8]
   Mvfr1 = *regMvfr1;
1a0014dc:	4b0e      	ldr	r3, [pc, #56]	; (1a001518 <fpuInit+0x44>)
1a0014de:	681b      	ldr	r3, [r3, #0]
1a0014e0:	9301      	str	r3, [sp, #4]

   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a0014e2:	9a02      	ldr	r2, [sp, #8]
1a0014e4:	4b0d      	ldr	r3, [pc, #52]	; (1a00151c <fpuInit+0x48>)
1a0014e6:	429a      	cmp	r2, r3
1a0014e8:	d00c      	beq.n	1a001504 <fpuInit+0x30>
1a0014ea:	2300      	movs	r3, #0

   if (vfpPresent) {
1a0014ec:	b143      	cbz	r3, 1a001500 <fpuInit+0x2c>
       Cpacr = *regCpacr;
1a0014ee:	4a0c      	ldr	r2, [pc, #48]	; (1a001520 <fpuInit+0x4c>)
1a0014f0:	6813      	ldr	r3, [r2, #0]
1a0014f2:	9303      	str	r3, [sp, #12]
       Cpacr |= (0xF << 20);
1a0014f4:	9b03      	ldr	r3, [sp, #12]
1a0014f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a0014fa:	9303      	str	r3, [sp, #12]
       *regCpacr = Cpacr;  // enable CP10 and CP11 for full access
1a0014fc:	9b03      	ldr	r3, [sp, #12]
1a0014fe:	6013      	str	r3, [r2, #0]
   }
#endif /* __FPU_PRESENT != 0 */
}
1a001500:	b004      	add	sp, #16
1a001502:	4770      	bx	lr
   vfpPresent = ((SCB_MVFR0_RESET == Mvfr0) && (SCB_MVFR1_RESET == Mvfr1));
1a001504:	9a01      	ldr	r2, [sp, #4]
1a001506:	4b07      	ldr	r3, [pc, #28]	; (1a001524 <fpuInit+0x50>)
1a001508:	429a      	cmp	r2, r3
1a00150a:	d001      	beq.n	1a001510 <fpuInit+0x3c>
1a00150c:	2300      	movs	r3, #0
1a00150e:	e7ed      	b.n	1a0014ec <fpuInit+0x18>
1a001510:	2301      	movs	r3, #1
1a001512:	e7eb      	b.n	1a0014ec <fpuInit+0x18>
1a001514:	e000ef40 	.word	0xe000ef40
1a001518:	e000ef44 	.word	0xe000ef44
1a00151c:	10110021 	.word	0x10110021
1a001520:	e000ed88 	.word	0xe000ed88
1a001524:	11000011 	.word	0x11000011

1a001528 <Chip_GPIO_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
1a001528:	4770      	bx	lr

1a00152a <Chip_GPIO_SetDir>:
}

/* Set Direction for a GPIO port */
void Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)
{
   if (out) {
1a00152a:	b943      	cbnz	r3, 1a00153e <Chip_GPIO_SetDir+0x14>
       pGPIO->DIR[portNum] |= bitValue;
   }
   else {
       pGPIO->DIR[portNum] &= ~bitValue;
1a00152c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a001530:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a001534:	ea23 0202 	bic.w	r2, r3, r2
1a001538:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a00153c:	4770      	bx	lr
       pGPIO->DIR[portNum] |= bitValue;
1a00153e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a001542:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a001546:	431a      	orrs	r2, r3
1a001548:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a00154c:	4770      	bx	lr
1a00154e:	Address 0x1a00154e is out of bounds.


1a001550 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a001550:	b570      	push	{r4, r5, r6, lr}
1a001552:	b092      	sub	sp, #72	; 0x48
1a001554:	4605      	mov	r5, r0
1a001556:	460e      	mov	r6, r1
1a001558:	4614      	mov	r4, r2
   int i;
   volatile uint32_t delay = 5500;
1a00155a:	f241 537c 	movw	r3, #5500	; 0x157c
1a00155e:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
   PLL_PARAM_T ppll;

   if (clkin == CLKIN_CRYSTAL) {
1a001560:	2806      	cmp	r0, #6
1a001562:	d044      	beq.n	1a0015ee <Chip_SetupCoreClock+0x9e>
       /* Switch main system clocking to crystal */
       Chip_Clock_EnableCrystal();
   }
   Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a001564:	2300      	movs	r3, #0
1a001566:	2201      	movs	r2, #1
1a001568:	4629      	mov	r1, r5
1a00156a:	2004      	movs	r0, #4
1a00156c:	f7ff ff28 	bl	1a0013c0 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
   /* power down main PLL */
   LPC_CGU->PLL1_CTRL |= 1;
1a001570:	4a4a      	ldr	r2, [pc, #296]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a001572:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a001574:	f043 0301 	orr.w	r3, r3, #1
1a001578:	6453      	str	r3, [r2, #68]	; 0x44
   Chip_Clock_DisableMainPLL(); /* Disable PLL */

   /* Calculate the PLL Parameters */
   ppll.srcin = clkin;
1a00157a:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
   Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a00157e:	a909      	add	r1, sp, #36	; 0x24
1a001580:	4630      	mov	r0, r6
1a001582:	f7ff fe95 	bl	1a0012b0 <Chip_Clock_CalcMainPLLValue>

   if (core_freq > 110000000UL) {
1a001586:	4b46      	ldr	r3, [pc, #280]	; (1a0016a0 <Chip_SetupCoreClock+0x150>)
1a001588:	429e      	cmp	r6, r3
1a00158a:	d938      	bls.n	1a0015fe <Chip_SetupCoreClock+0xae>
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a00158c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00158e:	f013 0f80 	tst.w	r3, #128	; 0x80
1a001592:	d001      	beq.n	1a001598 <Chip_SetupCoreClock+0x48>
1a001594:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a001596:	b36a      	cbz	r2, 1a0015f4 <Chip_SetupCoreClock+0xa4>
           PLL_PARAM_T lpll;
           /* Calculate the PLL Parameters */
           lpll.srcin = clkin;
1a001598:	f88d 5008 	strb.w	r5, [sp, #8]
           Chip_Clock_CalcMainPLLValue(110000000UL, &lpll);
1a00159c:	a901      	add	r1, sp, #4
1a00159e:	4840      	ldr	r0, [pc, #256]	; (1a0016a0 <Chip_SetupCoreClock+0x150>)
1a0015a0:	f7ff fe86 	bl	1a0012b0 <Chip_Clock_CalcMainPLLValue>
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
   /* power up main PLL */
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a0015a4:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a0015a8:	9b01      	ldr	r3, [sp, #4]
1a0015aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a0015ae:	9a05      	ldr	r2, [sp, #20]
1a0015b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a0015b4:	9a03      	ldr	r2, [sp, #12]
1a0015b6:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a0015ba:	9a04      	ldr	r2, [sp, #16]
1a0015bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0015c0:	4a36      	ldr	r2, [pc, #216]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a0015c2:	6453      	str	r3, [r2, #68]	; 0x44
 * @note   The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
   /* Return true if locked */
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a0015c4:	4b35      	ldr	r3, [pc, #212]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a0015c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
           Chip_Clock_SetupMainPLL(&lpll);
           /* Wait for the PLL to lock */
           while(!Chip_Clock_MainPLLLocked()) {}
1a0015c8:	f013 0f01 	tst.w	r3, #1
1a0015cc:	d0fa      	beq.n	1a0015c4 <Chip_SetupCoreClock+0x74>
           Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a0015ce:	2300      	movs	r3, #0
1a0015d0:	2201      	movs	r2, #1
1a0015d2:	2109      	movs	r1, #9
1a0015d4:	2004      	movs	r0, #4
1a0015d6:	f7ff fef3 	bl	1a0013c0 <Chip_Clock_SetBaseClock>
           while(delay --){}
1a0015da:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a0015dc:	1e5a      	subs	r2, r3, #1
1a0015de:	9211      	str	r2, [sp, #68]	; 0x44
1a0015e0:	2b00      	cmp	r3, #0
1a0015e2:	d1fa      	bne.n	1a0015da <Chip_SetupCoreClock+0x8a>
           delay = 5500;
1a0015e4:	f241 537c 	movw	r3, #5500	; 0x157c
1a0015e8:	9311      	str	r3, [sp, #68]	; 0x44
   uint32_t direct = 0;
1a0015ea:	2500      	movs	r5, #0
       if (!(ppll.ctrl & (1 << 7)) || ppll.psel) {
1a0015ec:	e008      	b.n	1a001600 <Chip_SetupCoreClock+0xb0>
       Chip_Clock_EnableCrystal();
1a0015ee:	f7ff fdc1 	bl	1a001174 <Chip_Clock_EnableCrystal>
1a0015f2:	e7b7      	b.n	1a001564 <Chip_SetupCoreClock+0x14>
       } else {
           direct = 1;
           ppll.ctrl &= ~(1 << 7);
1a0015f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0015f8:	9309      	str	r3, [sp, #36]	; 0x24
           direct = 1;
1a0015fa:	2501      	movs	r5, #1
1a0015fc:	e000      	b.n	1a001600 <Chip_SetupCoreClock+0xb0>
   uint32_t direct = 0;
1a0015fe:	2500      	movs	r5, #0
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001600:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a001604:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001606:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a00160a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a00160c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001610:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a001612:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001616:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a001618:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00161c:	4a1f      	ldr	r2, [pc, #124]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a00161e:	6453      	str	r3, [r2, #68]	; 0x44
   return (LPC_CGU->PLL1_STAT & 1) != 0;
1a001620:	4b1e      	ldr	r3, [pc, #120]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40

   /* Setup and start the PLL */
   Chip_Clock_SetupMainPLL(&ppll);

   /* Wait for the PLL to lock */
   while(!Chip_Clock_MainPLLLocked()) {}
1a001624:	f013 0f01 	tst.w	r3, #1
1a001628:	d0fa      	beq.n	1a001620 <Chip_SetupCoreClock+0xd0>

   /* Set core clock base as PLL1 */
   Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a00162a:	2300      	movs	r3, #0
1a00162c:	2201      	movs	r2, #1
1a00162e:	2109      	movs	r1, #9
1a001630:	2004      	movs	r0, #4
1a001632:	f7ff fec5 	bl	1a0013c0 <Chip_Clock_SetBaseClock>

   while(delay --){} /* Wait for approx 50 uSec */
1a001636:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a001638:	1e5a      	subs	r2, r3, #1
1a00163a:	9211      	str	r2, [sp, #68]	; 0x44
1a00163c:	2b00      	cmp	r3, #0
1a00163e:	d1fa      	bne.n	1a001636 <Chip_SetupCoreClock+0xe6>
   if (direct) {
1a001640:	b1d5      	cbz	r5, 1a001678 <Chip_SetupCoreClock+0x128>
       delay = 5500;
1a001642:	f241 537c 	movw	r3, #5500	; 0x157c
1a001646:	9311      	str	r3, [sp, #68]	; 0x44
       ppll.ctrl |= 1 << 7;
1a001648:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00164a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00164e:	9309      	str	r3, [sp, #36]	; 0x24
   LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8);
1a001650:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a001654:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001658:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a00165a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00165e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a001660:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001664:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a001666:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a00166a:	4a0c      	ldr	r2, [pc, #48]	; (1a00169c <Chip_SetupCoreClock+0x14c>)
1a00166c:	6453      	str	r3, [r2, #68]	; 0x44
       Chip_Clock_SetupMainPLL(&ppll); /* Set DIRECT to operate at full frequency */
       while(delay --){} /* Wait for approx 50 uSec */
1a00166e:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a001670:	1e5a      	subs	r2, r3, #1
1a001672:	9211      	str	r2, [sp, #68]	; 0x44
1a001674:	2b00      	cmp	r3, #0
1a001676:	d1fa      	bne.n	1a00166e <Chip_SetupCoreClock+0x11e>
   }

   if (setbase) {
1a001678:	b174      	cbz	r4, 1a001698 <Chip_SetupCoreClock+0x148>
1a00167a:	2400      	movs	r4, #0
1a00167c:	e00a      	b.n	1a001694 <Chip_SetupCoreClock+0x144>
       /* Setup system base clocks and initial states. This won't enable and
          disable individual clocks, but sets up the base clock sources for
          each individual peripheral clock. */
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
           Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a00167e:	4809      	ldr	r0, [pc, #36]	; (1a0016a4 <Chip_SetupCoreClock+0x154>)
1a001680:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001684:	78cb      	ldrb	r3, [r1, #3]
1a001686:	788a      	ldrb	r2, [r1, #2]
1a001688:	7849      	ldrb	r1, [r1, #1]
1a00168a:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a00168e:	f7ff fe97 	bl	1a0013c0 <Chip_Clock_SetBaseClock>
       for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001692:	3401      	adds	r4, #1
1a001694:	2c11      	cmp	r4, #17
1a001696:	d9f2      	bls.n	1a00167e <Chip_SetupCoreClock+0x12e>
                                   InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
       }
   }
}
1a001698:	b012      	add	sp, #72	; 0x48
1a00169a:	bd70      	pop	{r4, r5, r6, pc}
1a00169c:	40050000 	.word	0x40050000
1a0016a0:	068e7780 	.word	0x068e7780
1a0016a4:	1a002730 	.word	0x1a002730

1a0016a8 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
   uint32_t base = (uint32_t) pUART;
   switch(base) {
1a0016a8:	4b09      	ldr	r3, [pc, #36]	; (1a0016d0 <Chip_UART_GetIndex+0x28>)
1a0016aa:	4298      	cmp	r0, r3
1a0016ac:	d009      	beq.n	1a0016c2 <Chip_UART_GetIndex+0x1a>
1a0016ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a0016b2:	4298      	cmp	r0, r3
1a0016b4:	d007      	beq.n	1a0016c6 <Chip_UART_GetIndex+0x1e>
1a0016b6:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a0016ba:	4298      	cmp	r0, r3
1a0016bc:	d005      	beq.n	1a0016ca <Chip_UART_GetIndex+0x22>
       case LPC_USART0_BASE:
           return 0;
1a0016be:	2000      	movs	r0, #0
1a0016c0:	4770      	bx	lr
       case LPC_UART1_BASE:
           return 1;
       case LPC_USART2_BASE:
           return 2;
1a0016c2:	2002      	movs	r0, #2
1a0016c4:	4770      	bx	lr
       case LPC_USART3_BASE:
           return 3;
1a0016c6:	2003      	movs	r0, #3
1a0016c8:	4770      	bx	lr
           return 1;
1a0016ca:	2001      	movs	r0, #1
       default:
           return 0; /* Should never come here */
   }
}
1a0016cc:	4770      	bx	lr
1a0016ce:	bf00      	nop
1a0016d0:	400c1000 	.word	0x400c1000

1a0016d4 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a0016d4:	b530      	push	{r4, r5, lr}
1a0016d6:	b083      	sub	sp, #12
1a0016d8:	4604      	mov	r4, r0
    volatile uint32_t tmp;

   /* Enable UART clocking. UART base clock(s) must already be enabled */
   Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a0016da:	f7ff ffe5 	bl	1a0016a8 <Chip_UART_GetIndex>
1a0016de:	2301      	movs	r3, #1
1a0016e0:	461a      	mov	r2, r3
1a0016e2:	4619      	mov	r1, r3
1a0016e4:	4d0e      	ldr	r5, [pc, #56]	; (1a001720 <Chip_UART_Init+0x4c>)
1a0016e6:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0016ea:	f7ff feaf 	bl	1a00144c <Chip_Clock_EnableOpts>
 *         with a RX trip level of 8 characters, use something like
 *         (UART_FCR_FIFO_EN | UART_FCR_TRG_LEV2)
 */
STATIC INLINE void Chip_UART_SetupFIFOS(LPC_USART_T *pUART, uint32_t fcr)
{
   pUART->FCR = fcr;
1a0016ee:	2307      	movs	r3, #7
1a0016f0:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a0016f2:	2300      	movs	r3, #0
1a0016f4:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
   pUART->IER = 0;
1a0016f6:	6063      	str	r3, [r4, #4]
   /* Set LCR to default state */
   pUART->LCR = 0;
1a0016f8:	60e3      	str	r3, [r4, #12]
   /* Set ACR to default state */
   pUART->ACR = 0;
1a0016fa:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
   pUART->RS485CTRL = 0;
1a0016fc:	64e3      	str	r3, [r4, #76]	; 0x4c
   /* Set RS485 delay timer to default state */
   pUART->RS485DLY = 0;
1a0016fe:	6563      	str	r3, [r4, #84]	; 0x54
   /* Set RS485 addr match to default state */
   pUART->RS485ADRMATCH = 0;
1a001700:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a001702:	4b08      	ldr	r3, [pc, #32]	; (1a001724 <Chip_UART_Init+0x50>)
1a001704:	429c      	cmp	r4, r3
1a001706:	d005      	beq.n	1a001714 <Chip_UART_Init+0x40>
 *         stop bit, and even (enabled) parity would be
 *         (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
   pUART->LCR = config;
1a001708:	2303      	movs	r3, #3
1a00170a:	60e3      	str	r3, [r4, #12]

   /* Default 8N1, with DLAB disabled */
   Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

   /* Disable fractional divider */
   pUART->FDR = 0x10;
1a00170c:	2310      	movs	r3, #16
1a00170e:	62a3      	str	r3, [r4, #40]	; 0x28
}
1a001710:	b003      	add	sp, #12
1a001712:	bd30      	pop	{r4, r5, pc}
       pUART->MCR = 0;
1a001714:	2300      	movs	r3, #0
1a001716:	6123      	str	r3, [r4, #16]
       tmp = pUART->MSR;
1a001718:	69a3      	ldr	r3, [r4, #24]
1a00171a:	9301      	str	r3, [sp, #4]
1a00171c:	e7f4      	b.n	1a001708 <Chip_UART_Init+0x34>
1a00171e:	bf00      	nop
1a001720:	1a002780 	.word	0x1a002780
1a001724:	40082000 	.word	0x40082000

1a001728 <Chip_UART_SetBaud>:
   return readBytes;
}

/* Determines and sets best dividers to get a target bit rate */
uint32_t Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)
{
1a001728:	b538      	push	{r3, r4, r5, lr}
1a00172a:	4605      	mov	r5, r0
1a00172c:	460c      	mov	r4, r1
   uint32_t div, divh, divl, clkin;

   /* Determine UART clock in rate without FDR */
   clkin = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a00172e:	f7ff ffbb 	bl	1a0016a8 <Chip_UART_GetIndex>
1a001732:	4b0c      	ldr	r3, [pc, #48]	; (1a001764 <Chip_UART_SetBaud+0x3c>)
1a001734:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001738:	f7ff fea6 	bl	1a001488 <Chip_Clock_GetRate>
   div = clkin / (baudrate * 16);
1a00173c:	0123      	lsls	r3, r4, #4
1a00173e:	fbb0 f3f3 	udiv	r3, r0, r3
1a001742:	b2d9      	uxtb	r1, r3
 * @param  pUART   : Pointer to selected UART peripheral
 * @return Nothing
 */
STATIC INLINE void Chip_UART_EnableDivisorAccess(LPC_USART_T *pUART)
{
   pUART->LCR |= UART_LCR_DLAB_EN;
1a001744:	68ea      	ldr	r2, [r5, #12]
1a001746:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a00174a:	60ea      	str	r2, [r5, #12]
 *         order to access the USART Divisor Latches. This function
 *         doesn't alter the DLAB state.
 */
STATIC INLINE void Chip_UART_SetDivisorLatches(LPC_USART_T *pUART, uint8_t dll, uint8_t dlm)
{
   pUART->DLL = (uint32_t) dll;
1a00174c:	6029      	str	r1, [r5, #0]
1a00174e:	f3c3 2207 	ubfx	r2, r3, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a001752:	606a      	str	r2, [r5, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001754:	68ea      	ldr	r2, [r5, #12]
1a001756:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a00175a:	60ea      	str	r2, [r5, #12]
   Chip_UART_DisableDivisorAccess(pUART);

   /* Fractional FDR alreadt setup for 1 in UART init */

   return clkin / div;
}
1a00175c:	fbb0 f0f3 	udiv	r0, r0, r3
1a001760:	bd38      	pop	{r3, r4, r5, pc}
1a001762:	bf00      	nop
1a001764:	1a002778 	.word	0x1a002778

1a001768 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a001768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00176c:	b083      	sub	sp, #12
1a00176e:	4683      	mov	fp, r0
1a001770:	4688      	mov	r8, r1
   uint32_t sdiv = 0, sm = 1, sd = 0;
   uint32_t pclk, m, d;
   uint32_t odiff = -1UL; /* old best diff */

   /* Get base clock for the corresponding UART */
   pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a001772:	f7ff ff99 	bl	1a0016a8 <Chip_UART_GetIndex>
1a001776:	4b35      	ldr	r3, [pc, #212]	; (1a00184c <Chip_UART_SetBaudFDR+0xe4>)
1a001778:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a00177c:	f7ff fe84 	bl	1a001488 <Chip_Clock_GetRate>
1a001780:	4606      	mov	r6, r0
   uint32_t odiff = -1UL; /* old best diff */
1a001782:	f04f 37ff 	mov.w	r7, #4294967295

   /* Loop through all possible fractional divider values */
   for (m = 1; odiff && m < 16; m++) {
1a001786:	2401      	movs	r4, #1
   uint32_t sdiv = 0, sm = 1, sd = 0;
1a001788:	2300      	movs	r3, #0
1a00178a:	9301      	str	r3, [sp, #4]
1a00178c:	46a2      	mov	sl, r4
1a00178e:	4699      	mov	r9, r3
   for (m = 1; odiff && m < 16; m++) {
1a001790:	e02a      	b.n	1a0017e8 <Chip_UART_SetBaudFDR+0x80>
           /* Upper 32-bit of dval has div */
           div = (uint32_t) (dval >> 32);

           /* Closer to next div */
           if ((int)diff < 0) {
               diff = -diff;
1a001792:	4243      	negs	r3, r0
               div ++;
1a001794:	1c4a      	adds	r2, r1, #1
1a001796:	e017      	b.n	1a0017c8 <Chip_UART_SetBaudFDR+0x60>
           sd = d;
           sm = m;
           odiff = diff;

           /* On perfect match, break loop */
           if(!diff) {
1a001798:	b30b      	cbz	r3, 1a0017de <Chip_UART_SetBaudFDR+0x76>
           odiff = diff;
1a00179a:	461f      	mov	r7, r3
           sd = d;
1a00179c:	9501      	str	r5, [sp, #4]
           sm = m;
1a00179e:	46a2      	mov	sl, r4
           sdiv = div;
1a0017a0:	4691      	mov	r9, r2
       for (d = 0; d < m; d++) {
1a0017a2:	3501      	adds	r5, #1
1a0017a4:	42ac      	cmp	r4, r5
1a0017a6:	d91e      	bls.n	1a0017e6 <Chip_UART_SetBaudFDR+0x7e>
           uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a0017a8:	0933      	lsrs	r3, r6, #4
1a0017aa:	0730      	lsls	r0, r6, #28
1a0017ac:	fba4 0100 	umull	r0, r1, r4, r0
1a0017b0:	fb04 1103 	mla	r1, r4, r3, r1
1a0017b4:	1962      	adds	r2, r4, r5
1a0017b6:	fb08 f202 	mul.w	r2, r8, r2
1a0017ba:	2300      	movs	r3, #0
1a0017bc:	f000 fc64 	bl	1a002088 <__aeabi_uldivmod>
           diff = (uint32_t) dval;
1a0017c0:	4603      	mov	r3, r0
           div = (uint32_t) (dval >> 32);
1a0017c2:	460a      	mov	r2, r1
           if ((int)diff < 0) {
1a0017c4:	2800      	cmp	r0, #0
1a0017c6:	dbe4      	blt.n	1a001792 <Chip_UART_SetBaudFDR+0x2a>
           if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a0017c8:	429f      	cmp	r7, r3
1a0017ca:	d3ea      	bcc.n	1a0017a2 <Chip_UART_SetBaudFDR+0x3a>
1a0017cc:	2a00      	cmp	r2, #0
1a0017ce:	d0e8      	beq.n	1a0017a2 <Chip_UART_SetBaudFDR+0x3a>
1a0017d0:	0c11      	lsrs	r1, r2, #16
1a0017d2:	d1e6      	bne.n	1a0017a2 <Chip_UART_SetBaudFDR+0x3a>
1a0017d4:	2a02      	cmp	r2, #2
1a0017d6:	d8df      	bhi.n	1a001798 <Chip_UART_SetBaudFDR+0x30>
1a0017d8:	2d00      	cmp	r5, #0
1a0017da:	d1e2      	bne.n	1a0017a2 <Chip_UART_SetBaudFDR+0x3a>
1a0017dc:	e7dc      	b.n	1a001798 <Chip_UART_SetBaudFDR+0x30>
           odiff = diff;
1a0017de:	461f      	mov	r7, r3
           sd = d;
1a0017e0:	9501      	str	r5, [sp, #4]
           sm = m;
1a0017e2:	46a2      	mov	sl, r4
           sdiv = div;
1a0017e4:	4691      	mov	r9, r2
   for (m = 1; odiff && m < 16; m++) {
1a0017e6:	3401      	adds	r4, #1
1a0017e8:	b11f      	cbz	r7, 1a0017f2 <Chip_UART_SetBaudFDR+0x8a>
1a0017ea:	2c0f      	cmp	r4, #15
1a0017ec:	d801      	bhi.n	1a0017f2 <Chip_UART_SetBaudFDR+0x8a>
1a0017ee:	2500      	movs	r5, #0
1a0017f0:	e7d8      	b.n	1a0017a4 <Chip_UART_SetBaudFDR+0x3c>
           }
       }
   }

   /* Return 0 if a vaild divisor is not possible */
   if (!sdiv) {
1a0017f2:	f1b9 0f00 	cmp.w	r9, #0
1a0017f6:	d024      	beq.n	1a001842 <Chip_UART_SetBaudFDR+0xda>
   pUART->LCR |= UART_LCR_DLAB_EN;
1a0017f8:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0017fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001800:	f8cb 300c 	str.w	r3, [fp, #12]
1a001804:	fa5f f389 	uxtb.w	r3, r9
   pUART->DLL = (uint32_t) dll;
1a001808:	f8cb 3000 	str.w	r3, [fp]
1a00180c:	f3c9 2307 	ubfx	r3, r9, #8, #8
   pUART->DLM = (uint32_t) dlm;
1a001810:	f8cb 3004 	str.w	r3, [fp, #4]
   pUART->LCR &= ~UART_LCR_DLAB_EN;
1a001814:	f8db 300c 	ldr.w	r3, [fp, #12]
1a001818:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00181c:	f8cb 300c 	str.w	r3, [fp, #12]
   Chip_UART_EnableDivisorAccess(pUART);
   Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
   Chip_UART_DisableDivisorAccess(pUART);

   /* Set best fractional divider */
   pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a001820:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a001824:	b2db      	uxtb	r3, r3
1a001826:	9901      	ldr	r1, [sp, #4]
1a001828:	f001 020f 	and.w	r2, r1, #15
1a00182c:	4313      	orrs	r3, r2
1a00182e:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28

   /* Return actual baud rate */
   return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a001832:	0933      	lsrs	r3, r6, #4
1a001834:	fb03 f30a 	mul.w	r3, r3, sl
1a001838:	448a      	add	sl, r1
1a00183a:	fb0a f909 	mul.w	r9, sl, r9
1a00183e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a001842:	4648      	mov	r0, r9
1a001844:	b003      	add	sp, #12
1a001846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00184a:	bf00      	nop
1a00184c:	1a002778 	.word	0x1a002778

1a001850 <Board_LED_Init>:

static void Board_LED_Init()
{
   uint32_t idx;

   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a001850:	2200      	movs	r2, #0
1a001852:	2a05      	cmp	r2, #5
1a001854:	d819      	bhi.n	1a00188a <Board_LED_Init+0x3a>
{
1a001856:	b470      	push	{r4, r5, r6}
       /* Set pin direction and init to off */
       Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin);
1a001858:	490c      	ldr	r1, [pc, #48]	; (1a00188c <Board_LED_Init+0x3c>)
1a00185a:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a00185e:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a001862:	784c      	ldrb	r4, [r1, #1]
 * @param  pin     : GPIO pin to set direction on as output
 * @return Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
   pGPIO->DIR[port] |= 1UL << pin;
1a001864:	4b0a      	ldr	r3, [pc, #40]	; (1a001890 <Board_LED_Init+0x40>)
1a001866:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a00186a:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a00186e:	2001      	movs	r0, #1
1a001870:	40a0      	lsls	r0, r4
1a001872:	4301      	orrs	r1, r0
1a001874:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
   pGPIO->B[port][pin] = setting;
1a001878:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a00187c:	2100      	movs	r1, #0
1a00187e:	5519      	strb	r1, [r3, r4]
   for (idx = 0; idx < (sizeof(gpioLEDBits) / sizeof(io_port_t)); ++idx) {
1a001880:	3201      	adds	r2, #1
1a001882:	2a05      	cmp	r2, #5
1a001884:	d9e8      	bls.n	1a001858 <Board_LED_Init+0x8>
       Chip_GPIO_SetPinState(LPC_GPIO_PORT, gpioLEDBits[idx].port, gpioLEDBits[idx].pin, (bool) false);
   }
}
1a001886:	bc70      	pop	{r4, r5, r6}
1a001888:	4770      	bx	lr
1a00188a:	4770      	bx	lr
1a00188c:	1a002790 	.word	0x1a002790
1a001890:	400f4000 	.word	0x400f4000

1a001894 <Board_UART_Init>:
 * @note   Do not use for clock pins (SFSCLK0 .. SFSCLK4). Use
 * Chip_SCU_ClockPinMux() function for SFSCLKx clock pins.
 */
STATIC INLINE void Chip_SCU_PinMuxSet(uint8_t port, uint8_t pin, uint16_t modefunc)
{
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001894:	4b03      	ldr	r3, [pc, #12]	; (1a0018a4 <Board_UART_Init+0x10>)
1a001896:	2212      	movs	r2, #18
1a001898:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a00189c:	22d1      	movs	r2, #209	; 0xd1
1a00189e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a0018a2:	4770      	bx	lr
1a0018a4:	40086000 	.word	0x40086000

1a0018a8 <Board_Debug_Init>:
{
1a0018a8:	b510      	push	{r4, lr}
   Board_UART_Init(DEBUG_UART);
1a0018aa:	4c08      	ldr	r4, [pc, #32]	; (1a0018cc <Board_Debug_Init+0x24>)
1a0018ac:	4620      	mov	r0, r4
1a0018ae:	f7ff fff1 	bl	1a001894 <Board_UART_Init>
   Chip_UART_Init(DEBUG_UART);
1a0018b2:	4620      	mov	r0, r4
1a0018b4:	f7ff ff0e 	bl	1a0016d4 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, 115200);
1a0018b8:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0018bc:	4620      	mov	r0, r4
1a0018be:	f7ff ff53 	bl	1a001768 <Chip_UART_SetBaudFDR>
   pUART->LCR = config;
1a0018c2:	2303      	movs	r3, #3
1a0018c4:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a0018c6:	2301      	movs	r3, #1
1a0018c8:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0018ca:	bd10      	pop	{r4, pc}
1a0018cc:	400c1000 	.word	0x400c1000

1a0018d0 <Board_Init>:
}

/* Set up and initialize all required blocks and functions related to the
   board hardware */
void Board_Init(void)
{
1a0018d0:	b508      	push	{r3, lr}
   /* Sets up DEBUG UART */
   DEBUGINIT();
1a0018d2:	f7ff ffe9 	bl	1a0018a8 <Board_Debug_Init>

   /* Initializes GPIO */
   Chip_GPIO_Init(LPC_GPIO_PORT);
1a0018d6:	4806      	ldr	r0, [pc, #24]	; (1a0018f0 <Board_Init+0x20>)
1a0018d8:	f7ff fe26 	bl	1a001528 <Chip_GPIO_Init>

   /* Initialize LEDs */
   Board_LED_Init();
1a0018dc:	f7ff ffb8 	bl	1a001850 <Board_LED_Init>
 * RMII PHY, and must be called before calling any Ethernet
 * functions.
 */
STATIC INLINE void Chip_ENET_RMIIEnable(LPC_ENET_T *pENET)
{
   LPC_CREG->CREG6 |= 0x4;
1a0018e0:	4a04      	ldr	r2, [pc, #16]	; (1a0018f4 <Board_Init+0x24>)
1a0018e2:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a0018e6:	f043 0304 	orr.w	r3, r3, #4
1a0018ea:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a0018ee:	bd08      	pop	{r3, pc}
1a0018f0:	400f4000 	.word	0x400f4000
1a0018f4:	40043000 	.word	0x40043000

1a0018f8 <Board_SetupMuxing>:
 * @return Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
   uint32_t ix;
   for (ix = 0; ix < arrayLength; ix++ ) {
1a0018f8:	2300      	movs	r3, #0
1a0018fa:	2b17      	cmp	r3, #23
1a0018fc:	d812      	bhi.n	1a001924 <Board_SetupMuxing+0x2c>
 * Public functions
 ****************************************************************************/

/* Sets up system pin muxing */
void Board_SetupMuxing(void)
{
1a0018fe:	b410      	push	{r4}
       Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a001900:	4a09      	ldr	r2, [pc, #36]	; (1a001928 <Board_SetupMuxing+0x30>)
1a001902:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a001906:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a00190a:	784a      	ldrb	r2, [r1, #1]
1a00190c:	8848      	ldrh	r0, [r1, #2]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a00190e:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a001912:	4906      	ldr	r1, [pc, #24]	; (1a00192c <Board_SetupMuxing+0x34>)
1a001914:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
   for (ix = 0; ix < arrayLength; ix++ ) {
1a001918:	3301      	adds	r3, #1
1a00191a:	2b17      	cmp	r3, #23
1a00191c:	d9f0      	bls.n	1a001900 <Board_SetupMuxing+0x8>
   /* Setup system level pin muxing */
   Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a00191e:	f85d 4b04 	ldr.w	r4, [sp], #4
1a001922:	4770      	bx	lr
1a001924:	4770      	bx	lr
1a001926:	bf00      	nop
1a001928:	1a0027a8 	.word	0x1a0027a8
1a00192c:	40086000 	.word	0x40086000

1a001930 <Board_SetupClocking>:

/* Set up and initialize clocking prior to call to main */
void Board_SetupClocking(void)
{
1a001930:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
   uint32_t FAValue = Hz / 21510000;

   LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a001932:	4a17      	ldr	r2, [pc, #92]	; (1a001990 <Board_SetupClocking+0x60>)
1a001934:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001938:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00193c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001940:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
   LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a001944:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001948:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a00194c:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a001950:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124

   /* Enable Flash acceleration and setup wait states */
   Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);

   /* Setup System core frequency to MAX_CLOCK_FREQ */
   Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a001954:	2201      	movs	r2, #1
1a001956:	490f      	ldr	r1, [pc, #60]	; (1a001994 <Board_SetupClocking+0x64>)
1a001958:	2006      	movs	r0, #6
1a00195a:	f7ff fdf9 	bl	1a001550 <Chip_SetupCoreClock>

   /* Setup system base clocks and initial states. This won't enable and
      disable individual clocks, but sets up the base clock sources for
      each individual peripheral clock. */
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a00195e:	2400      	movs	r4, #0
1a001960:	e00a      	b.n	1a001978 <Board_SetupClocking+0x48>
       Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a001962:	480d      	ldr	r0, [pc, #52]	; (1a001998 <Board_SetupClocking+0x68>)
1a001964:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a001968:	78cb      	ldrb	r3, [r1, #3]
1a00196a:	788a      	ldrb	r2, [r1, #2]
1a00196c:	7849      	ldrb	r1, [r1, #1]
1a00196e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a001972:	f7ff fd25 	bl	1a0013c0 <Chip_Clock_SetBaseClock>
   for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a001976:	3401      	adds	r4, #1
1a001978:	2c02      	cmp	r4, #2
1a00197a:	d9f2      	bls.n	1a001962 <Board_SetupClocking+0x32>
                               InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
   }

   /* Reset and enable 32Khz oscillator */
   LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00197c:	4b04      	ldr	r3, [pc, #16]	; (1a001990 <Board_SetupClocking+0x60>)
1a00197e:	685a      	ldr	r2, [r3, #4]
1a001980:	f022 020c 	bic.w	r2, r2, #12
1a001984:	605a      	str	r2, [r3, #4]
   LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a001986:	685a      	ldr	r2, [r3, #4]
1a001988:	f042 0203 	orr.w	r2, r2, #3
1a00198c:	605a      	str	r2, [r3, #4]
1a00198e:	bd10      	pop	{r4, pc}
1a001990:	40043000 	.word	0x40043000
1a001994:	0c28cb00 	.word	0x0c28cb00
1a001998:	1a00279c 	.word	0x1a00279c

1a00199c <Board_SystemInit>:
}

/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a00199c:	b508      	push	{r3, lr}
   /* Setup system clocking and memory. This is done early to allow the
      application and tools to clear memory and use scatter loading to
      external memory. */
   Board_SetupMuxing();
1a00199e:	f7ff ffab 	bl	1a0018f8 <Board_SetupMuxing>
   Board_SetupClocking();
1a0019a2:	f7ff ffc5 	bl	1a001930 <Board_SetupClocking>
1a0019a6:	bd08      	pop	{r3, pc}

1a0019a8 <ResetISR>:
void ResetISR(void) {
1a0019a8:	b510      	push	{r4, lr}
    __asm volatile ("cpsid i");
1a0019aa:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0019ac:	4a16      	ldr	r2, [pc, #88]	; (1a001a08 <ResetISR+0x60>)
1a0019ae:	4b17      	ldr	r3, [pc, #92]	; (1a001a0c <ResetISR+0x64>)
1a0019b0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0019b2:	4a17      	ldr	r2, [pc, #92]	; (1a001a10 <ResetISR+0x68>)
1a0019b4:	3304      	adds	r3, #4
1a0019b6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0019b8:	2300      	movs	r3, #0
1a0019ba:	e005      	b.n	1a0019c8 <ResetISR+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0019bc:	f04f 31ff 	mov.w	r1, #4294967295
1a0019c0:	4a14      	ldr	r2, [pc, #80]	; (1a001a14 <ResetISR+0x6c>)
1a0019c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0019c6:	3301      	adds	r3, #1
1a0019c8:	2b07      	cmp	r3, #7
1a0019ca:	d9f7      	bls.n	1a0019bc <ResetISR+0x14>
    __asm volatile ("cpsie i");
1a0019cc:	b662      	cpsie	i
    SystemInit();
1a0019ce:	f000 f829 	bl	1a001a24 <SystemInit>
    SectionTableAddr = &__data_section_table;
1a0019d2:	4b11      	ldr	r3, [pc, #68]	; (1a001a18 <ResetISR+0x70>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0019d4:	e007      	b.n	1a0019e6 <ResetISR+0x3e>
        SectionLen = *SectionTableAddr++;
1a0019d6:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0019da:	689a      	ldr	r2, [r3, #8]
1a0019dc:	6859      	ldr	r1, [r3, #4]
1a0019de:	6818      	ldr	r0, [r3, #0]
1a0019e0:	f7fe fbd4 	bl	1a00018c <data_init>
        SectionLen = *SectionTableAddr++;
1a0019e4:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0019e6:	4a0d      	ldr	r2, [pc, #52]	; (1a001a1c <ResetISR+0x74>)
1a0019e8:	4293      	cmp	r3, r2
1a0019ea:	d3f4      	bcc.n	1a0019d6 <ResetISR+0x2e>
1a0019ec:	e006      	b.n	1a0019fc <ResetISR+0x54>
        ExeAddr = *SectionTableAddr++;
1a0019ee:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0019f0:	6859      	ldr	r1, [r3, #4]
1a0019f2:	f854 0b08 	ldr.w	r0, [r4], #8
1a0019f6:	f7fe fbd8 	bl	1a0001aa <bss_init>
        SectionLen = *SectionTableAddr++;
1a0019fa:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0019fc:	4a08      	ldr	r2, [pc, #32]	; (1a001a20 <ResetISR+0x78>)
1a0019fe:	4293      	cmp	r3, r2
1a001a00:	d3f5      	bcc.n	1a0019ee <ResetISR+0x46>
    main();
1a001a02:	f7fe fc83 	bl	1a00030c <main>
1a001a06:	e7fe      	b.n	1a001a06 <ResetISR+0x5e>
1a001a08:	10df1000 	.word	0x10df1000
1a001a0c:	40053100 	.word	0x40053100
1a001a10:	01dff7ff 	.word	0x01dff7ff
1a001a14:	e000e280 	.word	0xe000e280
1a001a18:	1a000114 	.word	0x1a000114
1a001a1c:	1a000150 	.word	0x1a000150
1a001a20:	1a000178 	.word	0x1a000178

1a001a24 <SystemInit>:
 * Public functions
 ****************************************************************************/

/* Set up and initialize hardware prior to call to main */
void SystemInit(void)
{
1a001a24:	b508      	push	{r3, lr}

   *pSCB_VTOR = (unsigned int) &__Vectors;
#endif

#if defined(__FPU_PRESENT) && __FPU_PRESENT == 1
   fpuInit();
1a001a26:	f7ff fd55 	bl	1a0014d4 <fpuInit>
#if defined(NO_BOARD_LIB)
   /* Chip specific SystemInit */
   Chip_SystemInit();
#else
   /* Board specific SystemInit */
   Board_SystemInit();
1a001a2a:	f7ff ffb7 	bl	1a00199c <Board_SystemInit>
1a001a2e:	bd08      	pop	{r3, pc}

1a001a30 <boardConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Set up and initialize board hardware */
void boardConfig(void) {
1a001a30:	b508      	push	{r3, lr}

   /* Read clock settings and update SystemCoreClock variable */
   SystemCoreClockUpdate();
1a001a32:	f7ff fa9f 	bl	1a000f74 <SystemCoreClockUpdate>

   Board_Init(); // From Board module (modules/lpc4337_m4/board)
1a001a36:	f7ff ff4b 	bl	1a0018d0 <Board_Init>

   /* Inicializar el conteo de Ticks con resoluci贸n de 1ms, sin tickHook */
   tickConfig( 1, 0 );
1a001a3a:	2200      	movs	r2, #0
1a001a3c:	2001      	movs	r0, #1
1a001a3e:	2100      	movs	r1, #0
1a001a40:	f000 f9f0 	bl	1a001e24 <tickConfig>

   /* Inicializar GPIOs */
   gpioConfig( 0, GPIO_ENABLE );
1a001a44:	2105      	movs	r1, #5
1a001a46:	2000      	movs	r0, #0
1a001a48:	f000 f8d2 	bl	1a001bf0 <gpioConfig>

   /* Configuraci贸n de pines de entrada para Teclas de la EDU-CIAA-NXP */
   gpioConfig( TEC1, GPIO_INPUT );
1a001a4c:	2100      	movs	r1, #0
1a001a4e:	2024      	movs	r0, #36	; 0x24
1a001a50:	f000 f8ce 	bl	1a001bf0 <gpioConfig>
   gpioConfig( TEC2, GPIO_INPUT );
1a001a54:	2100      	movs	r1, #0
1a001a56:	2025      	movs	r0, #37	; 0x25
1a001a58:	f000 f8ca 	bl	1a001bf0 <gpioConfig>
   gpioConfig( TEC3, GPIO_INPUT );
1a001a5c:	2100      	movs	r1, #0
1a001a5e:	2026      	movs	r0, #38	; 0x26
1a001a60:	f000 f8c6 	bl	1a001bf0 <gpioConfig>
   gpioConfig( TEC4, GPIO_INPUT );
1a001a64:	2100      	movs	r1, #0
1a001a66:	2027      	movs	r0, #39	; 0x27
1a001a68:	f000 f8c2 	bl	1a001bf0 <gpioConfig>

   /* Configuraci贸n de pines de salida para Leds de la EDU-CIAA-NXP */
   gpioConfig( LEDR, GPIO_OUTPUT );
1a001a6c:	2101      	movs	r1, #1
1a001a6e:	2028      	movs	r0, #40	; 0x28
1a001a70:	f000 f8be 	bl	1a001bf0 <gpioConfig>
   gpioConfig( LEDG, GPIO_OUTPUT );
1a001a74:	2101      	movs	r1, #1
1a001a76:	2029      	movs	r0, #41	; 0x29
1a001a78:	f000 f8ba 	bl	1a001bf0 <gpioConfig>
   gpioConfig( LEDB, GPIO_OUTPUT );
1a001a7c:	2101      	movs	r1, #1
1a001a7e:	202a      	movs	r0, #42	; 0x2a
1a001a80:	f000 f8b6 	bl	1a001bf0 <gpioConfig>
   gpioConfig( LED1, GPIO_OUTPUT );
1a001a84:	2101      	movs	r1, #1
1a001a86:	202b      	movs	r0, #43	; 0x2b
1a001a88:	f000 f8b2 	bl	1a001bf0 <gpioConfig>
   gpioConfig( LED2, GPIO_OUTPUT );
1a001a8c:	2101      	movs	r1, #1
1a001a8e:	202c      	movs	r0, #44	; 0x2c
1a001a90:	f000 f8ae 	bl	1a001bf0 <gpioConfig>
   gpioConfig( LED3, GPIO_OUTPUT );
1a001a94:	2101      	movs	r1, #1
1a001a96:	202d      	movs	r0, #45	; 0x2d
1a001a98:	f000 f8aa 	bl	1a001bf0 <gpioConfig>


   /* Configuraci贸n de pines de entrada de la CIAA-NXP */
   gpioConfig( DI0, GPIO_INPUT );
1a001a9c:	2100      	movs	r1, #0
1a001a9e:	202e      	movs	r0, #46	; 0x2e
1a001aa0:	f000 f8a6 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI1, GPIO_INPUT );
1a001aa4:	2100      	movs	r1, #0
1a001aa6:	202f      	movs	r0, #47	; 0x2f
1a001aa8:	f000 f8a2 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI2, GPIO_INPUT );
1a001aac:	2100      	movs	r1, #0
1a001aae:	2030      	movs	r0, #48	; 0x30
1a001ab0:	f000 f89e 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI3, GPIO_INPUT );
1a001ab4:	2100      	movs	r1, #0
1a001ab6:	2031      	movs	r0, #49	; 0x31
1a001ab8:	f000 f89a 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI4, GPIO_INPUT );
1a001abc:	2100      	movs	r1, #0
1a001abe:	2032      	movs	r0, #50	; 0x32
1a001ac0:	f000 f896 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI5, GPIO_INPUT );
1a001ac4:	2100      	movs	r1, #0
1a001ac6:	2033      	movs	r0, #51	; 0x33
1a001ac8:	f000 f892 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI6, GPIO_INPUT );
1a001acc:	2100      	movs	r1, #0
1a001ace:	2034      	movs	r0, #52	; 0x34
1a001ad0:	f000 f88e 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DI7, GPIO_INPUT );
1a001ad4:	2100      	movs	r1, #0
1a001ad6:	2035      	movs	r0, #53	; 0x35
1a001ad8:	f000 f88a 	bl	1a001bf0 <gpioConfig>

   /* Configuraci贸n de pines de salida de la CIAA-NXP */
   gpioConfig( DO0, GPIO_OUTPUT );
1a001adc:	2101      	movs	r1, #1
1a001ade:	2036      	movs	r0, #54	; 0x36
1a001ae0:	f000 f886 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO1, GPIO_OUTPUT );
1a001ae4:	2101      	movs	r1, #1
1a001ae6:	2037      	movs	r0, #55	; 0x37
1a001ae8:	f000 f882 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO2, GPIO_OUTPUT );
1a001aec:	2101      	movs	r1, #1
1a001aee:	2038      	movs	r0, #56	; 0x38
1a001af0:	f000 f87e 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO3, GPIO_OUTPUT );
1a001af4:	2101      	movs	r1, #1
1a001af6:	2039      	movs	r0, #57	; 0x39
1a001af8:	f000 f87a 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO4, GPIO_OUTPUT );
1a001afc:	2101      	movs	r1, #1
1a001afe:	203a      	movs	r0, #58	; 0x3a
1a001b00:	f000 f876 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO5, GPIO_OUTPUT );
1a001b04:	2101      	movs	r1, #1
1a001b06:	203b      	movs	r0, #59	; 0x3b
1a001b08:	f000 f872 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO6, GPIO_OUTPUT );
1a001b0c:	2101      	movs	r1, #1
1a001b0e:	203c      	movs	r0, #60	; 0x3c
1a001b10:	f000 f86e 	bl	1a001bf0 <gpioConfig>
   gpioConfig( DO7, GPIO_OUTPUT );
1a001b14:	2101      	movs	r1, #1
1a001b16:	203d      	movs	r0, #61	; 0x3d
1a001b18:	f000 f86a 	bl	1a001bf0 <gpioConfig>
1a001b1c:	bd08      	pop	{r3, pc}

1a001b1e <sAPI_NullFuncPtr>:
 * param:  void * - Not used
 * return: bool_t - Return always true
 */
bool_t sAPI_NullFuncPtr(void *ptr){
   return 1;
}
1a001b1e:	2001      	movs	r0, #1
1a001b20:	4770      	bx	lr
1a001b22:	Address 0x1a001b22 is out of bounds.


1a001b24 <delay>:

/* ---- Blocking Delay ---- */

// delay( 1, DELAY_US );

void delay (tick_t time){
1a001b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a001b28:	4680      	mov	r8, r0
1a001b2a:	4689      	mov	r9, r1
    tick_t curTicks = tickRead();
1a001b2c:	f000 f9b6 	bl	1a001e9c <tickRead>
1a001b30:	4606      	mov	r6, r0
1a001b32:	460f      	mov	r7, r1
    while ( (tickRead() - curTicks) < time/tickRateMS );
1a001b34:	f000 f9b2 	bl	1a001e9c <tickRead>
1a001b38:	1b84      	subs	r4, r0, r6
1a001b3a:	eb61 0507 	sbc.w	r5, r1, r7
1a001b3e:	4b06      	ldr	r3, [pc, #24]	; (1a001b58 <delay+0x34>)
1a001b40:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001b44:	4640      	mov	r0, r8
1a001b46:	4649      	mov	r1, r9
1a001b48:	f000 fa9e 	bl	1a002088 <__aeabi_uldivmod>
1a001b4c:	428d      	cmp	r5, r1
1a001b4e:	bf08      	it	eq
1a001b50:	4284      	cmpeq	r4, r0
1a001b52:	d3ef      	bcc.n	1a001b34 <delay+0x10>
 }
1a001b54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001b58:	10000178 	.word	0x10000178

1a001b5c <delayConfig>:


/* ---- Non Blocking Delay ---- */

void delayConfig( delay_t * delay, tick_t duration ){
1a001b5c:	b510      	push	{r4, lr}
1a001b5e:	4604      	mov	r4, r0
1a001b60:	4610      	mov	r0, r2
1a001b62:	4619      	mov	r1, r3
   delay->duration = duration/tickRateMS;
1a001b64:	4b04      	ldr	r3, [pc, #16]	; (1a001b78 <delayConfig+0x1c>)
1a001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
1a001b6a:	f000 fa8d 	bl	1a002088 <__aeabi_uldivmod>
1a001b6e:	e9c4 0102 	strd	r0, r1, [r4, #8]
   delay->running = 0;
1a001b72:	2300      	movs	r3, #0
1a001b74:	7423      	strb	r3, [r4, #16]
1a001b76:	bd10      	pop	{r4, pc}
1a001b78:	10000178 	.word	0x10000178

1a001b7c <delayRead>:
}

bool_t delayRead( delay_t * delay ){
1a001b7c:	b538      	push	{r3, r4, r5, lr}
1a001b7e:	4604      	mov	r4, r0

   bool_t timeArrived = 0;

   if( !delay->running ){
1a001b80:	7c05      	ldrb	r5, [r0, #16]
1a001b82:	b185      	cbz	r5, 1a001ba6 <delayRead+0x2a>
      delay->startTime = tickRead();
      delay->running = 1;
   }
   else{
      if ( (tickRead() - delay->startTime) >= delay->duration ){
1a001b84:	f000 f98a 	bl	1a001e9c <tickRead>
1a001b88:	e9d4 2300 	ldrd	r2, r3, [r4]
1a001b8c:	1a80      	subs	r0, r0, r2
1a001b8e:	eb61 0103 	sbc.w	r1, r1, r3
1a001b92:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
1a001b96:	4299      	cmp	r1, r3
1a001b98:	bf08      	it	eq
1a001b9a:	4290      	cmpeq	r0, r2
1a001b9c:	d30b      	bcc.n	1a001bb6 <delayRead+0x3a>
         timeArrived = 1;
         delay->running = 0;
1a001b9e:	2300      	movs	r3, #0
1a001ba0:	7423      	strb	r3, [r4, #16]
         timeArrived = 1;
1a001ba2:	2501      	movs	r5, #1
1a001ba4:	e005      	b.n	1a001bb2 <delayRead+0x36>
      delay->startTime = tickRead();
1a001ba6:	f000 f979 	bl	1a001e9c <tickRead>
1a001baa:	e9c4 0100 	strd	r0, r1, [r4]
      delay->running = 1;
1a001bae:	2301      	movs	r3, #1
1a001bb0:	7423      	strb	r3, [r4, #16]
      }
   }

   return timeArrived;
}
1a001bb2:	4628      	mov	r0, r5
1a001bb4:	bd38      	pop	{r3, r4, r5, pc}
   bool_t timeArrived = 0;
1a001bb6:	2500      	movs	r5, #0
1a001bb8:	e7fb      	b.n	1a001bb2 <delayRead+0x36>
1a001bba:	Address 0x1a001bba is out of bounds.


1a001bbc <gpioObtainPinConfig>:
/*==================[internal functions definition]==========================*/

static void gpioObtainPinConfig( gpioMap_t pin,
                                int8_t *pinNamePort, int8_t *pinNamePin,
																int8_t *func, int8_t *gpioPort,
																int8_t *gpioPin ){
1a001bbc:	b430      	push	{r4, r5}

   *pinNamePort = gpioPinsConfig[pin].pinName.port;
1a001bbe:	4d0b      	ldr	r5, [pc, #44]	; (1a001bec <gpioObtainPinConfig+0x30>)
1a001bc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001bc4:	182c      	adds	r4, r5, r0
1a001bc6:	5628      	ldrsb	r0, [r5, r0]
1a001bc8:	7008      	strb	r0, [r1, #0]
   *pinNamePin  = gpioPinsConfig[pin].pinName.pin;
1a001bca:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001bce:	7011      	strb	r1, [r2, #0]
   *func        = gpioPinsConfig[pin].func;
1a001bd0:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001bd4:	701a      	strb	r2, [r3, #0]
   *gpioPort    = gpioPinsConfig[pin].gpio.port;
1a001bd6:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a001bda:	9b02      	ldr	r3, [sp, #8]
1a001bdc:	701a      	strb	r2, [r3, #0]
   *gpioPin     = gpioPinsConfig[pin].gpio.pin;
1a001bde:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001be2:	9b03      	ldr	r3, [sp, #12]
1a001be4:	701a      	strb	r2, [r3, #0]
}
1a001be6:	bc30      	pop	{r4, r5}
1a001be8:	4770      	bx	lr
1a001bea:	bf00      	nop
1a001bec:	1a002808 	.word	0x1a002808

1a001bf0 <gpioConfig>:

/*==================[external functions definition]==========================*/

bool_t gpioConfig( gpioMap_t pin, gpioConfig_t config ){
1a001bf0:	b530      	push	{r4, r5, lr}
1a001bf2:	b085      	sub	sp, #20
1a001bf4:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001bf6:	2300      	movs	r3, #0
1a001bf8:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001bfc:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001c00:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001c04:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001c08:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001c0c:	f10d 030b 	add.w	r3, sp, #11
1a001c10:	9301      	str	r3, [sp, #4]
1a001c12:	ab03      	add	r3, sp, #12
1a001c14:	9300      	str	r3, [sp, #0]
1a001c16:	f10d 030d 	add.w	r3, sp, #13
1a001c1a:	f10d 020e 	add.w	r2, sp, #14
1a001c1e:	f10d 010f 	add.w	r1, sp, #15
1a001c22:	f7ff ffcb 	bl	1a001bbc <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   switch(config){
1a001c26:	2c05      	cmp	r4, #5
1a001c28:	f200 8096 	bhi.w	1a001d58 <gpioConfig+0x168>
1a001c2c:	e8df f004 	tbb	[pc, r4]
1a001c30:	3d237109 	.word	0x3d237109
1a001c34:	0357      	.short	0x0357

      case GPIO_ENABLE:
		   /* Initializes GPIO */
		   Chip_GPIO_Init(LPC_GPIO_PORT);
1a001c36:	4849      	ldr	r0, [pc, #292]	; (1a001d5c <gpioConfig+0x16c>)
1a001c38:	f7ff fc76 	bl	1a001528 <Chip_GPIO_Init>
   bool_t ret_val     = 1;
1a001c3c:	2001      	movs	r0, #1
      break;
   }

   return ret_val;

}
1a001c3e:	b005      	add	sp, #20
1a001c40:	bd30      	pop	{r4, r5, pc}
         Chip_SCU_PinMux(
1a001c42:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001c46:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001c4a:	f89d 200d 	ldrb.w	r2, [sp, #13]
   LPC_SCU->SFSP[port][pin] = modefunc;
1a001c4e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001c52:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001c56:	4942      	ldr	r1, [pc, #264]	; (1a001d60 <gpioConfig+0x170>)
1a001c58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001c5c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001c60:	2401      	movs	r4, #1
1a001c62:	2300      	movs	r3, #0
1a001c64:	fa04 f202 	lsl.w	r2, r4, r2
1a001c68:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001c6c:	483b      	ldr	r0, [pc, #236]	; (1a001d5c <gpioConfig+0x16c>)
1a001c6e:	f7ff fc5c 	bl	1a00152a <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001c72:	4620      	mov	r0, r4
      break;
1a001c74:	e7e3      	b.n	1a001c3e <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001c76:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001c7a:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001c7e:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001c82:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001c86:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001c8a:	4935      	ldr	r1, [pc, #212]	; (1a001d60 <gpioConfig+0x170>)
1a001c8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001c90:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001c94:	2401      	movs	r4, #1
1a001c96:	2300      	movs	r3, #0
1a001c98:	fa04 f202 	lsl.w	r2, r4, r2
1a001c9c:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001ca0:	482e      	ldr	r0, [pc, #184]	; (1a001d5c <gpioConfig+0x16c>)
1a001ca2:	f7ff fc42 	bl	1a00152a <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001ca6:	4620      	mov	r0, r4
      break;
1a001ca8:	e7c9      	b.n	1a001c3e <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001caa:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001cae:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001cb2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001cb6:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a001cba:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001cbe:	4928      	ldr	r1, [pc, #160]	; (1a001d60 <gpioConfig+0x170>)
1a001cc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001cc4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001cc8:	2401      	movs	r4, #1
1a001cca:	2300      	movs	r3, #0
1a001ccc:	fa04 f202 	lsl.w	r2, r4, r2
1a001cd0:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001cd4:	4821      	ldr	r0, [pc, #132]	; (1a001d5c <gpioConfig+0x16c>)
1a001cd6:	f7ff fc28 	bl	1a00152a <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001cda:	4620      	mov	r0, r4
      break;
1a001cdc:	e7af      	b.n	1a001c3e <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001cde:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001ce2:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001ce6:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001cea:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001cee:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001cf2:	491b      	ldr	r1, [pc, #108]	; (1a001d60 <gpioConfig+0x170>)
1a001cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_INPUT );
1a001cf8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001cfc:	2401      	movs	r4, #1
1a001cfe:	2300      	movs	r3, #0
1a001d00:	fa04 f202 	lsl.w	r2, r4, r2
1a001d04:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001d08:	4814      	ldr	r0, [pc, #80]	; (1a001d5c <gpioConfig+0x16c>)
1a001d0a:	f7ff fc0e 	bl	1a00152a <Chip_GPIO_SetDir>
   bool_t ret_val     = 1;
1a001d0e:	4620      	mov	r0, r4
      break;
1a001d10:	e795      	b.n	1a001c3e <gpioConfig+0x4e>
         Chip_SCU_PinMux(
1a001d12:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001d16:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001d1a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001d1e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a001d22:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001d26:	490e      	ldr	r1, [pc, #56]	; (1a001d60 <gpioConfig+0x170>)
1a001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
         Chip_GPIO_SetDir( LPC_GPIO_PORT, gpioPort, ( 1 << gpioPin ), GPIO_OUTPUT );
1a001d2c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001d30:	2401      	movs	r4, #1
1a001d32:	4d0a      	ldr	r5, [pc, #40]	; (1a001d5c <gpioConfig+0x16c>)
1a001d34:	4623      	mov	r3, r4
1a001d36:	fa04 f202 	lsl.w	r2, r4, r2
1a001d3a:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001d3e:	4628      	mov	r0, r5
1a001d40:	f7ff fbf3 	bl	1a00152a <Chip_GPIO_SetDir>
         Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, 0);
1a001d44:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a001d48:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001d4c:	eb05 1542 	add.w	r5, r5, r2, lsl #5
1a001d50:	2200      	movs	r2, #0
1a001d52:	54ea      	strb	r2, [r5, r3]
   bool_t ret_val     = 1;
1a001d54:	4620      	mov	r0, r4
1a001d56:	e772      	b.n	1a001c3e <gpioConfig+0x4e>
         ret_val = 0;
1a001d58:	2000      	movs	r0, #0
1a001d5a:	e770      	b.n	1a001c3e <gpioConfig+0x4e>
1a001d5c:	400f4000 	.word	0x400f4000
1a001d60:	40086000 	.word	0x40086000

1a001d64 <gpioWrite>:


bool_t gpioWrite( gpioMap_t pin, bool_t value ){
1a001d64:	b510      	push	{r4, lr}
1a001d66:	b084      	sub	sp, #16
1a001d68:	460c      	mov	r4, r1

   bool_t ret_val     = 1;

   int8_t pinNamePort = 0;
1a001d6a:	2300      	movs	r3, #0
1a001d6c:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001d70:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001d74:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001d78:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001d7c:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001d80:	f10d 030b 	add.w	r3, sp, #11
1a001d84:	9301      	str	r3, [sp, #4]
1a001d86:	ab03      	add	r3, sp, #12
1a001d88:	9300      	str	r3, [sp, #0]
1a001d8a:	f10d 030d 	add.w	r3, sp, #13
1a001d8e:	f10d 020e 	add.w	r2, sp, #14
1a001d92:	f10d 010f 	add.w	r1, sp, #15
1a001d96:	f7ff ff11 	bl	1a001bbc <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   Chip_GPIO_SetPinState( LPC_GPIO_PORT, gpioPort, gpioPin, value);
1a001d9a:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001d9e:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a001da2:	3400      	adds	r4, #0
1a001da4:	bf18      	it	ne
1a001da6:	2401      	movne	r4, #1
1a001da8:	015b      	lsls	r3, r3, #5
1a001daa:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001dae:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001db2:	549c      	strb	r4, [r3, r2]

   return ret_val;
}
1a001db4:	2001      	movs	r0, #1
1a001db6:	b004      	add	sp, #16
1a001db8:	bd10      	pop	{r4, pc}

1a001dba <gpioRead>:

   return gpioWrite( pin, !gpioRead(pin) );
}


bool_t gpioRead( gpioMap_t pin ){
1a001dba:	b500      	push	{lr}
1a001dbc:	b085      	sub	sp, #20

   bool_t ret_val     = OFF;

   int8_t pinNamePort = 0;
1a001dbe:	2300      	movs	r3, #0
1a001dc0:	f88d 300f 	strb.w	r3, [sp, #15]
   int8_t pinNamePin  = 0;
1a001dc4:	f88d 300e 	strb.w	r3, [sp, #14]

   int8_t func        = 0;
1a001dc8:	f88d 300d 	strb.w	r3, [sp, #13]

   int8_t gpioPort    = 0;
1a001dcc:	f88d 300c 	strb.w	r3, [sp, #12]
   int8_t gpioPin     = 0;
1a001dd0:	f88d 300b 	strb.w	r3, [sp, #11]

   gpioObtainPinConfig( pin, &pinNamePort, &pinNamePin, &func,
1a001dd4:	f10d 030b 	add.w	r3, sp, #11
1a001dd8:	9301      	str	r3, [sp, #4]
1a001dda:	ab03      	add	r3, sp, #12
1a001ddc:	9300      	str	r3, [sp, #0]
1a001dde:	f10d 030d 	add.w	r3, sp, #13
1a001de2:	f10d 020e 	add.w	r2, sp, #14
1a001de6:	f10d 010f 	add.w	r1, sp, #15
1a001dea:	f7ff fee7 	bl	1a001bbc <gpioObtainPinConfig>
                           &gpioPort, &gpioPin );

   ret_val = (bool_t) Chip_GPIO_ReadPortBit( LPC_GPIO_PORT, gpioPort, gpioPin );
1a001dee:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a001df2:	f89d 200b 	ldrb.w	r2, [sp, #11]
   return (bool) pGPIO->B[port][pin];
1a001df6:	015b      	lsls	r3, r3, #5
1a001df8:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001dfc:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a001e00:	5c98      	ldrb	r0, [r3, r2]

   return ret_val;
}
1a001e02:	3000      	adds	r0, #0
1a001e04:	bf18      	it	ne
1a001e06:	2001      	movne	r0, #1
1a001e08:	b005      	add	sp, #20
1a001e0a:	f85d fb04 	ldr.w	pc, [sp], #4

1a001e0e <gpioToggle>:
bool_t gpioToggle( gpioMap_t pin ){
1a001e0e:	b510      	push	{r4, lr}
1a001e10:	4604      	mov	r4, r0
   return gpioWrite( pin, !gpioRead(pin) );
1a001e12:	f7ff ffd2 	bl	1a001dba <gpioRead>
1a001e16:	fab0 f180 	clz	r1, r0
1a001e1a:	0949      	lsrs	r1, r1, #5
1a001e1c:	4620      	mov	r0, r4
1a001e1e:	f7ff ffa1 	bl	1a001d64 <gpioWrite>
}
1a001e22:	bd10      	pop	{r4, pc}

1a001e24 <tickConfig>:
/*==================[internal functions definition]==========================*/

/*==================[external functions definition]==========================*/

/* Tick rate configuration 1 to 50 ms */
bool_t tickConfig(tick_t tickRateMSvalue, sAPI_FuncPtr_t tickHook ) {
1a001e24:	b508      	push	{r3, lr}

   bool_t ret_val = 1;
   tick_t tickRateHz = 0;

   if( tickHook ){
1a001e26:	b112      	cbz	r2, 1a001e2e <tickConfig+0xa>
1a001e28:	4613      	mov	r3, r2
      tickHookFunction = tickHook;
1a001e2a:	4a17      	ldr	r2, [pc, #92]	; (1a001e88 <tickConfig+0x64>)
1a001e2c:	6013      	str	r3, [r2, #0]
   }

   if( (tickRateMSvalue >= 1) && (tickRateMSvalue <= 50) ){
1a001e2e:	f110 32ff 	adds.w	r2, r0, #4294967295
1a001e32:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001e36:	2b00      	cmp	r3, #0
1a001e38:	bf08      	it	eq
1a001e3a:	2a32      	cmpeq	r2, #50	; 0x32
1a001e3c:	d220      	bcs.n	1a001e80 <tickConfig+0x5c>
1a001e3e:	4602      	mov	r2, r0
1a001e40:	460b      	mov	r3, r1

		tickRateMS = tickRateMSvalue;
1a001e42:	4912      	ldr	r1, [pc, #72]	; (1a001e8c <tickConfig+0x68>)
1a001e44:	e9c1 2300 	strd	r2, r3, [r1]
      tickRateHz = 1000 => 1000 ticks per second =>  1 ms tick
      tickRateHz =  200 =>  200 ticks per second =>  5 ms tick
      tickRateHz =  100 =>  100 ticks per second => 10 ms tick
      tickRateHz =   20 =>   20 ticks per second => 50 ms tick
      */
      tickRateHz = 1000 / tickRateMSvalue;
1a001e48:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001e4c:	2100      	movs	r1, #0
1a001e4e:	f000 f91b 	bl	1a002088 <__aeabi_uldivmod>

      /* Init SysTick interrupt, tickRateHz ticks per second */
      SysTick_Config( SystemCoreClock / tickRateHz);
1a001e52:	4602      	mov	r2, r0
1a001e54:	460b      	mov	r3, r1
1a001e56:	490e      	ldr	r1, [pc, #56]	; (1a001e90 <tickConfig+0x6c>)
1a001e58:	6808      	ldr	r0, [r1, #0]
1a001e5a:	2100      	movs	r1, #0
1a001e5c:	f000 f914 	bl	1a002088 <__aeabi_uldivmod>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
1a001e60:	3801      	subs	r0, #1
1a001e62:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001e66:	d20d      	bcs.n	1a001e84 <tickConfig+0x60>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
1a001e68:	4b0a      	ldr	r3, [pc, #40]	; (1a001e94 <tickConfig+0x70>)
1a001e6a:	6058      	str	r0, [r3, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
1a001e6c:	21e0      	movs	r1, #224	; 0xe0
1a001e6e:	4a0a      	ldr	r2, [pc, #40]	; (1a001e98 <tickConfig+0x74>)
1a001e70:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
1a001e74:	2200      	movs	r2, #0
1a001e76:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
1a001e78:	2207      	movs	r2, #7
1a001e7a:	601a      	str	r2, [r3, #0]
   bool_t ret_val = 1;
1a001e7c:	2001      	movs	r0, #1
1a001e7e:	bd08      	pop	{r3, pc}
   }
   else{
      /* Error, tickRateMS variable not in range (1 <= tickRateMS <= 50) */
      ret_val = 0;
1a001e80:	2000      	movs	r0, #0
1a001e82:	bd08      	pop	{r3, pc}
   bool_t ret_val = 1;
1a001e84:	2001      	movs	r0, #1
   }

   return ret_val;
}
1a001e86:	bd08      	pop	{r3, pc}
1a001e88:	10000024 	.word	0x10000024
1a001e8c:	10000178 	.word	0x10000178
1a001e90:	1000016c 	.word	0x1000016c
1a001e94:	e000e010 	.word	0xe000e010
1a001e98:	e000ed00 	.word	0xe000ed00

1a001e9c <tickRead>:


/* Read Tick Counter */
tick_t tickRead( void ) {
   return tickCounter;
}
1a001e9c:	4b01      	ldr	r3, [pc, #4]	; (1a001ea4 <tickRead+0x8>)
1a001e9e:	e9d3 0100 	ldrd	r0, r1, [r3]
1a001ea2:	4770      	bx	lr
1a001ea4:	10000170 	.word	0x10000170

1a001ea8 <SysTick_Handler>:
/*==================[ISR external functions definition]======================*/

//__attribute__ ((section(".after_vectors")))

/* SysTick Timer ISR Handler */
void SysTick_Handler(void) {
1a001ea8:	b508      	push	{r3, lr}
   tickCounter++;
1a001eaa:	4906      	ldr	r1, [pc, #24]	; (1a001ec4 <SysTick_Handler+0x1c>)
1a001eac:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001eb0:	3201      	adds	r2, #1
1a001eb2:	f143 0300 	adc.w	r3, r3, #0
1a001eb6:	e9c1 2300 	strd	r2, r3, [r1]

	/* Execute Tick Hook function */
	(* tickHookFunction )( 0 );
1a001eba:	4b03      	ldr	r3, [pc, #12]	; (1a001ec8 <SysTick_Handler+0x20>)
1a001ebc:	681b      	ldr	r3, [r3, #0]
1a001ebe:	2000      	movs	r0, #0
1a001ec0:	4798      	blx	r3
1a001ec2:	bd08      	pop	{r3, pc}
1a001ec4:	10000170 	.word	0x10000170
1a001ec8:	10000024 	.word	0x10000024

1a001ecc <errorOcurred>:
/*==================[internal functions definition]==========================*/

/* Causes:
 * User forgot to initialize the functions for the compare match interrupt on Timer_init call
 */
static void errorOcurred(void){
1a001ecc:	e7fe      	b.n	1a001ecc <errorOcurred>

1a001ece <doNothing>:
   while(1);
}

static void doNothing(void){
1a001ece:	4770      	bx	lr

1a001ed0 <TIMER0_IRQHandler>:
/*==================[ISR external functions definition]======================*/
/*
 * @Brief:   Executes the functions passed by parameter in the Timer_init,
 *   at the chosen frequencies
 */
void TIMER0_IRQHandler(void){
1a001ed0:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001ed2:	2400      	movs	r4, #0
1a001ed4:	e001      	b.n	1a001eda <TIMER0_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001ed6:	3401      	adds	r4, #1
1a001ed8:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001eda:	2c03      	cmp	r4, #3
1a001edc:	d812      	bhi.n	1a001f04 <TIMER0_IRQHandler+0x34>
      if( Chip_TIMER_MatchPending(LPC_TIMER0, compareMatchNumber) ){
1a001ede:	b265      	sxtb	r5, r4
 * @note   Determine if the match interrupt for the passed timer and match
 * counter is pending.
 */
STATIC INLINE bool Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001ee0:	4b09      	ldr	r3, [pc, #36]	; (1a001f08 <TIMER0_IRQHandler+0x38>)
1a001ee2:	681a      	ldr	r2, [r3, #0]
1a001ee4:	f004 010f 	and.w	r1, r4, #15
1a001ee8:	2301      	movs	r3, #1
1a001eea:	408b      	lsls	r3, r1
1a001eec:	421a      	tst	r2, r3
1a001eee:	d0f2      	beq.n	1a001ed6 <TIMER0_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER0].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001ef0:	4b06      	ldr	r3, [pc, #24]	; (1a001f0c <TIMER0_IRQHandler+0x3c>)
1a001ef2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a001ef6:	4798      	blx	r3
 * @return Nothing
 * @note   Clears a pending timer match interrupt.
 */
STATIC INLINE void Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)
{
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001ef8:	2301      	movs	r3, #1
1a001efa:	fa03 f505 	lsl.w	r5, r3, r5
1a001efe:	4b02      	ldr	r3, [pc, #8]	; (1a001f08 <TIMER0_IRQHandler+0x38>)
1a001f00:	601d      	str	r5, [r3, #0]
1a001f02:	e7e8      	b.n	1a001ed6 <TIMER0_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER0, compareMatchNumber);
      }
   }
}
1a001f04:	bd38      	pop	{r3, r4, r5, pc}
1a001f06:	bf00      	nop
1a001f08:	40084000 	.word	0x40084000
1a001f0c:	10000028 	.word	0x10000028

1a001f10 <TIMER1_IRQHandler>:

void TIMER1_IRQHandler( void ){
1a001f10:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f12:	2400      	movs	r4, #0
1a001f14:	e001      	b.n	1a001f1a <TIMER1_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001f16:	3401      	adds	r4, #1
1a001f18:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f1a:	2c03      	cmp	r4, #3
1a001f1c:	d813      	bhi.n	1a001f46 <TIMER1_IRQHandler+0x36>
      if( Chip_TIMER_MatchPending(LPC_TIMER1, compareMatchNumber) ){
1a001f1e:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001f20:	4b09      	ldr	r3, [pc, #36]	; (1a001f48 <TIMER1_IRQHandler+0x38>)
1a001f22:	681a      	ldr	r2, [r3, #0]
1a001f24:	f004 010f 	and.w	r1, r4, #15
1a001f28:	2301      	movs	r3, #1
1a001f2a:	408b      	lsls	r3, r1
1a001f2c:	421a      	tst	r2, r3
1a001f2e:	d0f2      	beq.n	1a001f16 <TIMER1_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER1].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001f30:	1d23      	adds	r3, r4, #4
1a001f32:	4a06      	ldr	r2, [pc, #24]	; (1a001f4c <TIMER1_IRQHandler+0x3c>)
1a001f34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001f38:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001f3a:	2301      	movs	r3, #1
1a001f3c:	fa03 f505 	lsl.w	r5, r3, r5
1a001f40:	4b01      	ldr	r3, [pc, #4]	; (1a001f48 <TIMER1_IRQHandler+0x38>)
1a001f42:	601d      	str	r5, [r3, #0]
1a001f44:	e7e7      	b.n	1a001f16 <TIMER1_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER1, compareMatchNumber);
      }
   }
}
1a001f46:	bd38      	pop	{r3, r4, r5, pc}
1a001f48:	40085000 	.word	0x40085000
1a001f4c:	10000028 	.word	0x10000028

1a001f50 <TIMER2_IRQHandler>:

void TIMER2_IRQHandler( void ){
1a001f50:	b538      	push	{r3, r4, r5, lr}
   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f52:	2400      	movs	r4, #0
1a001f54:	e001      	b.n	1a001f5a <TIMER2_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001f56:	3401      	adds	r4, #1
1a001f58:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f5a:	2c03      	cmp	r4, #3
1a001f5c:	d814      	bhi.n	1a001f88 <TIMER2_IRQHandler+0x38>
      if( Chip_TIMER_MatchPending(LPC_TIMER2, compareMatchNumber) ){
1a001f5e:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001f60:	4b0a      	ldr	r3, [pc, #40]	; (1a001f8c <TIMER2_IRQHandler+0x3c>)
1a001f62:	681a      	ldr	r2, [r3, #0]
1a001f64:	f004 010f 	and.w	r1, r4, #15
1a001f68:	2301      	movs	r3, #1
1a001f6a:	408b      	lsls	r3, r1
1a001f6c:	421a      	tst	r2, r3
1a001f6e:	d0f2      	beq.n	1a001f56 <TIMER2_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER2].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001f70:	f104 0308 	add.w	r3, r4, #8
1a001f74:	4a06      	ldr	r2, [pc, #24]	; (1a001f90 <TIMER2_IRQHandler+0x40>)
1a001f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001f7a:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001f7c:	2301      	movs	r3, #1
1a001f7e:	fa03 f505 	lsl.w	r5, r3, r5
1a001f82:	4b02      	ldr	r3, [pc, #8]	; (1a001f8c <TIMER2_IRQHandler+0x3c>)
1a001f84:	601d      	str	r5, [r3, #0]
1a001f86:	e7e6      	b.n	1a001f56 <TIMER2_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER2, compareMatchNumber);
      }
   }
}
1a001f88:	bd38      	pop	{r3, r4, r5, pc}
1a001f8a:	bf00      	nop
1a001f8c:	400c3000 	.word	0x400c3000
1a001f90:	10000028 	.word	0x10000028

1a001f94 <TIMER3_IRQHandler>:

/*fixme __attribute__ ((section(".after_vectors")))*/
void TIMER3_IRQHandler( void ){
1a001f94:	b538      	push	{r3, r4, r5, lr}

   uint8_t compareMatchNumber = 0;

   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f96:	2400      	movs	r4, #0
1a001f98:	e001      	b.n	1a001f9e <TIMER3_IRQHandler+0xa>
        compareMatchNumber <= TIMERCOMPAREMATCH3;
        compareMatchNumber++ ){
1a001f9a:	3401      	adds	r4, #1
1a001f9c:	b2e4      	uxtb	r4, r4
   for( compareMatchNumber = TIMERCOMPAREMATCH0;
1a001f9e:	2c03      	cmp	r4, #3
1a001fa0:	d814      	bhi.n	1a001fcc <TIMER3_IRQHandler+0x38>
      if (Chip_TIMER_MatchPending(LPC_TIMER3, compareMatchNumber)){
1a001fa2:	b265      	sxtb	r5, r4
   return (bool) ((pTMR->IR & TIMER_MATCH_INT(matchnum)) != 0);
1a001fa4:	4b0a      	ldr	r3, [pc, #40]	; (1a001fd0 <TIMER3_IRQHandler+0x3c>)
1a001fa6:	681a      	ldr	r2, [r3, #0]
1a001fa8:	f004 010f 	and.w	r1, r4, #15
1a001fac:	2301      	movs	r3, #1
1a001fae:	408b      	lsls	r3, r1
1a001fb0:	421a      	tst	r2, r3
1a001fb2:	d0f2      	beq.n	1a001f9a <TIMER3_IRQHandler+0x6>
         /*Run the functions saved in the timer dynamic data structure*/
         (*timer_dd[TIMER3].timerCompareMatchFunctionPointer[compareMatchNumber])();
1a001fb4:	f104 030c 	add.w	r3, r4, #12
1a001fb8:	4a06      	ldr	r2, [pc, #24]	; (1a001fd4 <TIMER3_IRQHandler+0x40>)
1a001fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a001fbe:	4798      	blx	r3
   pTMR->IR = TIMER_IR_CLR(matchnum);
1a001fc0:	2301      	movs	r3, #1
1a001fc2:	fa03 f505 	lsl.w	r5, r3, r5
1a001fc6:	4b02      	ldr	r3, [pc, #8]	; (1a001fd0 <TIMER3_IRQHandler+0x3c>)
1a001fc8:	601d      	str	r5, [r3, #0]
1a001fca:	e7e6      	b.n	1a001f9a <TIMER3_IRQHandler+0x6>
         Chip_TIMER_ClearMatch(LPC_TIMER3, compareMatchNumber);
      }
   }
}
1a001fcc:	bd38      	pop	{r3, r4, r5, pc}
1a001fce:	bf00      	nop
1a001fd0:	400c4000 	.word	0x400c4000
1a001fd4:	10000028 	.word	0x10000028

1a001fd8 <uartConfig>:
void uartConfig( uartMap_t uart, uint32_t baudRate ){
1a001fd8:	b538      	push	{r3, r4, r5, lr}
1a001fda:	460c      	mov	r4, r1
   switch(uart){
1a001fdc:	b110      	cbz	r0, 1a001fe4 <uartConfig+0xc>
1a001fde:	2801      	cmp	r0, #1
1a001fe0:	d013      	beq.n	1a00200a <uartConfig+0x32>
1a001fe2:	bd38      	pop	{r3, r4, r5, pc}
      Chip_UART_Init(UART_USB_LPC);
1a001fe4:	4d12      	ldr	r5, [pc, #72]	; (1a002030 <uartConfig+0x58>)
1a001fe6:	4628      	mov	r0, r5
1a001fe8:	f7ff fb74 	bl	1a0016d4 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_USB_LPC, baudRate);  /* Set Baud rate */
1a001fec:	4621      	mov	r1, r4
1a001fee:	4628      	mov	r0, r5
1a001ff0:	f7ff fb9a 	bl	1a001728 <Chip_UART_SetBaud>
   pUART->FCR = fcr;
1a001ff4:	2301      	movs	r3, #1
1a001ff6:	60ab      	str	r3, [r5, #8]
    pUART->TER2 = UART_TER2_TXEN;
1a001ff8:	65eb      	str	r3, [r5, #92]	; 0x5c
1a001ffa:	4b0e      	ldr	r3, [pc, #56]	; (1a002034 <uartConfig+0x5c>)
1a001ffc:	221e      	movs	r2, #30
1a001ffe:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a002002:	22d6      	movs	r2, #214	; 0xd6
1a002004:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a002008:	bd38      	pop	{r3, r4, r5, pc}
      Chip_UART_Init(UART_232_LPC);
1a00200a:	4d0b      	ldr	r5, [pc, #44]	; (1a002038 <uartConfig+0x60>)
1a00200c:	4628      	mov	r0, r5
1a00200e:	f7ff fb61 	bl	1a0016d4 <Chip_UART_Init>
      Chip_UART_SetBaud(UART_232_LPC, baudRate);  /* Set Baud rate */
1a002012:	4621      	mov	r1, r4
1a002014:	4628      	mov	r0, r5
1a002016:	f7ff fb87 	bl	1a001728 <Chip_UART_SetBaud>
   pUART->FCR = fcr;
1a00201a:	2301      	movs	r3, #1
1a00201c:	60ab      	str	r3, [r5, #8]
    pUART->TER2 = UART_TER2_TXEN;
1a00201e:	65eb      	str	r3, [r5, #92]	; 0x5c
1a002020:	4b04      	ldr	r3, [pc, #16]	; (1a002034 <uartConfig+0x5c>)
1a002022:	221a      	movs	r2, #26
1a002024:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a002028:	22d2      	movs	r2, #210	; 0xd2
1a00202a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a00202e:	bd38      	pop	{r3, r4, r5, pc}
1a002030:	400c1000 	.word	0x400c1000
1a002034:	40086000 	.word	0x40086000
1a002038:	400c2000 	.word	0x400c2000

1a00203c <uartWriteByte>:
   switch(uart){
1a00203c:	b110      	cbz	r0, 1a002044 <uartWriteByte+0x8>
1a00203e:	2801      	cmp	r0, #1
1a002040:	d008      	beq.n	1a002054 <uartWriteByte+0x18>
1a002042:	4770      	bx	lr
 * @note   Mask bits of the returned status value with UART_LSR_*
 *         definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
   return pUART->LSR;
1a002044:	4b07      	ldr	r3, [pc, #28]	; (1a002064 <uartWriteByte+0x28>)
1a002046:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_USB_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a002048:	f013 0f20 	tst.w	r3, #32
1a00204c:	d0fa      	beq.n	1a002044 <uartWriteByte+0x8>
   pUART->THR = (uint32_t) data;
1a00204e:	4b05      	ldr	r3, [pc, #20]	; (1a002064 <uartWriteByte+0x28>)
1a002050:	6019      	str	r1, [r3, #0]
1a002052:	4770      	bx	lr
   return pUART->LSR;
1a002054:	4b04      	ldr	r3, [pc, #16]	; (1a002068 <uartWriteByte+0x2c>)
1a002056:	695b      	ldr	r3, [r3, #20]
      while ((Chip_UART_ReadLineStatus(UART_232_LPC) & UART_LSR_THRE) == 0) {}   // Wait for space in FIFO
1a002058:	f013 0f20 	tst.w	r3, #32
1a00205c:	d0fa      	beq.n	1a002054 <uartWriteByte+0x18>
   pUART->THR = (uint32_t) data;
1a00205e:	4b02      	ldr	r3, [pc, #8]	; (1a002068 <uartWriteByte+0x2c>)
1a002060:	6019      	str	r1, [r3, #0]
1a002062:	4770      	bx	lr
1a002064:	400c1000 	.word	0x400c1000
1a002068:	400c2000 	.word	0x400c2000

1a00206c <uartWriteString>:
void uartWriteString( uartMap_t uart, char* str ){
1a00206c:	b538      	push	{r3, r4, r5, lr}
1a00206e:	4605      	mov	r5, r0
1a002070:	460c      	mov	r4, r1
   while(*str != 0){
1a002072:	e003      	b.n	1a00207c <uartWriteString+0x10>
	  uartWriteByte( uart, (uint8_t)*str );
1a002074:	4628      	mov	r0, r5
1a002076:	f7ff ffe1 	bl	1a00203c <uartWriteByte>
	  str++;
1a00207a:	3401      	adds	r4, #1
   while(*str != 0){
1a00207c:	7821      	ldrb	r1, [r4, #0]
1a00207e:	2900      	cmp	r1, #0
1a002080:	d1f8      	bne.n	1a002074 <uartWriteString+0x8>
}
1a002082:	bd38      	pop	{r3, r4, r5, pc}

1a002084 <UART2_IRQHandler>:
}

/* 0x2a 0x000000A8 - Handler for ISR UART2 (IRQ 26) */
void UART2_IRQHandler(void){
1a002084:	4770      	bx	lr

1a002086 <UART3_IRQHandler>:
}

/* 0x2b 0x000000AC - Handler for ISR UART3 (IRQ 27) */
void UART3_IRQHandler(void){
1a002086:	4770      	bx	lr

1a002088 <__aeabi_uldivmod>:
1a002088:	b953      	cbnz	r3, 1a0020a0 <__aeabi_uldivmod+0x18>
1a00208a:	b94a      	cbnz	r2, 1a0020a0 <__aeabi_uldivmod+0x18>
1a00208c:	2900      	cmp	r1, #0
1a00208e:	bf08      	it	eq
1a002090:	2800      	cmpeq	r0, #0
1a002092:	bf1c      	itt	ne
1a002094:	f04f 31ff 	movne.w	r1, #4294967295
1a002098:	f04f 30ff 	movne.w	r0, #4294967295
1a00209c:	f000 b97a 	b.w	1a002394 <__aeabi_idiv0>
1a0020a0:	f1ad 0c08 	sub.w	ip, sp, #8
1a0020a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0020a8:	f000 f806 	bl	1a0020b8 <__udivmoddi4>
1a0020ac:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0020b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0020b4:	b004      	add	sp, #16
1a0020b6:	4770      	bx	lr

1a0020b8 <__udivmoddi4>:
1a0020b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0020bc:	468c      	mov	ip, r1
1a0020be:	460d      	mov	r5, r1
1a0020c0:	4604      	mov	r4, r0
1a0020c2:	9e08      	ldr	r6, [sp, #32]
1a0020c4:	2b00      	cmp	r3, #0
1a0020c6:	d151      	bne.n	1a00216c <__udivmoddi4+0xb4>
1a0020c8:	428a      	cmp	r2, r1
1a0020ca:	4617      	mov	r7, r2
1a0020cc:	d96d      	bls.n	1a0021aa <__udivmoddi4+0xf2>
1a0020ce:	fab2 fe82 	clz	lr, r2
1a0020d2:	f1be 0f00 	cmp.w	lr, #0
1a0020d6:	d00b      	beq.n	1a0020f0 <__udivmoddi4+0x38>
1a0020d8:	f1ce 0c20 	rsb	ip, lr, #32
1a0020dc:	fa01 f50e 	lsl.w	r5, r1, lr
1a0020e0:	fa20 fc0c 	lsr.w	ip, r0, ip
1a0020e4:	fa02 f70e 	lsl.w	r7, r2, lr
1a0020e8:	ea4c 0c05 	orr.w	ip, ip, r5
1a0020ec:	fa00 f40e 	lsl.w	r4, r0, lr
1a0020f0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
1a0020f4:	0c25      	lsrs	r5, r4, #16
1a0020f6:	fbbc f8fa 	udiv	r8, ip, sl
1a0020fa:	fa1f f987 	uxth.w	r9, r7
1a0020fe:	fb0a cc18 	mls	ip, sl, r8, ip
1a002102:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
1a002106:	fb08 f309 	mul.w	r3, r8, r9
1a00210a:	42ab      	cmp	r3, r5
1a00210c:	d90a      	bls.n	1a002124 <__udivmoddi4+0x6c>
1a00210e:	19ed      	adds	r5, r5, r7
1a002110:	f108 32ff 	add.w	r2, r8, #4294967295
1a002114:	f080 8123 	bcs.w	1a00235e <__udivmoddi4+0x2a6>
1a002118:	42ab      	cmp	r3, r5
1a00211a:	f240 8120 	bls.w	1a00235e <__udivmoddi4+0x2a6>
1a00211e:	f1a8 0802 	sub.w	r8, r8, #2
1a002122:	443d      	add	r5, r7
1a002124:	1aed      	subs	r5, r5, r3
1a002126:	b2a4      	uxth	r4, r4
1a002128:	fbb5 f0fa 	udiv	r0, r5, sl
1a00212c:	fb0a 5510 	mls	r5, sl, r0, r5
1a002130:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
1a002134:	fb00 f909 	mul.w	r9, r0, r9
1a002138:	45a1      	cmp	r9, r4
1a00213a:	d909      	bls.n	1a002150 <__udivmoddi4+0x98>
1a00213c:	19e4      	adds	r4, r4, r7
1a00213e:	f100 33ff 	add.w	r3, r0, #4294967295
1a002142:	f080 810a 	bcs.w	1a00235a <__udivmoddi4+0x2a2>
1a002146:	45a1      	cmp	r9, r4
1a002148:	f240 8107 	bls.w	1a00235a <__udivmoddi4+0x2a2>
1a00214c:	3802      	subs	r0, #2
1a00214e:	443c      	add	r4, r7
1a002150:	eba4 0409 	sub.w	r4, r4, r9
1a002154:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a002158:	2100      	movs	r1, #0
1a00215a:	2e00      	cmp	r6, #0
1a00215c:	d061      	beq.n	1a002222 <__udivmoddi4+0x16a>
1a00215e:	fa24 f40e 	lsr.w	r4, r4, lr
1a002162:	2300      	movs	r3, #0
1a002164:	6034      	str	r4, [r6, #0]
1a002166:	6073      	str	r3, [r6, #4]
1a002168:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00216c:	428b      	cmp	r3, r1
1a00216e:	d907      	bls.n	1a002180 <__udivmoddi4+0xc8>
1a002170:	2e00      	cmp	r6, #0
1a002172:	d054      	beq.n	1a00221e <__udivmoddi4+0x166>
1a002174:	2100      	movs	r1, #0
1a002176:	e886 0021 	stmia.w	r6, {r0, r5}
1a00217a:	4608      	mov	r0, r1
1a00217c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002180:	fab3 f183 	clz	r1, r3
1a002184:	2900      	cmp	r1, #0
1a002186:	f040 808e 	bne.w	1a0022a6 <__udivmoddi4+0x1ee>
1a00218a:	42ab      	cmp	r3, r5
1a00218c:	d302      	bcc.n	1a002194 <__udivmoddi4+0xdc>
1a00218e:	4282      	cmp	r2, r0
1a002190:	f200 80fa 	bhi.w	1a002388 <__udivmoddi4+0x2d0>
1a002194:	1a84      	subs	r4, r0, r2
1a002196:	eb65 0503 	sbc.w	r5, r5, r3
1a00219a:	2001      	movs	r0, #1
1a00219c:	46ac      	mov	ip, r5
1a00219e:	2e00      	cmp	r6, #0
1a0021a0:	d03f      	beq.n	1a002222 <__udivmoddi4+0x16a>
1a0021a2:	e886 1010 	stmia.w	r6, {r4, ip}
1a0021a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0021aa:	b912      	cbnz	r2, 1a0021b2 <__udivmoddi4+0xfa>
1a0021ac:	2701      	movs	r7, #1
1a0021ae:	fbb7 f7f2 	udiv	r7, r7, r2
1a0021b2:	fab7 fe87 	clz	lr, r7
1a0021b6:	f1be 0f00 	cmp.w	lr, #0
1a0021ba:	d134      	bne.n	1a002226 <__udivmoddi4+0x16e>
1a0021bc:	1beb      	subs	r3, r5, r7
1a0021be:	0c3a      	lsrs	r2, r7, #16
1a0021c0:	fa1f fc87 	uxth.w	ip, r7
1a0021c4:	2101      	movs	r1, #1
1a0021c6:	fbb3 f8f2 	udiv	r8, r3, r2
1a0021ca:	0c25      	lsrs	r5, r4, #16
1a0021cc:	fb02 3318 	mls	r3, r2, r8, r3
1a0021d0:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a0021d4:	fb0c f308 	mul.w	r3, ip, r8
1a0021d8:	42ab      	cmp	r3, r5
1a0021da:	d907      	bls.n	1a0021ec <__udivmoddi4+0x134>
1a0021dc:	19ed      	adds	r5, r5, r7
1a0021de:	f108 30ff 	add.w	r0, r8, #4294967295
1a0021e2:	d202      	bcs.n	1a0021ea <__udivmoddi4+0x132>
1a0021e4:	42ab      	cmp	r3, r5
1a0021e6:	f200 80d1 	bhi.w	1a00238c <__udivmoddi4+0x2d4>
1a0021ea:	4680      	mov	r8, r0
1a0021ec:	1aed      	subs	r5, r5, r3
1a0021ee:	b2a3      	uxth	r3, r4
1a0021f0:	fbb5 f0f2 	udiv	r0, r5, r2
1a0021f4:	fb02 5510 	mls	r5, r2, r0, r5
1a0021f8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
1a0021fc:	fb0c fc00 	mul.w	ip, ip, r0
1a002200:	45a4      	cmp	ip, r4
1a002202:	d907      	bls.n	1a002214 <__udivmoddi4+0x15c>
1a002204:	19e4      	adds	r4, r4, r7
1a002206:	f100 33ff 	add.w	r3, r0, #4294967295
1a00220a:	d202      	bcs.n	1a002212 <__udivmoddi4+0x15a>
1a00220c:	45a4      	cmp	ip, r4
1a00220e:	f200 80b8 	bhi.w	1a002382 <__udivmoddi4+0x2ca>
1a002212:	4618      	mov	r0, r3
1a002214:	eba4 040c 	sub.w	r4, r4, ip
1a002218:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
1a00221c:	e79d      	b.n	1a00215a <__udivmoddi4+0xa2>
1a00221e:	4631      	mov	r1, r6
1a002220:	4630      	mov	r0, r6
1a002222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002226:	f1ce 0420 	rsb	r4, lr, #32
1a00222a:	fa05 f30e 	lsl.w	r3, r5, lr
1a00222e:	fa07 f70e 	lsl.w	r7, r7, lr
1a002232:	fa20 f804 	lsr.w	r8, r0, r4
1a002236:	0c3a      	lsrs	r2, r7, #16
1a002238:	fa25 f404 	lsr.w	r4, r5, r4
1a00223c:	ea48 0803 	orr.w	r8, r8, r3
1a002240:	fbb4 f1f2 	udiv	r1, r4, r2
1a002244:	ea4f 4518 	mov.w	r5, r8, lsr #16
1a002248:	fb02 4411 	mls	r4, r2, r1, r4
1a00224c:	fa1f fc87 	uxth.w	ip, r7
1a002250:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
1a002254:	fb01 f30c 	mul.w	r3, r1, ip
1a002258:	42ab      	cmp	r3, r5
1a00225a:	fa00 f40e 	lsl.w	r4, r0, lr
1a00225e:	d909      	bls.n	1a002274 <__udivmoddi4+0x1bc>
1a002260:	19ed      	adds	r5, r5, r7
1a002262:	f101 30ff 	add.w	r0, r1, #4294967295
1a002266:	f080 808a 	bcs.w	1a00237e <__udivmoddi4+0x2c6>
1a00226a:	42ab      	cmp	r3, r5
1a00226c:	f240 8087 	bls.w	1a00237e <__udivmoddi4+0x2c6>
1a002270:	3902      	subs	r1, #2
1a002272:	443d      	add	r5, r7
1a002274:	1aeb      	subs	r3, r5, r3
1a002276:	fa1f f588 	uxth.w	r5, r8
1a00227a:	fbb3 f0f2 	udiv	r0, r3, r2
1a00227e:	fb02 3310 	mls	r3, r2, r0, r3
1a002282:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
1a002286:	fb00 f30c 	mul.w	r3, r0, ip
1a00228a:	42ab      	cmp	r3, r5
1a00228c:	d907      	bls.n	1a00229e <__udivmoddi4+0x1e6>
1a00228e:	19ed      	adds	r5, r5, r7
1a002290:	f100 38ff 	add.w	r8, r0, #4294967295
1a002294:	d26f      	bcs.n	1a002376 <__udivmoddi4+0x2be>
1a002296:	42ab      	cmp	r3, r5
1a002298:	d96d      	bls.n	1a002376 <__udivmoddi4+0x2be>
1a00229a:	3802      	subs	r0, #2
1a00229c:	443d      	add	r5, r7
1a00229e:	1aeb      	subs	r3, r5, r3
1a0022a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
1a0022a4:	e78f      	b.n	1a0021c6 <__udivmoddi4+0x10e>
1a0022a6:	f1c1 0720 	rsb	r7, r1, #32
1a0022aa:	fa22 f807 	lsr.w	r8, r2, r7
1a0022ae:	408b      	lsls	r3, r1
1a0022b0:	fa05 f401 	lsl.w	r4, r5, r1
1a0022b4:	ea48 0303 	orr.w	r3, r8, r3
1a0022b8:	fa20 fe07 	lsr.w	lr, r0, r7
1a0022bc:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a0022c0:	40fd      	lsrs	r5, r7
1a0022c2:	ea4e 0e04 	orr.w	lr, lr, r4
1a0022c6:	fbb5 f9fc 	udiv	r9, r5, ip
1a0022ca:	ea4f 441e 	mov.w	r4, lr, lsr #16
1a0022ce:	fb0c 5519 	mls	r5, ip, r9, r5
1a0022d2:	fa1f f883 	uxth.w	r8, r3
1a0022d6:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
1a0022da:	fb09 f408 	mul.w	r4, r9, r8
1a0022de:	42ac      	cmp	r4, r5
1a0022e0:	fa02 f201 	lsl.w	r2, r2, r1
1a0022e4:	fa00 fa01 	lsl.w	sl, r0, r1
1a0022e8:	d908      	bls.n	1a0022fc <__udivmoddi4+0x244>
1a0022ea:	18ed      	adds	r5, r5, r3
1a0022ec:	f109 30ff 	add.w	r0, r9, #4294967295
1a0022f0:	d243      	bcs.n	1a00237a <__udivmoddi4+0x2c2>
1a0022f2:	42ac      	cmp	r4, r5
1a0022f4:	d941      	bls.n	1a00237a <__udivmoddi4+0x2c2>
1a0022f6:	f1a9 0902 	sub.w	r9, r9, #2
1a0022fa:	441d      	add	r5, r3
1a0022fc:	1b2d      	subs	r5, r5, r4
1a0022fe:	fa1f fe8e 	uxth.w	lr, lr
1a002302:	fbb5 f0fc 	udiv	r0, r5, ip
1a002306:	fb0c 5510 	mls	r5, ip, r0, r5
1a00230a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
1a00230e:	fb00 f808 	mul.w	r8, r0, r8
1a002312:	45a0      	cmp	r8, r4
1a002314:	d907      	bls.n	1a002326 <__udivmoddi4+0x26e>
1a002316:	18e4      	adds	r4, r4, r3
1a002318:	f100 35ff 	add.w	r5, r0, #4294967295
1a00231c:	d229      	bcs.n	1a002372 <__udivmoddi4+0x2ba>
1a00231e:	45a0      	cmp	r8, r4
1a002320:	d927      	bls.n	1a002372 <__udivmoddi4+0x2ba>
1a002322:	3802      	subs	r0, #2
1a002324:	441c      	add	r4, r3
1a002326:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a00232a:	eba4 0408 	sub.w	r4, r4, r8
1a00232e:	fba0 8902 	umull	r8, r9, r0, r2
1a002332:	454c      	cmp	r4, r9
1a002334:	46c6      	mov	lr, r8
1a002336:	464d      	mov	r5, r9
1a002338:	d315      	bcc.n	1a002366 <__udivmoddi4+0x2ae>
1a00233a:	d012      	beq.n	1a002362 <__udivmoddi4+0x2aa>
1a00233c:	b156      	cbz	r6, 1a002354 <__udivmoddi4+0x29c>
1a00233e:	ebba 030e 	subs.w	r3, sl, lr
1a002342:	eb64 0405 	sbc.w	r4, r4, r5
1a002346:	fa04 f707 	lsl.w	r7, r4, r7
1a00234a:	40cb      	lsrs	r3, r1
1a00234c:	431f      	orrs	r7, r3
1a00234e:	40cc      	lsrs	r4, r1
1a002350:	6037      	str	r7, [r6, #0]
1a002352:	6074      	str	r4, [r6, #4]
1a002354:	2100      	movs	r1, #0
1a002356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00235a:	4618      	mov	r0, r3
1a00235c:	e6f8      	b.n	1a002150 <__udivmoddi4+0x98>
1a00235e:	4690      	mov	r8, r2
1a002360:	e6e0      	b.n	1a002124 <__udivmoddi4+0x6c>
1a002362:	45c2      	cmp	sl, r8
1a002364:	d2ea      	bcs.n	1a00233c <__udivmoddi4+0x284>
1a002366:	ebb8 0e02 	subs.w	lr, r8, r2
1a00236a:	eb69 0503 	sbc.w	r5, r9, r3
1a00236e:	3801      	subs	r0, #1
1a002370:	e7e4      	b.n	1a00233c <__udivmoddi4+0x284>
1a002372:	4628      	mov	r0, r5
1a002374:	e7d7      	b.n	1a002326 <__udivmoddi4+0x26e>
1a002376:	4640      	mov	r0, r8
1a002378:	e791      	b.n	1a00229e <__udivmoddi4+0x1e6>
1a00237a:	4681      	mov	r9, r0
1a00237c:	e7be      	b.n	1a0022fc <__udivmoddi4+0x244>
1a00237e:	4601      	mov	r1, r0
1a002380:	e778      	b.n	1a002274 <__udivmoddi4+0x1bc>
1a002382:	3802      	subs	r0, #2
1a002384:	443c      	add	r4, r7
1a002386:	e745      	b.n	1a002214 <__udivmoddi4+0x15c>
1a002388:	4608      	mov	r0, r1
1a00238a:	e708      	b.n	1a00219e <__udivmoddi4+0xe6>
1a00238c:	f1a8 0802 	sub.w	r8, r8, #2
1a002390:	443d      	add	r5, r7
1a002392:	e72b      	b.n	1a0021ec <__udivmoddi4+0x134>

1a002394 <__aeabi_idiv0>:
1a002394:	4770      	bx	lr
1a002396:	bf00      	nop

1a002398 <memset>:
1a002398:	4402      	add	r2, r0
1a00239a:	4603      	mov	r3, r0
1a00239c:	4293      	cmp	r3, r2
1a00239e:	d100      	bne.n	1a0023a2 <memset+0xa>
1a0023a0:	4770      	bx	lr
1a0023a2:	f803 1b01 	strb.w	r1, [r3], #1
1a0023a6:	e7f9      	b.n	1a00239c <memset+0x4>

1a0023a8 <pinesTeclado>:
1a0023a8:	0001 0002 0003 0041 0004 0005 0006 0042     ......A.......B.
1a0023b8:	0007 0008 0009 0043 002a 0000 0023 0044     ......C.*...#.D.
1a0023c8:	5b1b 4a32 5b1b 0048 6c61 616d 6563 616e     .[2J.[H.almacena
1a0023d8:	5072 7369 736f 305b 205d 203d 0000 0000     rPisos[0] = ....
1a0023e8:	6c61 616d 6563 616e 5072 7369 736f 315b     almacenarPisos[1
1a0023f8:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a002408:	5072 7369 736f 325b 205d 203d 0000 0000     rPisos[2] = ....
1a002418:	6c61 616d 6563 616e 5072 7369 736f 335b     almacenarPisos[3
1a002428:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a002438:	5072 7369 736f 345b 205d 203d 0000 0000     rPisos[4] = ....
1a002448:	6c61 616d 6563 616e 5072 7369 736f 355b     almacenarPisos[5
1a002458:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a002468:	5072 7369 736f 365b 205d 203d 0000 0000     rPisos[6] = ....
1a002478:	6c61 616d 6563 616e 5072 7369 736f 375b     almacenarPisos[7
1a002488:	205d 203d 0000 0000 6c61 616d 6563 616e     ] = ....almacena
1a002498:	5072 7369 736f 385b 205d 203d 0000 0000     rPisos[8] = ....
1a0024a8:	6c61 616d 6563 616e 5072 7369 736f 395b     almacenarPisos[9
1a0024b8:	205d 203d 0000 0000 6142 646e 7265 2061     ] = ....Bandera 
1a0024c8:	6150 6f73 2073 203d 0000 0000 6e49 6964     Pasos = ....Indi
1a0024d8:	6563 6554 6c63 5061 6572 6973 6e6f 6461     ceTeclaPresionad
1a0024e8:	2061 203d 0000 0000 7250 6d69 7265 6944     a = ....PrimerDi
1a0024f8:	6967 6f74 3d20 0020 6553 7567 646e 446f     gito = .SegundoD
1a002508:	6769 7469 206f 203d 0000 0000 6e49 6964     igito = ....Indi
1a002518:	6563 3d20 0020 0000 6970 6564 754e 7665     ce = ...pideNuev
1a002528:	506f 7369 206f 203d 0000 0000 6950 6f73     oPiso = ....Piso
1a002538:	4420 7365 6974 6f6e 3d20 0020 6950 6f73      Destino = .Piso
1a002548:	4120 7463 6175 206c 203d 0000 7365 6174      Actual = ..esta
1a002558:	6f64 6341 7574 6c61 7341 2063 203d 0000     doActualAsc = ..
1a002568:	6e45 5020 616c 746e 2061 6142 616a 0a0d     En Planta Baja..
1a002578:	0000 0000 7553 6962 6e65 6f64 0a0d 0000     ....Subiendo....
1a002588:	6142 616a 646e 0d6f 000a 0000 6150 6172     Bajando.....Para
1a002598:	6f64 0a0d 0000 0000 6559 646e 206f 2061     do......Yendo a 
1a0025a8:	6c50 6e61 6174 4220 6a61 0d61 000a 0000     Planta Baja.....
1a0025b8:	6f4d 6f64 4320 6e6f 6966 7567 6172 6963     Modo Configuraci
1a0025c8:	6e6f 0a0d 0000 0000 7365 6174 6f64 6341     on......estadoAc
1a0025d8:	7574 6c61 7550 7265 6174 3d20 0020 0000     tualPuerta = ...
1a0025e8:	7550 7265 6174 2073 6543 7272 6461 7361     Puertas Cerradas
1a0025f8:	0a0d 0000 6241 6972 6e65 6f64 5020 6575     ....Abriendo Pue
1a002608:	7472 7361 0a0d 0000 7550 7265 6174 2073     rtas....Puertas 
1a002618:	6241 6569 7472 7361 0a0d 0000 6e49 6574     Abiertas....Inte
1a002628:	746e 6461 206f 6543 7272 7261 5020 6575     ntado Cerrar Pue
1a002638:	7472 7361 0a0d 0000 6543 7272 6e61 6f64     rtas....Cerrando
1a002648:	5020 6575 7472 7361 0a0d 0000 6c41 7261      Puertas....Alar
1a002658:	616d 5020 6575 7472 7361 4120 6962 7265     ma Puertas Abier
1a002668:	6174 0d73 000a ffff 797a 7778 7576 7374     tas.....zyxwvuts
1a002678:	7172 6f70 6d6e 6b6c 696a 6768 6566 6364     rqponmlkjihgfedc
1a002688:	6162 3839 3637 3435 3233 3031 3231 3433     ba98765432101234
1a002698:	3635 3837 6139 6362 6564 6766 6968 6b6a     56789abcdefghijk
1a0026a8:	6d6c 6f6e 7170 7372 7574 7776 7978 007a     lmnopqrstuvwxyz.
1a0026b8:	0201 0804 0f03 0f0f 00ff 0000               ............

1a0026c4 <periph_to_base>:
1a0026c4:	0000 0005 000a 0020 0024 0009 0040 0040     ...... .$...@.@.
1a0026d4:	0005 0060 00a6 0004 00c0 00c3 0002 00e0     ..`.............
1a0026e4:	00e0 0001 0100 0100 0003 0120 0120 0006     .......... . ...
1a0026f4:	0140 0140 000c 0142 0142 0019 0162 0162     @.@...B.B...b.b.
1a002704:	0013 0182 0182 0012 01a2 01a2 0011 01c2     ................
1a002714:	01c2 0010 01e2 01e2 000f 0202 0202 000e     ................
1a002724:	0222 0222 000d 0223 0223 001c               "."...#.#...

1a002730 <InitClkStates>:
1a002730:	0100 0001 0909 0001 090a 0001 0701 0101     ................
1a002740:	0902 0001 0906 0001 090c 0101 090d 0001     ................
1a002750:	090e 0001 090f 0001 0910 0001 0911 0001     ................
1a002760:	0912 0001 0913 0001 1114 0001 1119 0001     ................
1a002770:	111a 0001 111b 0001                         ........

1a002778 <UART_BClock>:
1a002778:	01c2 01a2 0182 0162                         ......b.

1a002780 <UART_PClock>:
1a002780:	0081 0082 00a1 00a2                         ........

1a002788 <ExtRateIn>:
1a002788:	0000 0000                                   ....

1a00278c <OscRateIn>:
1a00278c:	1b00 00b7                                   ....

1a002790 <gpioLEDBits>:
1a002790:	0e00 0b01 0c01 0005 0105 0205               ............

1a00279c <InitClkStates>:
1a00279c:	0308 0001 0307 0001 0f01 0101               ............

1a0027a8 <pinmuxing>:
1a0027a8:	0a02 0040 0b02 0040 0c02 0040 0002 0044     ..@...@...@...D.
1a0027b8:	0102 0044 0202 0044 0302 0052 0402 0052     ..D...D...R...R.
1a0027c8:	0509 0052 0609 0057 0206 0057 0001 0050     ..R...W...W...P.
1a0027d8:	0101 0050 0201 0050 0601 0050 0f01 00f3     ..P...P...P.....
1a0027e8:	1001 00f7 1101 00f3 1201 00b3 1301 00f0     ................
1a0027f8:	1401 00b3 0707 00b6 0000 00f2 0100 00b6     ................

1a002808 <gpioPinsConfig>:
1a002808:	0104 0200 0701 0005 0d03 0501 0100 0408     ................
1a002818:	0002 0202 0304 0200 0403 0000 0002 0407     ................
1a002828:	0300 030c 0402 0905 0103 0504 0208 0403     ................
1a002838:	0305 0402 0504 0604 000c 0802 0b06 0300     ................
1a002848:	0607 0009 0503 0706 0504 060f 0004 0303     ................
1a002858:	0404 0200 0404 0005 0502 0604 0200 0406     ................
1a002868:	0408 0c05 0a04 0504 010e 0003 0a00 1401     ................
1a002878:	0000 010f 0012 0d00 1101 0000 010c 0010     ................
1a002888:	0300 0707 0300 000f 0001 0100 0000 0000     ................
1a002898:	0600 000a 0603 0806 0504 0610 0005 0403     ................
1a0028a8:	0106 0300 0400 0409 0d05 0401 0000 010b     ................
1a0028b8:	000f 0200 0001 0000 0104 0001 0800 0201     ................
1a0028c8:	0000 0109 0006 0901 0002 0504 0200 0401     ................
1a0028d8:	0105 0202 0504 0202 000a 0e00 0b02 0100     ................
1a0028e8:	020b 000c 0c01 0004 0200 0400 0001 0102     ................
1a0028f8:	0204 0200 0402 0003 0302 0307 0300 070b     ................
1a002908:	0004 0c03 0507 0300 070d 0006 0e03 0102     ................
1a002918:	0504 0401 0006 0602 0504 0200 0405 0004     ................
1a002928:	0402 0804 0504 040c 0409 0d05 0a04 0504     ................
1a002938:	010e 0005 0801 ffff                         ........
