Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Mar 15 11:34:50 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    537         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (537)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2468)
5. checking no_input_delay (19)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (537)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Debouncer1/clk_800z_reg/Q (HIGH)

 There are 105 register/latch pins with no clock driven by root clock pin: I2C/slwClk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 417 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2468)
---------------------------------------------------
 There are 2468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.670        0.000                      0                   75        0.145        0.000                      0                   75        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.670        0.000                      0                   75        0.145        0.000                      0                   75        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.038ns (42.113%)  route 2.801ns (57.887%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.812     9.933    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.038ns (42.113%)  route 2.801ns (57.887%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.812     9.933    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.038ns (42.113%)  route 2.801ns (57.887%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.812     9.933    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.670ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 2.038ns (42.113%)  route 2.801ns (57.887%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.812     9.933    SSG_DISP/CathMod/clear
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y3          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                  4.670    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.038ns (43.428%)  route 2.655ns (56.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.665     9.786    SSG_DISP/CathMod/clear
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.038ns (43.428%)  route 2.655ns (56.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.665     9.786    SSG_DISP/CathMod/clear
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.038ns (43.428%)  route 2.655ns (56.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.665     9.786    SSG_DISP/CathMod/clear
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 2.038ns (43.428%)  route 2.655ns (56.572%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.665     9.786    SSG_DISP/CathMod/clear
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.452    14.793    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X55Y4          FDRE (Setup_fdre_C_R)       -0.429    14.603    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.038ns (44.637%)  route 2.528ns (55.363%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.659    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.038ns (44.637%)  route 2.528ns (55.363%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.572     5.093    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.456     5.549 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.539     6.089    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X54Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.684 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.684    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.801 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.801    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.918 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.918    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.241 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.846     8.087    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X56Y2          LUT6 (Prop_lut6_I4_O)        0.306     8.393 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.604     8.997    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.124     9.121 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.538     9.659    SSG_DISP/CathMod/clear
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.453    14.794    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y1          FDRE (Setup_fdre_C_R)       -0.429    14.604    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  4.945    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 I2C/counterSDA_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/slwClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.551     1.434    I2C/CLK_IBUF_BUFG
    SLICE_X28Y23         FDRE                                         r  I2C/counterSDA_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  I2C/counterSDA_reg[8]/Q
                         net (fo=2, routed)           0.064     1.639    I2C/counterSDA[8]
    SLICE_X29Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.684 r  I2C/slwClk_i_1/O
                         net (fo=1, routed)           0.000     1.684    I2C/slwClk_i_1_n_0
    SLICE_X29Y23         FDRE                                         r  I2C/slwClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.818     1.945    I2C/CLK_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  I2C/slwClk_reg/C
                         clock pessimism             -0.498     1.447    
    SLICE_X29Y23         FDRE (Hold_fdre_C_D)         0.092     1.539    I2C/slwClk_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 I2C/counterSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/counterSCL_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.618%)  route 0.085ns (31.382%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.550     1.433    I2C/CLK_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  I2C/counterSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  I2C/counterSCL_reg[0]/Q
                         net (fo=9, routed)           0.085     1.659    I2C/counterSCL[0]
    SLICE_X29Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.704 r  I2C/counterSCL[5]_i_1/O
                         net (fo=1, routed)           0.000     1.704    I2C/counterSCL[5]_i_1_n_0
    SLICE_X29Y24         FDRE                                         r  I2C/counterSCL_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    I2C/CLK_IBUF_BUFG
    SLICE_X29Y24         FDRE                                         r  I2C/counterSCL_reg[5]/C
                         clock pessimism             -0.498     1.446    
    SLICE_X29Y24         FDRE (Hold_fdre_C_D)         0.092     1.538    I2C/counterSCL_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 I2C/counterSCL_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/counterSCL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.456%)  route 0.091ns (28.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.550     1.433    I2C/CLK_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  I2C/counterSCL_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  I2C/counterSCL_reg[2]/Q
                         net (fo=8, routed)           0.091     1.652    I2C/counterSCL[2]
    SLICE_X28Y25         LUT6 (Prop_lut6_I1_O)        0.099     1.751 r  I2C/counterSCL[4]_i_1/O
                         net (fo=1, routed)           0.000     1.751    I2C/counterSCL_2[4]
    SLICE_X28Y25         FDRE                                         r  I2C/counterSCL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    I2C/CLK_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  I2C/counterSCL_reg[4]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X28Y25         FDRE (Hold_fdre_C_D)         0.092     1.525    I2C/counterSCL_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 I2C/counterSCL_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/counterSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.403%)  route 0.198ns (51.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.550     1.433    I2C/CLK_IBUF_BUFG
    SLICE_X28Y25         FDRE                                         r  I2C/counterSCL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  I2C/counterSCL_reg[1]/Q
                         net (fo=9, routed)           0.198     1.772    I2C/counterSCL[1]
    SLICE_X28Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  I2C/counterSCL[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    I2C/counterSCL_2[0]
    SLICE_X28Y24         FDRE                                         r  I2C/counterSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.817     1.944    I2C/CLK_IBUF_BUFG
    SLICE_X28Y24         FDRE                                         r  I2C/counterSCL_reg[0]/C
                         clock pessimism             -0.478     1.466    
    SLICE_X28Y24         FDRE (Hold_fdre_C_D)         0.092     1.558    I2C/counterSCL_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.251ns (68.528%)  route 0.115ns (31.472%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.567     1.450    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[1]/Q
                         net (fo=2, routed)           0.115     1.706    SSG_DISP/CathMod/clk_div_counter_reg[1]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_6
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[1]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.252ns (68.801%)  route 0.114ns (31.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.567     1.450    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.114     1.705    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.567     1.450    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.710    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y2          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.449    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X55Y3          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y3          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y3          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.566     1.449    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.709    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.837     1.964    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.567     1.450    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.710    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.818 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.818    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.838     1.965    SSG_DISP/CathMod/CLK_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y5    I2C/SDAR_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y3    I2C/SDAW_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y24   I2C/counterSCL_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   I2C/counterSCL_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   I2C/counterSCL_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y24   I2C/counterSCL_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y25   I2C/counterSCL_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y24   I2C/counterSCL_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    I2C/SDAR_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    I2C/SDAR_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    I2C/SDAW_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    I2C/SDAW_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y24   I2C/counterSCL_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y24   I2C/counterSCL_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   I2C/counterSCL_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   I2C/counterSCL_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    I2C/SDAR_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y5    I2C/SDAR_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    I2C/SDAW_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y3    I2C/SDAW_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y24   I2C/counterSCL_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y24   I2C/counterSCL_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   I2C/counterSCL_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y25   I2C/counterSCL_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2505 Endpoints
Min Delay          2505 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/DIADI[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.629ns  (logic 4.810ns (15.208%)  route 26.819ns (84.792%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.995    27.184    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.510 r  OTTER_MCU/Memory/memory_reg_bram_0_i_28/O
                         net (fo=16, routed)          4.118    31.629    OTTER_MCU/Memory/p_1_in_0[16]
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/DIADI[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_7/DIADI[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.272ns  (logic 4.810ns (15.381%)  route 26.462ns (84.619%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.995    27.184    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.510 r  OTTER_MCU/Memory/memory_reg_bram_0_i_28/O
                         net (fo=16, routed)          3.761    31.272    OTTER_MCU/Memory/p_1_in_0[16]
    RAMB36_X1Y5          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_7/DIADI[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_5/DIADI[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.105ns  (logic 4.810ns (15.464%)  route 26.295ns (84.536%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.995    27.184    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.510 r  OTTER_MCU/Memory/memory_reg_bram_0_i_28/O
                         net (fo=16, routed)          3.594    31.105    OTTER_MCU/Memory/p_1_in_0[16]
    RAMB36_X1Y6          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_5/DIADI[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_11/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.085ns  (logic 4.810ns (15.474%)  route 26.275ns (84.526%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.864    27.053    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.326    27.379 r  OTTER_MCU/Memory/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          3.706    31.085    OTTER_MCU/Memory/p_1_in_0[20]
    RAMB36_X2Y6          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_11/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_8/DIADI[20]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.770ns  (logic 4.810ns (15.632%)  route 25.960ns (84.368%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.864    27.053    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X42Y11         LUT6 (Prop_lut6_I0_O)        0.326    27.379 r  OTTER_MCU/Memory/memory_reg_bram_0_i_24/O
                         net (fo=16, routed)          3.390    30.770    OTTER_MCU/Memory/p_1_in_0[20]
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_8/DIADI[20]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_11/DIADI[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.723ns  (logic 4.810ns (15.656%)  route 25.913ns (84.344%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.995    27.184    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.510 r  OTTER_MCU/Memory/memory_reg_bram_0_i_28/O
                         net (fo=16, routed)          3.212    30.723    OTTER_MCU/Memory/p_1_in_0[16]
    RAMB36_X2Y6          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_11/DIADI[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_9/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.601ns  (logic 4.580ns (14.967%)  route 26.021ns (85.033%))
  Logic Levels:           14  (LUT2=1 LUT4=2 LUT5=4 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT5 (Prop_lut5_I0_O)        0.124    25.161 r  OTTER_MCU/Memory/memory_reg_bram_0_i_107/O
                         net (fo=48, routed)          4.292    29.453    OTTER_MCU/Memory/memory_reg_bram_0_i_107_n_0
    SLICE_X48Y26         LUT4 (Prop_lut4_I1_O)        0.124    29.577 r  OTTER_MCU/Memory/memory_reg_bram_9_i_6/O
                         net (fo=1, routed)           1.024    30.601    OTTER_MCU/Memory/memory_reg_bram_9_i_6_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_9/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_14/DIADI[18]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.468ns  (logic 4.810ns (15.787%)  route 25.658ns (84.213%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          2.145    27.335    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I0_O)        0.326    27.661 r  OTTER_MCU/Memory/memory_reg_bram_0_i_26/O
                         net (fo=16, routed)          2.808    30.468    OTTER_MCU/Memory/p_1_in_0[18]
    RAMB36_X2Y0          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_14/DIADI[18]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_8/DIADI[21]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.437ns  (logic 4.810ns (15.803%)  route 25.627ns (84.197%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.498    26.688    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I0_O)        0.326    27.014 r  OTTER_MCU/Memory/memory_reg_bram_0_i_23/O
                         net (fo=16, routed)          3.424    30.437    OTTER_MCU/Memory/p_1_in_0[21]
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_8/DIADI[21]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            OTTER_MCU/Memory/memory_reg_bram_8/DIADI[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.378ns  (logic 4.810ns (15.834%)  route 25.568ns (84.166%))
  Logic Levels:           14  (LUT2=2 LUT4=1 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  OTTER_MCU/Memory/memory_reg_bram_3/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454     2.454 r  OTTER_MCU/Memory/memory_reg_bram_3/DOBDO[12]
                         net (fo=1, routed)           2.505     4.959    OTTER_MCU/Memory/memory_reg_bram_3_n_55
    SLICE_X52Y16         LUT6 (Prop_lut6_I0_O)        0.124     5.083 r  OTTER_MCU/Memory/memory_reg_bram_0_i_214/O
                         net (fo=1, routed)           0.000     5.083    OTTER_MCU/Memory/memory_reg_bram_0_i_214_n_0
    SLICE_X52Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     5.324 r  OTTER_MCU/Memory/memory_reg_bram_0_i_175/O
                         net (fo=1, routed)           0.000     5.324    OTTER_MCU/Memory/memory_reg_bram_0_i_175_n_0
    SLICE_X52Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     5.422 r  OTTER_MCU/Memory/memory_reg_bram_0_i_112/O
                         net (fo=52, routed)          1.493     6.914    OTTER_MCU/Memory/memory_reg_mux_sel_b_pos_0_1[0]
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.345     7.259 r  OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20/O
                         net (fo=27, routed)          1.808     9.067    OTTER_MCU/Memory/RAM_reg_r1_0_31_6_11_i_20_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I0_O)        0.326     9.393 r  OTTER_MCU/Memory/CSR_mstatus[31]_i_5/O
                         net (fo=106, routed)         3.419    12.812    OTTER_MCU/Memory/CSR_mstatus[31]_i_5_n_0
    SLICE_X57Y7          LUT5 (Prop_lut5_I1_O)        0.124    12.936 r  OTTER_MCU/Memory/result0_carry__0_i_13/O
                         net (fo=52, routed)          1.705    14.641    OTTER_MCU/Memory/ALU_srcB[4]
    SLICE_X54Y6          LUT4 (Prop_lut4_I1_O)        0.124    14.765 r  OTTER_MCU/Memory/CSR_mstatus[0]_i_10/O
                         net (fo=5, routed)           1.462    16.227    OTTER_MCU/Memory/CSR_mstatus[0]_i_10_n_0
    SLICE_X50Y4          LUT5 (Prop_lut5_I4_O)        0.124    16.351 r  OTTER_MCU/Memory/memory_reg_bram_0_i_209/O
                         net (fo=2, routed)           0.809    17.160    OTTER_MCU/Memory/memory_reg_bram_0_i_209_n_0
    SLICE_X50Y3          LUT5 (Prop_lut5_I0_O)        0.124    17.284 r  OTTER_MCU/Memory/memory_reg_bram_0_i_164/O
                         net (fo=5, routed)           1.077    18.361    OTTER_MCU/Memory/memory_reg_bram_0_i_164_n_0
    SLICE_X46Y3          LUT6 (Prop_lut6_I5_O)        0.124    18.485 r  OTTER_MCU/Memory/CSR_mstatus[1]_i_2/O
                         net (fo=1, routed)           1.011    19.496    OTTER_MCU/Memory/CSR_mstatus[1]_i_2_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I0_O)        0.124    19.620 f  OTTER_MCU/Memory/CSR_mstatus[1]_i_1/O
                         net (fo=88, routed)          5.417    25.037    OTTER_MCU/Memory/IOBUS_addr[1]
    SLICE_X31Y15         LUT2 (Prop_lut2_I0_O)        0.152    25.189 f  OTTER_MCU/Memory/memory_reg_bram_0_i_91/O
                         net (fo=40, routed)          1.995    27.184    OTTER_MCU/Memory/memory_reg_bram_0_i_91_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    27.510 r  OTTER_MCU/Memory/memory_reg_bram_0_i_28/O
                         net (fo=16, routed)          2.868    30.378    OTTER_MCU/Memory/p_1_in_0[16]
    RAMB36_X2Y5          RAMB36E1                                     r  OTTER_MCU/Memory/memory_reg_bram_8/DIADI[16]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/CU_FSM/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/CU_FSM/FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE                         0.000     0.000 r  OTTER_MCU/CU_FSM/FSM_onehot_PS_reg[1]/C
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/CU_FSM/FSM_onehot_PS_reg[1]/Q
                         net (fo=21, routed)          0.068     0.209    OTTER_MCU/CU_FSM/Q[1]
    SLICE_X31Y6          FDRE                                         r  OTTER_MCU/CU_FSM/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[2]/C
    SLICE_X30Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  I2C/FSM_onehot_PS_reg[2]/Q
                         net (fo=3, routed)           0.067     0.231    I2C/FSM_onehot_PS_reg_n_0_[2]
    SLICE_X30Y1          FDRE                                         r  I2C/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[55]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[56]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.903%)  route 0.105ns (45.097%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y2          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[55]/C
    SLICE_X32Y2          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  I2C/FSM_onehot_PS_reg[55]/Q
                         net (fo=1, routed)           0.105     0.233    I2C/FSM_onehot_PS_reg_n_0_[55]
    SLICE_X30Y2          FDRE                                         r  I2C/FSM_onehot_PS_reg[56]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.798%)  route 0.114ns (47.202%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[6]/C
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  I2C/FSM_onehot_PS_reg[6]/Q
                         net (fo=2, routed)           0.114     0.242    I2C/FSM_onehot_PS_reg_n_0_[6]
    SLICE_X32Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[40]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[41]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.166%)  route 0.110ns (43.834%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[40]/C
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/FSM_onehot_PS_reg[40]/Q
                         net (fo=2, routed)           0.110     0.251    I2C/FSM_onehot_PS_reg_n_0_[40]
    SLICE_X33Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[41]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[66]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[67]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.308%)  route 0.114ns (44.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[66]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/FSM_onehot_PS_reg[66]/Q
                         net (fo=2, routed)           0.114     0.255    I2C/FSM_onehot_PS_reg_n_0_[66]
    SLICE_X31Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[67]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[59]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.362%)  route 0.118ns (45.638%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[58]/C
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/FSM_onehot_PS_reg[58]/Q
                         net (fo=3, routed)           0.118     0.259    I2C/FSM_onehot_PS_reg_n_0_[58]
    SLICE_X31Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[59]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[45]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[45]/C
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  I2C/FSM_onehot_PS_reg[45]/Q
                         net (fo=1, routed)           0.113     0.261    I2C/FSM_onehot_PS_reg_n_0_[45]
    SLICE_X34Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[79]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y2          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[79]/C
    SLICE_X30Y2          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  I2C/FSM_onehot_PS_reg[79]/Q
                         net (fo=1, routed)           0.113     0.261    I2C/FSM_onehot_PS_reg_n_0_[79]
    SLICE_X30Y2          FDRE                                         r  I2C/FSM_onehot_PS_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[42]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/FSM_onehot_PS_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[42]/C
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/FSM_onehot_PS_reg[42]/Q
                         net (fo=2, routed)           0.121     0.262    I2C/FSM_onehot_PS_reg_n_0_[42]
    SLICE_X33Y0          FDRE                                         r  I2C/FSM_onehot_PS_reg[43]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C/sclClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.142ns  (logic 4.318ns (32.855%)  route 8.824ns (67.145%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  I2C/sclClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/sclClk_reg/Q
                         net (fo=11, routed)          1.523     7.065    I2C/sclClk_reg_n_0
    SLICE_X35Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.189 r  I2C/SCL_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.806     7.995    I2C/SCL_OBUF_inst_i_12_n_0
    SLICE_X35Y1          LUT6 (Prop_lut6_I4_O)        0.124     8.119 r  I2C/SCL_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.816     8.935    I2C/SCL_OBUF_inst_i_3_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I1_O)        0.124     9.059 r  I2C/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.679    14.739    SCL_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490    18.228 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000    18.228    SCL
    G2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.169ns  (logic 3.964ns (43.234%)  route 5.205ns (56.766%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAW_reg/Q
                         net (fo=1, routed)           5.205    10.747    SDA_IOBUF_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       3.508    14.255 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.255    SDA
    J2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.464ns  (logic 0.612ns (41.800%)  route 0.852ns (58.200%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.852     6.394    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.156     6.550 r  I2C/storeData[7]_i_1/O
                         net (fo=1, routed)           0.000     6.550    I2C/storeData[7]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.454ns  (logic 0.606ns (41.678%)  route 0.848ns (58.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.848     6.390    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.150     6.540 r  I2C/storeData[1]_i_1/O
                         net (fo=1, routed)           0.000     6.540    I2C/storeData[1]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.446ns  (logic 0.608ns (42.046%)  route 0.838ns (57.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.838     6.380    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.152     6.532 r  I2C/storeData[3]_i_1/O
                         net (fo=1, routed)           0.000     6.532    I2C/storeData[3]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.432ns  (logic 0.580ns (40.499%)  route 0.852ns (59.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.852     6.394    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.518 r  I2C/storeData[6]_i_1/O
                         net (fo=1, routed)           0.000     6.518    I2C/storeData[6]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.428ns  (logic 0.580ns (40.616%)  route 0.848ns (59.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.848     6.390    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.514 r  I2C/storeData[0]_i_1/O
                         net (fo=1, routed)           0.000     6.514    I2C/storeData[0]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.418ns  (logic 0.580ns (40.902%)  route 0.838ns (59.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.838     6.380    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.504 r  I2C/storeData[2]_i_1/O
                         net (fo=1, routed)           0.000     6.504    I2C/storeData[2]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.030ns  (logic 0.580ns (56.310%)  route 0.450ns (43.690%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.450     5.992    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.116 r  I2C/storeData[4]_i_1/O
                         net (fo=1, routed)           0.000     6.116    I2C/storeData[4]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.023ns  (logic 0.573ns (56.011%)  route 0.450ns (43.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.565     5.086    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.456     5.542 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.450     5.992    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.117     6.109 r  I2C/storeData[5]_i_1/O
                         net (fo=1, routed)           0.000     6.109    I2C/storeData[5]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.688%)  route 0.167ns (47.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.167     1.754    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  I2C/storeData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.799    I2C/storeData[4]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.190ns (53.218%)  route 0.167ns (46.782%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.167     1.754    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.049     1.803 r  I2C/storeData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    I2C/storeData[5]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.357%)  route 0.253ns (57.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.253     1.840    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  I2C/storeData[6]_i_1/O
                         net (fo=1, routed)           0.000     1.885    I2C/storeData[6]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.188ns (42.618%)  route 0.253ns (57.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.253     1.840    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.047     1.887 r  I2C/storeData[7]_i_1/O
                         net (fo=1, routed)           0.000     1.887    I2C/storeData[7]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.113%)  route 0.302ns (61.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.302     1.889    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  I2C/storeData[2]_i_1/O
                         net (fo=1, routed)           0.000     1.934    I2C/storeData[2]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.186ns (38.113%)  route 0.302ns (61.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.302     1.889    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.934 r  I2C/storeData[3]_i_1/O
                         net (fo=1, routed)           0.000     1.934    I2C/storeData[3]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.185ns (37.600%)  route 0.307ns (62.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.307     1.894    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.044     1.938 r  I2C/storeData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.938    I2C/storeData[1]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAR_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            I2C/storeData_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.186ns (37.727%)  route 0.307ns (62.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAR_reg/Q
                         net (fo=8, routed)           0.307     1.894    I2C/SDAR
    SLICE_X30Y4          LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  I2C/storeData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.939    I2C/storeData[0]_i_1_n_0
    SLICE_X30Y4          FDRE                                         r  I2C/storeData_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/SDAW_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.241ns  (logic 1.350ns (41.659%)  route 1.891ns (58.341%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/SDAW_reg/Q
                         net (fo=1, routed)           1.891     3.478    SDA_IOBUF_inst/I
    J2                   OBUFT (Prop_obuft_I_O)       1.209     4.687 r  SDA_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.687    SDA
    J2                                                                r  SDA (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 I2C/sclClk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.109ns  (logic 1.422ns (34.611%)  route 2.687ns (65.389%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.446    I2C/CLK_IBUF_BUFG
    SLICE_X31Y3          FDRE                                         r  I2C/sclClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  I2C/sclClk_reg/Q
                         net (fo=11, routed)          0.379     1.966    I2C/sclClk_reg_n_0
    SLICE_X33Y0          LUT6 (Prop_lut6_I4_O)        0.045     2.011 r  I2C/SCL_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.138     2.150    I2C/SCL_OBUF_inst_i_4_n_0
    SLICE_X33Y1          LUT4 (Prop_lut4_I2_O)        0.045     2.195 r  I2C/SCL_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.169     4.364    SCL_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     5.555 r  SCL_OBUF_inst/O
                         net (fo=0)                   0.000     5.555    SCL
    G2                                                                r  SCL (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.453ns (26.580%)  route 4.014ns (73.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.014     5.467    I2C/SDA_IBUF
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445     4.786    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C

Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[62]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/SDAW_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.384ns  (logic 1.014ns (23.130%)  route 3.370ns (76.870%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[62]/C
    SLICE_X30Y0          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  I2C/FSM_onehot_PS_reg[62]/Q
                         net (fo=2, routed)           1.121     1.639    I2C/FSM_onehot_PS_reg_n_0_[62]
    SLICE_X30Y1          LUT3 (Prop_lut3_I0_O)        0.124     1.763 r  I2C/SCL_OBUF_inst_i_19/O
                         net (fo=2, routed)           0.948     2.711    I2C/SCL_OBUF_inst_i_19_n_0
    SLICE_X33Y1          LUT6 (Prop_lut6_I2_O)        0.124     2.835 r  I2C/SDAW_i_16/O
                         net (fo=1, routed)           0.496     3.331    I2C/SDAW_i_16_n_0
    SLICE_X35Y3          LUT6 (Prop_lut6_I5_O)        0.124     3.455 r  I2C/SDAW_i_5/O
                         net (fo=1, routed)           0.805     4.260    I2C/SDAW_i_5_n_0
    SLICE_X32Y3          LUT5 (Prop_lut5_I4_O)        0.124     4.384 r  I2C/SDAW_i_1/O
                         net (fo=1, routed)           0.000     4.384    I2C/SDA
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.445     4.786    I2C/CLK_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I2C/FSM_onehot_PS_reg[58]/C
                            (rising edge-triggered cell FDRE)
  Destination:            I2C/SDAW_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.662%)  route 0.283ns (60.338%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y0          FDRE                         0.000     0.000 r  I2C/FSM_onehot_PS_reg[58]/C
    SLICE_X31Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  I2C/FSM_onehot_PS_reg[58]/Q
                         net (fo=3, routed)           0.283     0.424    I2C/FSM_onehot_PS_reg_n_0_[58]
    SLICE_X32Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.469 r  I2C/SDAW_i_1/O
                         net (fo=1, routed)           0.000     0.469    I2C/SDA
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    I2C/CLK_IBUF_BUFG
    SLICE_X32Y3          FDRE                                         r  I2C/SDAW_reg/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            I2C/SDAR_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.221ns (11.338%)  route 1.731ns (88.662%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    J2                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.731     1.953    I2C/SDA_IBUF
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.832     1.959    I2C/CLK_IBUF_BUFG
    SLICE_X32Y5          FDRE                                         r  I2C/SDAR_reg/C





