Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/david/.var/app/com.github.corna.Vivado/data/xilinx-install/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_11 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clr' on this module [/var/home/david/vivado/ece_351_final/ECE351 Final Proj.srcs/sim_1/new/testbench.v:45]
ERROR: [VRFC 10-8530] module 'blk_mem_gen_v8_4_11(C_FAMILY="artix7",C_XDEVICEFAMILY="artix7",C_ELABORATION_DIR="./",C_AXI_TYPE=1,C_MEM_TYPE=3,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME="blk_mem_gen_0.mif",C_INIT_FILE="blk_mem_gen_0.mem",C_USE_DEFAULT_DATA=1,C_WRITE_WIDTH_A=8,C_READ_WIDTH_A=8,C_ADDRA_WIDTH=6,C_INITB_VAL="0",C_HAS_ENB=0,C_WRITE_WIDTH_B=8,C_READ_WIDTH_B=8,C_ADDRB_WIDTH=6,C_HAS_MEM_OUTPUT_REGS_A=1,C_SIM_COLLISION_CHECK="ALL",C_COMMON_CLK=0,C_COUNT_36K_BRAM="0",C_COUNT_18K_BRAM="1",C_EST_POWER_SUMMARY="Estimated_Power_for_IP_____:_____2.3768_mW")' is ignored due to previous errors [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:3540]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
