set tool_name "Questa Intel FPGA (Verilog)"
set corner_file_list {
    {{"Slow Model"} {p2_02.vo p2_02_v.sdo}}
}
