
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.T3f1oJ
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.WehHjH/xdc/top_level.xdc
# read_mem /tmp/tmp.WehHjH/data/image1.mem
# read_mem /tmp/tmp.WehHjH/data/image.mem
# read_mem /tmp/tmp.WehHjH/data/image2.mem
# read_mem /tmp/tmp.WehHjH/data/image3.mem
# read_mem /tmp/tmp.WehHjH/data/palette.mem
# read_verilog -sv /tmp/tmp.WehHjH/src/lab04_ssc.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/vectors.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/clk_wiz_lab3.v
# read_verilog -sv /tmp/tmp.WehHjH/src/mirror.sv
# import_ip /tmp/tmp.WehHjH/src/div_gen_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
# read_verilog -sv /tmp/tmp.WehHjH/src/convolution.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/top_level.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/load_animation.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/divider.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/rgb_to_ycrcb.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/moving_avg.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/rotate2.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/rgb2hsv.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/threshold.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/load_points.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.WehHjH/src/camera.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.WehHjH/src/kernels.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/buffer.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/image_sprite.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/pixel_manager.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/filter.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/line_gen.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/iverilog_hack.svh
# read_verilog -sv /tmp/tmp.WehHjH/src/projection.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.WehHjH/src/rotate.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/vga.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/scale.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/seven_segment_controller.sv
# read_verilog -sv /tmp/tmp.WehHjH/src/recover.sv
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'div_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'div_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top div_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2150570
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2632.027 ; gain = 0.000 ; free physical = 2252 ; free virtual = 7605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [/home/builder/.gen/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 18 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 16 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 16 - type: integer 
	Parameter SIGNED_B bound to: 0 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 24 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_19' declared at '/home/builder/.gen/sources_1/ip/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_19' [/home/builder/.gen/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (0#1) [/home/builder/.gen/sources_1/ip/div_gen_0/synth/div_gen_0.vhd:71]
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_lut6__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_viv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_viv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_viv__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_out in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aset in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ainit in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_lut6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.027 ; gain = 0.000 ; free physical = 2314 ; free virtual = 7668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.027 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2632.027 ; gain = 0.000 ; free physical = 2316 ; free virtual = 7670
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2632.027 ; gain = 0.000 ; free physical = 2308 ; free virtual = 7662
INFO: [Netlist 29-17] Analyzing 612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.059 ; gain = 0.000 ; free physical = 2230 ; free virtual = 7583
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2696.059 ; gain = 0.000 ; free physical = 2229 ; free virtual = 7583
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2308 ; free virtual = 7661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2308 ; free virtual = 7661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2310 ; free virtual = 7664
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2292 ; free virtual = 7647
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2281 ; free virtual = 7639
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2164 ; free virtual = 7523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2163 ; free virtual = 7522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    49|
|2     |LUT2   |    39|
|3     |LUT3   |   270|
|4     |MUXCY  |   306|
|5     |SRL16E |     1|
|6     |XORCY  |   306|
|7     |FDRE   |   891|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2161 ; free virtual = 7520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2696.059 ; gain = 0.000 ; free physical = 2211 ; free virtual = 7570
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2211 ; free virtual = 7570
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.059 ; gain = 0.000 ; free physical = 2303 ; free virtual = 7662
INFO: [Netlist 29-17] Analyzing 612 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.059 ; gain = 0.000 ; free physical = 2231 ; free virtual = 7590
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 90 instances

Synth Design complete, checksum: 803e5e81
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:29 . Memory (MB): peak = 2696.059 ; gain = 64.031 ; free physical = 2443 ; free virtual = 7802
INFO: [Coretcl 2-1174] Renamed 163 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2728.074 ; gain = 96.047 ; free physical = 2526 ; free virtual = 7882
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:18]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/tmp/tmp.WehHjH/src/kernels.sv:19]
WARNING: [Synth 8-6901] identifier 'hcount_pipe' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:19]
WARNING: [Synth 8-6901] identifier 'PS8' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:19]
WARNING: [Synth 8-6901] identifier 'hcount_pipe' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:19]
WARNING: [Synth 8-6901] identifier 'PS8' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:19]
WARNING: [Synth 8-6901] identifier 'vcount_pipe' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:20]
WARNING: [Synth 8-6901] identifier 'PS8' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:20]
WARNING: [Synth 8-6901] identifier 'vcount_pipe' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:20]
WARNING: [Synth 8-6901] identifier 'PS8' is used before its declaration [/tmp/tmp.WehHjH/src/image_sprite.sv:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2776.098 ; gain = 0.000 ; free physical = 1109 ; free virtual = 6464
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.WehHjH/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'filter' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'buffer' [/tmp/tmp.WehHjH/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram' (0#1) [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.WehHjH/src/buffer.sv:50]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_0' [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-7023] instance 'line_buff_0' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/buffer.sv:49]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.WehHjH/src/buffer.sv:67]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_1' [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-7023] instance 'line_buff_1' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/buffer.sv:66]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.WehHjH/src/buffer.sv:84]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_2' [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-7023] instance 'line_buff_2' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/buffer.sv:83]
WARNING: [Synth 8-689] width (11) of port connection 'addra' does not match port width (9) of module 'xilinx_true_dual_port_read_first_1_clock_ram' [/tmp/tmp.WehHjH/src/buffer.sv:101]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'line_buff_3' [/tmp/tmp.WehHjH/src/buffer.sv:100]
WARNING: [Synth 8-7023] instance 'line_buff_3' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/buffer.sv:100]
INFO: [Synth 8-6155] done synthesizing module 'buffer' (0#1) [/tmp/tmp.WehHjH/src/buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized0' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized0' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized0' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized1' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized1' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized1' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized1' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized1' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized1' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized2' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized2' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized2' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized2' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized2' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized2' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized3' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized3' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized3' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized3' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized3' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized3' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'filter__parameterized4' [/tmp/tmp.WehHjH/src/filter.sv:2]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'convolution__parameterized4' [/tmp/tmp.WehHjH/src/convolution.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized4' [/tmp/tmp.WehHjH/src/kernels.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized4' (0#1) [/tmp/tmp.WehHjH/src/kernels.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'convolution__parameterized4' (0#1) [/tmp/tmp.WehHjH/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'filter__parameterized4' (0#1) [/tmp/tmp.WehHjH/src/filter.sv:2]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_lab3' [/tmp/tmp.WehHjH/src/clk_wiz_lab3.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_lab3' (0#1) [/tmp/tmp.WehHjH/src/clk_wiz_lab3.v:68]
INFO: [Synth 8-6157] synthesizing module 'camera' [/tmp/tmp.WehHjH/src/camera.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WehHjH/src/camera.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'camera' (0#1) [/tmp/tmp.WehHjH/src/camera.sv:4]
INFO: [Synth 8-6157] synthesizing module 'recover' [/tmp/tmp.WehHjH/src/recover.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'recover' (0#1) [/tmp/tmp.WehHjH/src/recover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'rotate2' [/tmp/tmp.WehHjH/src/rotate2.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'rotate2' (0#1) [/tmp/tmp.WehHjH/src/rotate2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.WehHjH/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.WehHjH/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 76800 - type: integer 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'mirror' [/tmp/tmp.WehHjH/src/mirror.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mirror' (0#1) [/tmp/tmp.WehHjH/src/mirror.sv:4]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.WehHjH/src/scale.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.WehHjH/src/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'rgb2hsv' [/tmp/tmp.WehHjH/src/rgb2hsv.sv:24]
INFO: [Synth 8-6157] synthesizing module 'div_gen_0' [/home/builder/.Xil/Vivado-2150471-EECS-DIGITAL-03/realtime/div_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'div_gen_0' (0#1) [/home/builder/.Xil/Vivado-2150471-EECS-DIGITAL-03/realtime/div_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (18) of port connection 'm_axis_dout_tdata' does not match port width (24) of module 'div_gen_0' [/tmp/tmp.WehHjH/src/rgb2hsv.sv:68]
WARNING: [Synth 8-689] width (18) of port connection 'm_axis_dout_tdata' does not match port width (24) of module 'div_gen_0' [/tmp/tmp.WehHjH/src/rgb2hsv.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'rgb2hsv' (0#1) [/tmp/tmp.WehHjH/src/rgb2hsv.sv:24]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:20]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'threshold' [/tmp/tmp.WehHjH/src/threshold.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'threshold' (0#1) [/tmp/tmp.WehHjH/src/threshold.sv:1]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.WehHjH/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.WehHjH/src/divider.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.WehHjH/src/divider.sv:4]
WARNING: [Synth 8-689] width (11) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.WehHjH/src/center_of_mass.sv:21]
WARNING: [Synth 8-689] width (10) of port connection 'quotient_out' does not match port width (32) of module 'divider' [/tmp/tmp.WehHjH/src/center_of_mass.sv:33]
INFO: [Synth 8-6157] synthesizing module 'moving_avg' [/tmp/tmp.WehHjH/src/moving_avg.sv:4]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'moving_avg' (0#1) [/tmp/tmp.WehHjH/src/moving_avg.sv:4]
INFO: [Synth 8-6157] synthesizing module 'moving_avg__parameterized0' [/tmp/tmp.WehHjH/src/moving_avg.sv:4]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'moving_avg__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/moving_avg.sv:4]
INFO: [Synth 8-226] default block is never used [/tmp/tmp.WehHjH/src/center_of_mass.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.WehHjH/src/center_of_mass.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vectors' [/tmp/tmp.WehHjH/src/vectors.sv:4]
	Parameter N_TRACKING_POINTS bound to: 4 - type: integer 
	Parameter N_VIRTUAL_POINTS bound to: 202 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vectors' (0#1) [/tmp/tmp.WehHjH/src/vectors.sv:4]
INFO: [Synth 8-6157] synthesizing module 'load_animation' [/tmp/tmp.WehHjH/src/load_animation.sv:4]
	Parameter N_TRACKING_POINTS bound to: 4 - type: integer 
	Parameter N_VIRTUAL_POINTS bound to: 202 - type: integer 
	Parameter N_FRAMES bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'load_points' [/tmp/tmp.WehHjH/src/load_points.sv:6]
	Parameter N_TRACKING_POINTS bound to: 4 - type: integer 
	Parameter N_VIRTUAL_POINTS bound to: 202 - type: integer 
	Parameter N_FRAMES bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
	Parameter RAM_WIDTH bound to: 52 - type: integer 
	Parameter RAM_DEPTH bound to: 2020 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:34]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'xilinx_single_port_ram_read_first' [/tmp/tmp.WehHjH/src/load_points.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'load_points' (0#1) [/tmp/tmp.WehHjH/src/load_points.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'load_animation' (0#1) [/tmp/tmp.WehHjH/src/load_animation.sv:4]
INFO: [Synth 8-6157] synthesizing module 'projection' [/tmp/tmp.WehHjH/src/projection.sv:5]
	Parameter N_TRACKING_POINTS bound to: 4 - type: integer 
	Parameter N_VIRTUAL_POINTS bound to: 202 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'projection' (0#1) [/tmp/tmp.WehHjH/src/projection.sv:5]
INFO: [Synth 8-6157] synthesizing module 'line_gen' [/tmp/tmp.WehHjH/src/line_gen.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'line_gen' (0#1) [/tmp/tmp.WehHjH/src/line_gen.sv:4]
WARNING: [Synth 8-689] width (12) of port connection 'x' does not match port width (32) of module 'line_gen' [/tmp/tmp.WehHjH/src/top_level.sv:817]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (32) of module 'line_gen' [/tmp/tmp.WehHjH/src/top_level.sv:818]
INFO: [Synth 8-6157] synthesizing module 'pixel_manager' [/tmp/tmp.WehHjH/src/pixel_manager.sv:7]
	Parameter N_TRACKING_POINTS bound to: 4 - type: integer 
	Parameter N_VIRTUAL_POINTS bound to: 202 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 4 - type: integer 
	Parameter RAM_DEPTH bound to: 307200 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/xilinx_true_dual_port_read_first_1_clock_ram.v:10]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:85]
WARNING: [Synth 8-689] width (2) of port connection 'douta' does not match port width (4) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:93]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-7023] instance 'pixels_0' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/pixel_manager.sv:84]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:101]
WARNING: [Synth 8-689] width (2) of port connection 'douta' does not match port width (4) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:109]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_1' [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-7023] instance 'pixels_1' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/pixel_manager.sv:100]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (19) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:117]
WARNING: [Synth 8-689] width (2) of port connection 'douta' does not match port width (4) of module 'xilinx_true_dual_port_read_first_1_clock_ram__parameterized0' [/tmp/tmp.WehHjH/src/pixel_manager.sv:125]
WARNING: [Synth 8-7071] port 'addrb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7071] port 'dinb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7071] port 'web' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7071] port 'rstb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7071] port 'regceb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7071] port 'doutb' of module 'xilinx_true_dual_port_read_first_1_clock_ram' is unconnected for instance 'pixels_2' [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
WARNING: [Synth 8-7023] instance 'pixels_2' of module 'xilinx_true_dual_port_read_first_1_clock_ram' has 15 connections declared, but only 9 given [/tmp/tmp.WehHjH/src/pixel_manager.sv:116]
INFO: [Synth 8-6155] done synthesizing module 'pixel_manager' (0#1) [/tmp/tmp.WehHjH/src/pixel_manager.sv:7]
WARNING: [Synth 8-689] width (12) of port connection 'x_in' does not match port width (11) of module 'pixel_manager' [/tmp/tmp.WehHjH/src/top_level.sv:836]
WARNING: [Synth 8-689] width (11) of port connection 'y_in' does not match port width (10) of module 'pixel_manager' [/tmp/tmp.WehHjH/src/top_level.sv:837]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/tmp/tmp.WehHjH/src/image_sprite.sv:6]
	Parameter WIDTH bound to: 256 - type: integer 
	Parameter HEIGHT bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 65536 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:34]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:34]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized1' (0#1) [/tmp/tmp.WehHjH/src/xilinx_single_port_ram_read_first.v:11]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/tmp/tmp.WehHjH/src/image_sprite.sv:6]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/tmp/tmp.WehHjH/src/top_level.sv:851]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/tmp/tmp.WehHjH/src/top_level.sv:852]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.WehHjH/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.WehHjH/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.WehHjH/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_red_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_red_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_green_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_green_cache_reg 
WARNING: [Synth 8-5856] 3D RAM multiplied_blue_cache_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  multiplied_blue_cache_reg 
WARNING: [Synth 8-87] always_comb on 'routed_vals_reg' did not result in combinational logic [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:21]
WARNING: [Synth 8-6014] Unused sequential element index_reg was removed.  [/tmp/tmp.WehHjH/src/projection.sv:31]
WARNING: [Synth 8-6014] Unused sequential element blank_pipe_reg[26] was removed.  [/tmp/tmp.WehHjH/src/top_level.sv:178]
WARNING: [Synth 8-6014] Unused sequential element prev_sw_reg was removed.  [/tmp/tmp.WehHjH/src/top_level.sv:519]
WARNING: [Synth 8-6014] Unused sequential element test_display_reg was removed.  [/tmp/tmp.WehHjH/src/top_level.sv:520]
WARNING: [Synth 8-6014] Unused sequential element proj_count_reg was removed.  [/tmp/tmp.WehHjH/src/top_level.sv:866]
WARNING: [Synth 8-3848] Net red_x_com in module/entity top_level does not have driver. [/tmp/tmp.WehHjH/src/top_level.sv:123]
WARNING: [Synth 8-3848] Net red_y_com in module/entity top_level does not have driver. [/tmp/tmp.WehHjH/src/top_level.sv:124]
WARNING: [Synth 8-7129] Port sel_in[3] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[2] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[1] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[0] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port camera_y_in[3] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port camera_y_in[2] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port camera_y_in[1] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port camera_y_in[0] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_in[3] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_in[2] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_in[1] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel_in[0] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresholded_pixel_in in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[11] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[10] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[9] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[8] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[7] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[6] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[5] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[4] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[3] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[2] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[1] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port com_sprite_pixel_in[0] in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port red_crosshair_in in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port green_crosshair_in in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port blue_crosshair_in in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port purple_crosshair_in in module vga_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[31] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[30] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[29] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[28] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[27] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[26] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[25] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[24] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[23] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[22] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[21] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[20] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[19] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[18] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[17] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[16] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[15] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[14] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[13] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[12] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[11] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[10] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[9] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[8] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[7] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[6] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[5] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[4] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[3] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[2] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[1] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port curr_frame[0] in module load_points is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[2] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[1] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port sel_in[0] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_in[3] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_in[2] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_in[1] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port r_in[0] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port g_in[3] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port g_in[2] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port g_in[1] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port g_in[0] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[3] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[2] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[1] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in[0] in module threshold is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module rgb2hsv is either unconnected or has no load
WARNING: [Synth 8-7129] Port cam_clk_in in module recover is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.449 ; gain = 105.352 ; free physical = 2078 ; free virtual = 7437
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.449 ; gain = 105.352 ; free physical = 2078 ; free virtual = 7436
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2881.449 ; gain = 105.352 ; free physical = 2078 ; free virtual = 7436
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2881.449 ; gain = 0.000 ; free physical = 2072 ; free virtual = 7430
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'rgbtohsv_m/hue_div1'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'rgbtohsv_m/hue_div1'
Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'rgbtohsv_m/hue_div2'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0/div_gen_0_in_context.xdc] for cell 'rgbtohsv_m/hue_div2'
Parsing XDC File [/tmp/tmp.WehHjH/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.WehHjH/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.WehHjH/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3003.910 ; gain = 0.000 ; free physical = 2000 ; free virtual = 7358
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3003.910 ; gain = 0.000 ; free physical = 2000 ; free virtual = 7358
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'rgbtohsv_m/hue_div1' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'rgbtohsv_m/hue_div2' at clock pin 'aclk' is different from the actual clock period '15.385', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3003.910 ; gain = 227.812 ; free physical = 2105 ; free virtual = 7463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3003.910 ; gain = 227.812 ; free physical = 2105 ; free virtual = 7463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for rgbtohsv_m/hue_div1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rgbtohsv_m/hue_div2. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 3003.910 ; gain = 227.812 ; free physical = 2105 ; free virtual = 7463
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'camera'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'vectors'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        WAIT_FRAME_START |                                0 |                               00
             ROW_CAPTURE |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'sequential' in module 'camera'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'routed_vals_reg' [/tmp/tmp.WehHjH/src/seven_segment_controller.sv:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               01 | 00000000000000000000000000000000
*
             CALCULATING |                               10 | 00000000000000000000000000000001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'vectors'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_1_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3003.910 ; gain = 227.812 ; free physical = 2089 ; free virtual = 7451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "i_0/\genblk1[0].filterm /mbuff/line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[0].filterm /mbuff/line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[0].filterm /mbuff/line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[0].filterm /mbuff/line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[1].filterm /mbuff/line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[1].filterm /mbuff/line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[1].filterm /mbuff/line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[1].filterm /mbuff/line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[2].filterm /mbuff/line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[2].filterm /mbuff/line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[2].filterm /mbuff/line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/\genblk1[2].filterm /mbuff/line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/filtern/mbuff/line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/filtern/mbuff/line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/filtern/mbuff/line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_0/filtern/mbuff/line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element BRAM_reg was removed. 
INFO: [Synth 8-3971] The signal "i_1/\genblk1[5].filterm/mbuff /line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[5].filterm/mbuff /line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[5].filterm/mbuff /line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[5].filterm/mbuff /line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[4].filterm/mbuff /line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[4].filterm/mbuff /line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[4].filterm/mbuff /line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[4].filterm/mbuff /line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[3].filterm/mbuff /line_buff_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[3].filterm/mbuff /line_buff_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[3].filterm/mbuff /line_buff_2/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_1/\genblk1[3].filterm/mbuff /line_buff_3/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_2/p_manager/pixels_0/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_2/p_manager/pixels_1/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "i_2/p_manager/pixels_2/BRAM_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_0__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__0) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__1) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__2) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__3) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__4) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__5) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__6) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__7) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__8) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__9) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__10) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__11) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__12) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__13) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (BRAM_reg_mux_sel_a_pos_1__14) is unused and will be removed from module xilinx_true_dual_port_read_first_2_clock_ram.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__7) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__8) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__9) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_0/BRAM_reg_mux_sel_b_pos_2__10) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__7) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__8) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__9) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_1/BRAM_reg_mux_sel_b_pos_2__10) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__0) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__1) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__2) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__3) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__4) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__5) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_1__6) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__7) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__8) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__9) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (pixels_2/BRAM_reg_mux_sel_b_pos_2__10) is unused and will be removed from module pixel_manager.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[0]) is unused and will be removed from module vectors.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 3039.926 ; gain = 263.828 ; free physical = 1946 ; free virtual = 7357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:01:47 . Memory (MB): peak = 3039.926 ; gain = 263.828 ; free physical = 1864 ; free virtual = 7275
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:51 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1813 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance frame_buffer/BRAM_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_0/BRAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_1/BRAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_5_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_7_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance p_manager/pixels_2/BRAM_reg_9_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance point_load/point_load/image/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance point_load/point_load/image/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance point_load/point_load/image/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1875 ; free virtual = 7286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1873 ; free virtual = 7284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:55 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1873 ; free virtual = 7284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1871 ; free virtual = 7283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1871 ; free virtual = 7283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1871 ; free virtual = 7283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1871 ; free virtual = 7283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 6      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 6      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 6      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 6      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 6      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 2      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|convolution   | (A''*B)'       | 5      | 1      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|projection    | A'*B'          | 30     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mirror        | (C'+A'*B)'     | 9      | 8      | 10     | -      | 17     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|pixel_manager | C'+A''*B       | 10     | 9      | 11     | -      | 19     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|pixel_manager | C'+A'*B        | 10     | 9      | 11     | -      | 19     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|rgb2hsv       | (D+A*B)'       | 8      | 8      | -      | 16     | 16     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
|rotate2       | (C'+(D+A*B)')' | 17     | 8      | 8      | 9      | 17     | 0    | 0    | 0    | 0    | 0     | 1    | 1    | 
+--------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |div_gen_0     |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |div_gen    |     1|
|2     |div_gen_0  |     1|
|3     |BUFG       |     2|
|4     |CARRY4     |   573|
|5     |DSP48E1    |    26|
|12    |LUT1       |    89|
|13    |LUT2       |  1219|
|14    |LUT3       |   433|
|15    |LUT4       |  1431|
|16    |LUT5       |   321|
|17    |LUT6       |   435|
|18    |MMCME2_ADV |     1|
|19    |MUXF7      |     3|
|20    |RAMB18E1   |     8|
|21    |RAMB36E1   |   111|
|29    |SRL16E     |    21|
|30    |SRLC32E    |    33|
|31    |FDRE       |  2896|
|32    |FDSE       |   125|
|33    |LD         |     4|
|34    |IBUF       |    33|
|35    |OBUF       |    47|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:56 ; elapsed = 00:01:59 . Memory (MB): peak = 3071.941 ; gain = 295.844 ; free physical = 1871 ; free virtual = 7283
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 96 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:53 ; elapsed = 00:01:57 . Memory (MB): peak = 3071.941 ; gain = 173.383 ; free physical = 1931 ; free virtual = 7343
Synthesis Optimization Complete : Time (s): cpu = 00:01:56 ; elapsed = 00:02:00 . Memory (MB): peak = 3071.949 ; gain = 295.844 ; free physical = 1931 ; free virtual = 7343
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0.dcp' for cell 'rgbtohsv_m/hue_div1'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3071.949 ; gain = 0.000 ; free physical = 2022 ; free virtual = 7434
INFO: [Netlist 29-17] Analyzing 906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.WehHjH/xdc/top_level.xdc]
Finished Parsing XDC File [/tmp/tmp.WehHjH/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/builder/.gen/sources_1/ip/div_gen_0/div_gen_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3071.949 ; gain = 0.000 ; free physical = 1975 ; free virtual = 7387
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

Synth Design complete, checksum: 168a88c4
INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 334 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:04 . Memory (MB): peak = 3071.949 ; gain = 343.875 ; free physical = 2245 ; free virtual = 7657
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3111.961 ; gain = 40.012 ; free physical = 2244 ; free virtual = 7655

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: e2ef0499

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3127.969 ; gain = 16.008 ; free physical = 1969 ; free virtual = 7380

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter filtern/mbuff/vcount_out0__131_carry__0_i_1 into driver instance filtern/mbuff/vcount_out0_carry__0_i_10__0, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter filtern/mbuff/vcount_out0__27_carry__2_i_1 into driver instance filtern/mbuff/vcount_out0_carry__0_i_12, which resulted in an inversion of 44 pins
INFO: [Opt 31-1287] Pulled Inverter genblk1[0].filterm/mbuff/vcount_out0__56_carry__4_i_1 into driver instance genblk1[0].filterm/mbuff/vcount_out0_carry__0_i_9, which resulted in an inversion of 37 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 64 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a81b98a3

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3200.109 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7185
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 22 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f519423a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3200.109 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7185
INFO: [Opt 31-389] Phase Constant propagation created 240 cells and removed 525 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e34734c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3200.109 ; gain = 0.000 ; free physical = 1773 ; free virtual = 7185
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 542 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e34734c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3232.125 ; gain = 32.016 ; free physical = 1772 ; free virtual = 7184
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: e34734c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3232.125 ; gain = 32.016 ; free physical = 1772 ; free virtual = 7184
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e34734c4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3232.125 ; gain = 32.016 ; free physical = 1772 ; free virtual = 7184
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              22  |                                              1  |
|  Constant propagation         |             240  |             525  |                                              0  |
|  Sweep                        |               0  |             542  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3232.125 ; gain = 0.000 ; free physical = 1772 ; free virtual = 7183
Ending Logic Optimization Task | Checksum: 1d8de7928

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3232.125 ; gain = 32.016 ; free physical = 1772 ; free virtual = 7183

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 119 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 78 newly gated: 32 Total Ports: 238
Number of Flops added for Enable Generation: 22

Ending PowerOpt Patch Enables Task | Checksum: 1a11d5bb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1958 ; free virtual = 7370
Ending Power Optimization Task | Checksum: 1a11d5bb6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3519.008 ; gain = 286.883 ; free physical = 1973 ; free virtual = 7385

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 149196821

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1794 ; free virtual = 7206
Ending Final Cleanup Task | Checksum: 149196821

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1971 ; free virtual = 7383

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1971 ; free virtual = 7383
Ending Netlist Obfuscation Task | Checksum: 149196821

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1971 ; free virtual = 7383
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3519.008 ; gain = 447.059 ; free physical = 1971 ; free virtual = 7383
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11a1d9ec6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 96c5d1d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1946 ; free virtual = 7358

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 187c6509b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1965 ; free virtual = 7377

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 187c6509b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1965 ; free virtual = 7377
Phase 1 Placer Initialization | Checksum: 187c6509b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1965 ; free virtual = 7377

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12d3f2a42

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1957 ; free virtual = 7369

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b7dafbba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1957 ; free virtual = 7369

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b7dafbba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1958 ; free virtual = 7369

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 483 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 217 nets or LUTs. Breaked 0 LUT, combined 217 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1924 ; free virtual = 7336

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            217  |                   217  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            217  |                   217  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 18a68e0b9

Time (s): cpu = 00:01:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1925 ; free virtual = 7337
Phase 2.4 Global Placement Core | Checksum: 1fbd9ba59

Time (s): cpu = 00:01:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1914 ; free virtual = 7326
Phase 2 Global Placement | Checksum: 1fbd9ba59

Time (s): cpu = 00:01:57 ; elapsed = 00:00:25 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1916 ; free virtual = 7328

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b2869a96

Time (s): cpu = 00:01:59 ; elapsed = 00:00:26 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1916 ; free virtual = 7328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 227cf3922

Time (s): cpu = 00:02:02 ; elapsed = 00:00:27 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 253f3b1b9

Time (s): cpu = 00:02:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27d6accc7

Time (s): cpu = 00:02:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1915 ; free virtual = 7327

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: e9d228f1

Time (s): cpu = 00:02:06 ; elapsed = 00:00:28 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1913 ; free virtual = 7325

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19dda868e

Time (s): cpu = 00:02:06 ; elapsed = 00:00:29 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1913 ; free virtual = 7325

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a5b64c11

Time (s): cpu = 00:02:06 ; elapsed = 00:00:29 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1913 ; free virtual = 7325
Phase 3 Detail Placement | Checksum: 1a5b64c11

Time (s): cpu = 00:02:06 ; elapsed = 00:00:29 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1913 ; free virtual = 7325

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 172eb25e0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.622 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1219756f8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1911 ; free virtual = 7323
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 191f7a1b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333
Phase 4.1.1.1 BUFG Insertion | Checksum: 172eb25e0

Time (s): cpu = 00:02:13 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.622. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d1dd4e63

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333
Phase 4.1 Post Commit Optimization | Checksum: 1d1dd4e63

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d1dd4e63

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1921 ; free virtual = 7333

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d1dd4e63

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1924 ; free virtual = 7336
Phase 4.3 Placer Reporting | Checksum: 1d1dd4e63

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1924 ; free virtual = 7336

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1924 ; free virtual = 7336

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1924 ; free virtual = 7336
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e74e77f3

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1923 ; free virtual = 7335
Ending Placer Task | Checksum: 1786d01ee

Time (s): cpu = 00:02:14 ; elapsed = 00:00:31 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1923 ; free virtual = 7335
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:20 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1947 ; free virtual = 7358
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 804f9843 ConstDB: 0 ShapeSum: f81d69ab RouteDB: 0
Post Restoration Checksum: NetGraph: 8aa7afca NumContArr: 6f6f3d92 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: fa16ed5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1787 ; free virtual = 7199

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: fa16ed5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1753 ; free virtual = 7166

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: fa16ed5c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1753 ; free virtual = 7166
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b271db58

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1733 ; free virtual = 7145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.714  | TNS=0.000  | WHS=-0.163 | THS=-73.139|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000522261 %
  Global Horizontal Routing Utilization  = 0.000568343 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7638
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7630
  Number of Partially Routed Nets     = 8
  Number of Node Overlaps             = 7

Phase 2 Router Initialization | Checksum: e7152974

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1732 ; free virtual = 7144

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: e7152974

Time (s): cpu = 00:00:38 ; elapsed = 00:00:25 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1732 ; free virtual = 7144
Phase 3 Initial Routing | Checksum: affc67ba

Time (s): cpu = 00:00:49 ; elapsed = 00:00:28 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1717 ; free virtual = 7129

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 452
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.617  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 690b1b91

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133
Phase 4 Rip-up And Reroute | Checksum: 690b1b91

Time (s): cpu = 00:00:57 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 40d320a0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.617  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 40d320a0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 40d320a0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133
Phase 5 Delay and Skew Optimization | Checksum: 40d320a0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 799826b3

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.617  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 493f17e1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133
Phase 6 Post Hold Fix | Checksum: 493f17e1

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17352 %
  Global Horizontal Routing Utilization  = 1.99808 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f8d0e92

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1721 ; free virtual = 7133

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f8d0e92

Time (s): cpu = 00:01:00 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1720 ; free virtual = 7132

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aa51389c

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1719 ; free virtual = 7131

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.617  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1aa51389c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1719 ; free virtual = 7131
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1767 ; free virtual = 7179

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:36 . Memory (MB): peak = 3519.008 ; gain = 0.000 ; free physical = 1767 ; free virtual = 7179
# write_bitstream -force /tmp/tmp.WehHjH/obj/out.bit
Command: write_bitstream -force /tmp/tmp.WehHjH/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][0] input filtern/mconv/multiplied_blue_cache_reg[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][1] input filtern/mconv/multiplied_blue_cache_reg[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][2] input filtern/mconv/multiplied_blue_cache_reg[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[1][0] input filtern/mconv/multiplied_blue_cache_reg[1][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[1][2] input filtern/mconv/multiplied_blue_cache_reg[1][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][0] input filtern/mconv/multiplied_green_cache_reg[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][1] input filtern/mconv/multiplied_green_cache_reg[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][2] input filtern/mconv/multiplied_green_cache_reg[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_green_cache_reg[1][0] input filtern/mconv/multiplied_green_cache_reg[1][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_green_cache_reg[1][2] input filtern/mconv/multiplied_green_cache_reg[1][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][0] input filtern/mconv/multiplied_red_cache_reg[0][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][1] input filtern/mconv/multiplied_red_cache_reg[0][1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][2] input filtern/mconv/multiplied_red_cache_reg[0][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_red_cache_reg[1][0] input filtern/mconv/multiplied_red_cache_reg[1][0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP filtern/mconv/multiplied_red_cache_reg[1][2] input filtern/mconv/multiplied_red_cache_reg[1][2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rgbtohsv_m/h_top_reg input rgbtohsv_m/h_top_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP rotate_m/pixel_addr_out_reg input rotate_m/pixel_addr_out_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/x_proj3 output map/x_proj3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/x_proj4 output map/x_proj4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/x_proj4__0 output map/x_proj4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/y_proj3 output map/y_proj3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/y_proj4 output map/y_proj4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP map/y_proj4__0 output map/y_proj4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_manager/addra1 output p_manager/addra1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP p_manager/addra1__0 output p_manager/addra1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][0] multiplier stage filtern/mconv/multiplied_blue_cache_reg[0][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][1] multiplier stage filtern/mconv/multiplied_blue_cache_reg[0][1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[0][2] multiplier stage filtern/mconv/multiplied_blue_cache_reg[0][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[1][0] multiplier stage filtern/mconv/multiplied_blue_cache_reg[1][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_blue_cache_reg[1][2] multiplier stage filtern/mconv/multiplied_blue_cache_reg[1][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][0] multiplier stage filtern/mconv/multiplied_green_cache_reg[0][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][1] multiplier stage filtern/mconv/multiplied_green_cache_reg[0][1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_green_cache_reg[0][2] multiplier stage filtern/mconv/multiplied_green_cache_reg[0][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_green_cache_reg[1][0] multiplier stage filtern/mconv/multiplied_green_cache_reg[1][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_green_cache_reg[1][2] multiplier stage filtern/mconv/multiplied_green_cache_reg[1][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][0] multiplier stage filtern/mconv/multiplied_red_cache_reg[0][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][1] multiplier stage filtern/mconv/multiplied_red_cache_reg[0][1]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_red_cache_reg[0][2] multiplier stage filtern/mconv/multiplied_red_cache_reg[0][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_red_cache_reg[1][0] multiplier stage filtern/mconv/multiplied_red_cache_reg[1][0]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP filtern/mconv/multiplied_red_cache_reg[1][2] multiplier stage filtern/mconv/multiplied_red_cache_reg[1][2]/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/x_proj3 multiplier stage map/x_proj3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/x_proj4 multiplier stage map/x_proj4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/x_proj4__0 multiplier stage map/x_proj4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/y_proj3 multiplier stage map/y_proj3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/y_proj4 multiplier stage map/y_proj4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP map/y_proj4__0 multiplier stage map/y_proj4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mirror_m/pixel_addr_out_reg multiplier stage mirror_m/pixel_addr_out_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_manager/addra1 multiplier stage p_manager/addra1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP p_manager/addra1__0 multiplier stage p_manager/addra1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP rgbtohsv_m/h_top_reg multiplier stage rgbtohsv_m/h_top_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net mssc/routed_vals_reg[3]_i_2_n_0 is a gated clock net sourced by a combinational pin mssc/routed_vals_reg[3]_i_2/O, cell mssc/routed_vals_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 52 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.WehHjH/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:42 ; elapsed = 00:00:18 . Memory (MB): peak = 3565.953 ; gain = 46.945 ; free physical = 1738 ; free virtual = 7154
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 02:32:33 2022...
