# Design01
# 2017-09-15 17:23:22Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
dont_use_location cancell -1 -1 0
set_location "\I2C_1:bI2C_UDB:m_state_4_split\" 1 3 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "SCL_1(0)" iocell 12 4
set_io "SDA_1(0)" iocell 12 5
set_location "\I2C_1:bI2C_UDB:status_5\" 0 4 0 2
set_location "\I2C_1:bI2C_UDB:status_4\" 1 4 0 3
set_location "\I2C_1:bI2C_UDB:cnt_reset\" 0 5 0 0
set_location "\I2C_1:bI2C_UDB:cs_addr_clkgen_1\" 0 3 0 2
set_location "\I2C_1:bI2C_UDB:cs_addr_clkgen_0\" 1 5 0 1
set_location "\I2C_1:bI2C_UDB:cs_addr_shifter_1\" 1 3 0 1
set_location "\I2C_1:bI2C_UDB:cs_addr_shifter_0\" 0 4 0 0
set_location "\I2C_1:I2C_IRQ\" interrupt -1 -1 0
set_location "\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\" 1 2 6
set_location "\I2C_1:bI2C_UDB:m_state_0_split\" 1 2 1 0
set_location "\I2C_1:bI2C_UDB:StsReg\" 0 3 4
set_location "\I2C_1:bI2C_UDB:Shifter:u0\" 0 4 2
set_location "\I2C_1:bI2C_UDB:Master:ClkGen:u0\" 1 4 2
set_location "\I2C_1:bI2C_UDB:sda_in_reg\" 0 4 1 1
set_location "\I2C_1:bI2C_UDB:m_state_4\" 1 4 0 1
set_location "\I2C_1:bI2C_UDB:m_state_3\" 1 3 0 0
set_location "\I2C_1:bI2C_UDB:m_state_2\" 1 4 1 1
set_location "\I2C_1:bI2C_UDB:m_state_1\" 0 2 1 0
set_location "\I2C_1:bI2C_UDB:m_state_0\" 1 5 1 1
set_location "\I2C_1:bI2C_UDB:status_3\" 0 3 0 0
set_location "\I2C_1:bI2C_UDB:status_2\" 0 5 0 1
set_location "\I2C_1:bI2C_UDB:status_1\" 1 5 1 0
set_location "\I2C_1:bI2C_UDB:status_0\" 0 3 0 1
set_location "\I2C_1:bI2C_UDB:scl_in_reg\" 0 5 1 1
set_location "\I2C_1:bI2C_UDB:scl_in_last_reg\" 0 2 0 2
set_location "\I2C_1:bI2C_UDB:scl_in_last2_reg\" 0 5 1 2
set_location "\I2C_1:bI2C_UDB:sda_in_last_reg\" 0 4 1 0
set_location "\I2C_1:bI2C_UDB:sda_in_last2_reg\" 0 4 0 3
set_location "\I2C_1:bI2C_UDB:clkgen_tc1_reg\" 0 3 0 3
set_location "\I2C_1:bI2C_UDB:lost_arb_reg\" 0 5 1 3
set_location "\I2C_1:bI2C_UDB:m_state_2_split\" 1 2 0 0
set_location "\I2C_1:bI2C_UDB:clkgen_tc2_reg\" 1 4 1 3
set_location "\I2C_1:bI2C_UDB:bus_busy_reg\" 0 2 0 3
set_location "\I2C_1:bI2C_UDB:clk_eq_reg\" 0 5 1 0
set_location "\I2C_1:Net_643_3\" 1 5 0 0
set_location "\I2C_1:sda_x_wire\" 1 4 0 0
set_location "\I2C_1:bI2C_UDB:m_reset\" 1 4 1 2
