

================================================================
== Vitis HLS Report for 'dut_Pipeline_Output_loop'
================================================================
* Date:           Sun Nov 13 17:17:50 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        betweenness.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3537|     3537|  11.778 us|  11.778 us|  3537|  3537|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Output_loop  |     3535|     3535|         3|          1|          1|  3534|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%numVert_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numVert"   --->   Operation 7 'read' 'numVert_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln300_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln300"   --->   Operation 8 'read' 'sext_ln300_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln300_cast = sext i62 %sext_ln300_read"   --->   Operation 9 'sext' 'sext_ln300_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_20, i32 0, i32 0, void @empty_21, i32 32, i32 100000, void @empty_7, void @empty_8, void @empty_21, i32 16, i32 1, i32 256, i32 2, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body223"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i12 %i" [top.cpp:300]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.62ns)   --->   "%icmp_ln300 = icmp_eq  i12 %i_2, i12 3534" [top.cpp:300]   --->   Operation 14 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.74ns)   --->   "%add_ln300 = add i12 %i_2, i12 1" [top.cpp:300]   --->   Operation 15 'add' 'add_ln300' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %icmp_ln300, void %for.body223.split, void %for.end234.exitStub" [top.cpp:300]   --->   Operation 16 'br' 'br_ln300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i12 %i_2" [top.cpp:300]   --->   Operation 17 'zext' 'zext_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln300_1 = zext i12 %i_2" [top.cpp:300]   --->   Operation 18 'zext' 'zext_ln300_1' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln301 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_21" [top.cpp:301]   --->   Operation 19 'specpipeline' 'specpipeline_ln301' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln300 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [top.cpp:300]   --->   Operation 20 'specloopname' 'specloopname_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln304 = icmp_ult  i32 %zext_ln300_1, i32 %numVert_read" [top.cpp:304]   --->   Operation 21 'icmp' 'icmp_ln304' <Predicate = (!icmp_ln300)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %icmp_ln304, void %for.inc231, void %if.then225" [top.cpp:304]   --->   Operation 22 'br' 'br_ln304' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%btwn_buf_addr = getelementptr i32 %btwn_buf, i64 0, i64 %zext_ln300" [top.cpp:305]   --->   Operation 23 'getelementptr' 'btwn_buf_addr' <Predicate = (!icmp_ln300 & icmp_ln304)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.64ns)   --->   "%btwn_buf_load = load i12 %btwn_buf_addr" [top.cpp:305]   --->   Operation 24 'load' 'btwn_buf_load' <Predicate = (!icmp_ln300 & icmp_ln304)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln300 = store i12 %add_ln300, i12 %i" [top.cpp:300]   --->   Operation 25 'store' 'store_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln300 = br void %for.body223" [top.cpp:300]   --->   Operation 26 'br' 'br_ln300' <Predicate = (!icmp_ln300)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln300_cast" [top.cpp:300]   --->   Operation 28 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3534, i64 3534, i64 3534"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/2] (1.64ns)   --->   "%btwn_buf_load = load i12 %btwn_buf_addr" [top.cpp:305]   --->   Operation 30 'load' 'btwn_buf_load' <Predicate = (!icmp_ln300 & icmp_ln304)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3534> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%bitcast_ln305 = bitcast i32 %btwn_buf_load" [top.cpp:305]   --->   Operation 31 'bitcast' 'bitcast_ln305' <Predicate = (icmp_ln304)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.43ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem3_addr, i32 %bitcast_ln305, i4 15" [top.cpp:305]   --->   Operation 32 'write' 'write_ln305' <Predicate = (icmp_ln304)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln306 = br void %for.inc231" [top.cpp:306]   --->   Operation 33 'br' 'br_ln306' <Predicate = (icmp_ln304)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.899ns.

 <State 1>: 1.65ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', top.cpp:300) on local variable 'i' [13]  (0 ns)
	'getelementptr' operation ('btwn_buf_addr', top.cpp:305) [28]  (0 ns)
	'load' operation ('btwn_buf_load', top.cpp:305) on array 'btwn_buf' [29]  (1.65 ns)

 <State 2>: 1.65ns
The critical path consists of the following:
	'load' operation ('btwn_buf_load', top.cpp:305) on array 'btwn_buf' [29]  (1.65 ns)

 <State 3>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln305', top.cpp:305) on port 'gmem3' (top.cpp:305) [31]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
