{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 19 23:03:10 2017 " "Info: Processing started: Fri May 19 23:03:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Universal -c Universal " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off Universal -c Universal" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "univ.out.sdc " "Info: Reading SDC File: 'univ.out.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_fx " "Warning: Node: clk_fx was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 1 " "Warning: (Medium) Rule C104: Clock signal source should drive only clock input ports. Found 1 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " reg_wr " "Warning: Node  \"reg_wr\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "" 0 -1}
{ "Warning" "WDRC_SYNZER_IN_ALL_SIGNAL_BTW_ASYNC_CLK_DOMAIN" "Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain 2 1 " "Warning: (Medium) Rule D102: Multiple data bits that are transferred across asynchronous clock domains are synchronized, but not all bits may be aligned in the receiving clock domain. (Value defined:2). Found 1 asynchronous clock domain interface structure(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " DATA_FX_MUX:\\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X\|reg_num (Bus) " "Warning: Node  \"DATA_FX_MUX:\\GEN_DATA_FX_MUX:0:DATA_FX_MUX_X\|reg_num (Bus)\"" {  } { { "data_fx_mux.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/data_fx_mux.vhd" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 71 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 47 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 47 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " reg_data\[1\] " "Info: Node  \"reg_data\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_wr " "Info: Node  \"reg_wr\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[1\] " "Info: Node  \"reg_addr\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[0\] " "Info: Node  \"reg_addr\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[0\] " "Info: Node  \"reg_data\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[2\] " "Info: Node  \"reg_data\[2\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[3\] " "Info: Node  \"reg_data\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[4\] " "Info: Node  \"reg_data\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[5\] " "Info: Node  \"reg_data\[5\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[4\] " "Info: Node  \"reg_addr\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 169 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[5\] " "Info: Node  \"reg_addr\[5\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 170 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[0\] " "Info: Node  \"ctl_fx\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 158 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[8\] " "Info: Node  \"addr_fx\[8\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 157 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[4\] " "Info: Node  \"ctl_fx\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 162 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[3\] " "Info: Node  \"ctl_fx\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[3\] " "Info: Node  \"addr_fx\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[2\] " "Info: Node  \"addr_fx\[2\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[6\] " "Info: Node  \"addr_fx\[6\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[7\] " "Info: Node  \"addr_fx\[7\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[1\] " "Info: Node  \"addr_fx\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 150 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[0\] " "Info: Node  \"addr_fx\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 149 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[4\] " "Info: Node  \"addr_fx\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[5\] " "Info: Node  \"addr_fx\[5\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[1\] " "Info: Node  \"ctl_fx\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 159 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[2\] " "Info: Node  \"ctl_fx\[2\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 160 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[9\]~9 " "Info: Node (tri-state) \"data_fx\[9\]~9\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " data_dir " "Info: Node  \"data_dir\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[8\]~8 " "Info: Node (tri-state) \"data_fx\[8\]~8\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[11\]~11 " "Info: Node (tri-state) \"data_fx\[11\]~11\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[10\]~10 " "Info: Node (tri-state) \"data_fx\[10\]~10\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " reg_wr " "Info: Node  \"reg_wr\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " clk_fx " "Info: Node  \"clk_fx\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Info: Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 2546 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " "Info: Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap.vhd" "" { Text "/opt/altera/11.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 3311 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[1\] " "Info: Node  \"reg_addr\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 166 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_addr\[0\] " "Info: Node  \"reg_addr\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 165 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[0\] " "Info: Node  \"reg_data\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 171 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " data_dir " "Info: Node  \"data_dir\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[1\] " "Info: Node  \"reg_data\[1\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[3\] " "Info: Node  \"reg_data\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[2\] " "Info: Node  \"reg_data\[2\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[4\] " "Info: Node  \"reg_data\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reg_data\[5\] " "Info: Node  \"reg_data\[5\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[8\] " "Info: Node  \"addr_fx\[8\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 157 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[6\] " "Info: Node  \"addr_fx\[6\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[3\]~3 " "Info: Node (tri-state) \"data_fx\[3\]~3\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[13\]~13 " "Info: Node (tri-state) \"data_fx\[13\]~13\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[3\] " "Info: Node  \"ctl_fx\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 161 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[0\] " "Info: Node  \"ctl_fx\[0\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 158 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ctl_fx\[4\] " "Info: Node  \"ctl_fx\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 162 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[2\] " "Info: Node  \"addr_fx\[2\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[3\] " "Info: Node  \"addr_fx\[3\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[0\]~0 " "Info: Node (tri-state) \"data_fx\[0\]~0\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 84 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[1\]~1 " "Info: Node (tri-state) \"data_fx\[1\]~1\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 85 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[4\]~4 " "Info: Node (tri-state) \"data_fx\[4\]~4\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 88 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[15\]~15 " "Info: Node (tri-state) \"data_fx\[15\]~15\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[7\] " "Info: Node  \"addr_fx\[7\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" "(tri-state) data_fx\[9\]~9 " "Info: Node (tri-state) \"data_fx\[9\]~9\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[4\] " "Info: Node  \"addr_fx\[4\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " addr_fx\[5\] " "Info: Node  \"addr_fx\[5\]\"" {  } { { "univ.vhd" "" { Text "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/univ.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/wojtek/Dropbox/Elektronika/NVMemProg/fpga/Universal/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "97 2 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 97 information messages and 2 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 5 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 19 23:03:13 2017 " "Info: Processing ended: Fri May 19 23:03:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
