<?xml version="1.0" encoding="UTF-8"?>
<<<<<<< HEAD:intellight/prototype/prototype.runs/Intellight_action_ram_1_1_synth_1/gen_run.xml
<GenRun Id="Intellight_action_ram_1_1_synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1669179180">
  <File Type="PA-TCL" Name="Intellight_action_ram_1_1.tcl"/>
  <File Type="REPORTS-TCL" Name="Intellight_action_ram_1_1_reports.tcl"/>
  <File Type="RDS-RDS" Name="Intellight_action_ram_1_1.vds"/>
  <File Type="RDS-DCP" Name="Intellight_action_ram_1_1.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Intellight_action_ram_1_1">
    <File Path="$PSRCDIR/sources_1/bd/Intellight/ip/Intellight_action_ram_1_1/Intellight_action_ram_1_1.xci">
=======
<GenRun Id="top_level_xbar_0_synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1669018381">
  <File Type="PA-TCL" Name="top_level_xbar_0.tcl"/>
  <File Type="REPORTS-TCL" Name="top_level_xbar_0_reports.tcl"/>
  <File Type="RDS-RDS" Name="top_level_xbar_0.vds"/>
  <File Type="RDS-UTIL" Name="top_level_xbar_0_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="top_level_xbar_0_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="top_level_xbar_0.dcp"/>
  <FileSet Name="sources" Type="BlockSrcs" RelSrcDir="$PSRCDIR/top_level_xbar_0">
    <File Path="$PSRCDIR/sources_1/bd/top_level/ip/top_level_xbar_0/top_level_xbar_0.xci">
>>>>>>> parent of ae750207 (shfcuidtf7):intellight/top_level/top_level.runs/top_level_xbar_0_synth_1/gen_run.xml
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Intellight_action_ram_1_1"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="BlockSrcs" RelSrcDir="$PSRCDIR/Intellight_action_ram_1_1">
    <File Path="$PSRCDIR/sources_1/bd/Intellight/ip/Intellight_action_ram_1_1/Intellight_action_ram_1_1.xci">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopModule" Val="Intellight_action_ram_1_1"/>
      <Option Name="UseBlackboxStub" Val="1"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PPRDIR/prototype/prototype.srcs/utils_1/imports/synth_1/Intellight_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
