Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 07:03:30 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/NonUniformILP/fir_SHI_NonUniformILP_12_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.572ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.841ns (25.469%)  route 2.461ns (74.531%))
  Logic Levels:           9  (CARRY8=3 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 6.215 - 4.000 ) 
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    0.408ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.801ns (routing 0.826ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.568ns (routing 0.754ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4706, routed)        1.801     2.738    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X107Y454       FDCE                                         r  Delay1No8_instance/Y_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y454       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.816 r  Delay1No8_instance/Y_reg[6]/Q
                         net (fo=4, routed)           0.569     3.385    Delay1No8_instance/Q[6]
    SLICE_X101Y468       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.474 r  Delay1No8_instance/geqOp_carry_i_13__0/O
                         net (fo=1, routed)           0.009     3.483    Sum10_1_impl_instance/FPAddSubOp_instance/S[3]
    SLICE_X101Y468       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     3.637 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.663    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X101Y469       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.678 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.704    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X101Y470       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.756 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.323     4.079    Delay1No9_instance/CO[0]
    SLICE_X101Y474       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.068     4.147 r  Delay1No9_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.222     4.369    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X100Y474       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     4.514 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.044     4.558    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X100Y474       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     4.658 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.478     5.136    Delay1No8_instance/shiftVal__5[0]
    SLICE_X103Y468       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     5.226 r  Delay1No8_instance/shiftedFracY_d1[8]_i_4__0/O
                         net (fo=1, routed)           0.346     5.572    Delay1No9_instance/Y_reg[0]_0[1]
    SLICE_X101Y470       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.622 r  Delay1No9_instance/shiftedFracY_d1[8]_i_1__0/O
                         net (fo=2, routed)           0.418     6.040    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[8]
    SLICE_X99Y473        FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X2Y7 (CLOCK_ROOT)    net (fo=4706, routed)        1.568     6.215    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X99Y473        FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]/C
                         clock pessimism              0.408     6.623    
                         clock uncertainty           -0.035     6.587    
    SLICE_X99Y473        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     6.612    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[8]
  -------------------------------------------------------------------
                         required time                          6.612    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  0.572    




