Command: vcs -f filelist.f -timescale=1ns/1ps -fsdb -full64 -R +vc +v2k -sverilog \
-debug_acc+all -P /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/novas.tab \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -l compile.log \


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-fsdb' will be deprecated in a future release.  Please use 
  '-debug_acc+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
        Version O-2018.09-1_Full64 -- Fri Aug 12 16:45:36 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file '../rtl/slave_top.v'
Parsing design file '../rtl/apb_slave.v'
Parsing design file '../rtl/apb_slave1.v'
Parsing design file '../rtl/apb_reg.v'
Parsing design file '../rtl/apb_master.v'
Parsing design file '../rtl/apb_protocol.v'
Parsing design file '../rtl/apb_protocol_tb.v'
Top Level Modules:
       apb_protocol_tb
TimeScale is 1 ns / 1 ps

Warning-[TFIPC] Too few instance port connections
../rtl/apb_protocol_tb.v, 76
apb_protocol_tb, "apb_protocol #(.DATA_WIDTH(DATA_WIDTH), .ADDR_WIDTH(ADDR_WIDTH)) dut( .cmd_in (cmd_in),  .cmd_vld (cmd_vld),  .clk (clk),  .rstn (rstn),  .transfer (transfer),  .apb_rdata (apb_rdata),  .cmd_rdy (cmd_rdy));"
  The above instance has fewer port connections than the module definition.
  Please use '+lint=TFIPC-L' to print out detailed information of unconnected 
  ports.

Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module apb_protocol_tb
make[1]: Entering directory `/home/ICer/ic_prjs/APB-master-slaves/sim/csrc'
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic  -Wl,-rpath=/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib \
-L/home/synopsys/vcs-mx/O-2018.09-1/linux64/lib   objs/amcQw_d.o   _14300_archive_1.so \
SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc -lvfs /home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a \
-lvcsnew -lsimprofile -luclinative /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive        _vcs_pli_stub_.o   /home/synopsys/vcs-mx/O-2018.09-1/linux64/lib/vcs_save_restore_new.o \
/home/synopsys/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl -lm  -lc \
-lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/home/ICer/ic_prjs/APB-master-slaves/sim/csrc'
Command: /home/ICer/ic_prjs/APB-master-slaves/sim/./simv +vc +v2k -a compile.log
Chronologic VCS simulator copyright 1991-2018
Contains Synopsys proprietary information.
Compiler version O-2018.09-1_Full64; Runtime version O-2018.09-1_Full64;  Aug 12 16:45 2022
$finish called from file "../rtl/apb_protocol_tb.v", line 38.
$finish at simulation time               540000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 540000 ps
CPU Time:      0.180 seconds;       Data structure size:   0.0Mb
Fri Aug 12 16:45:37 2022
CPU time: .213 seconds to compile + .188 seconds to elab + .146 seconds to link + .193 seconds in simulation
