

================================================================
== Vitis HLS Report for 'receiver_Pipeline_1'
================================================================
* Date:           Sat May 11 11:31:33 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.503 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      238|      238|  1.904 us|  1.904 us|  238|  238|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      236|      236|         1|          1|          1|   236|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      10|     53|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_50_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln50_fu_61_p2  |      icmp|   0|  0|  11|           8|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          16|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_load  |   9|          2|    8|         16|
    |indvar_fu_24                  |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  27|          6|   17|         34|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+---+----+-----+-----------+
    |     Name     | FF| LUT| Bits| Const Bits|
    +--------------+---+----+-----+-----------+
    |ap_CS_fsm     |  1|   0|    1|          0|
    |ap_done_reg   |  1|   0|    1|          0|
    |indvar_fu_24  |  8|   0|    8|          0|
    +--------------+---+----+-----+-----------+
    |Total         | 10|   0|   10|          0|
    +--------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_1|  return value|
|real_output_address0  |  out|    8|   ap_memory|          real_output|         array|
|real_output_ce0       |  out|    1|   ap_memory|          real_output|         array|
|real_output_we0       |  out|    1|   ap_memory|          real_output|         array|
|real_output_d0        |  out|   32|   ap_memory|          real_output|         array|
+----------------------+-----+-----+------------+---------------------+--------------+

