Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_009.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_009.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_009.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at proyecto3_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/proyecto3_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object "LOCKED" differs only in case from object "locked" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v Line: 112
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1889): object "dps_done" differs only in case from object "DPS_DONE" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1889
Info (10281): Verilog HDL Declaration information at altera_pll_reconfig_core.v(1881): object "dps_changed" differs only in case from object "DPS_CHANGED" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altera_pll_reconfig_core.v Line: 1881
Warning (10273): Verilog HDL warning at altr_i2c_condt_det.v(163): extended using "x" or "z" File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v Line: 163
Info (10281): Verilog HDL Declaration information at altr_i2c_condt_det.v(38): object "bus_idle" differs only in case from object "BUS_IDLE" in the same scope File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_condt_det.v Line: 38
Warning (10273): Verilog HDL warning at altr_i2c_rxshifter.v(263): extended using "x" or "z" File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_rxshifter.v Line: 263
Warning (10273): Verilog HDL warning at altr_i2c_txshifter.v(223): extended using "x" or "z" File: C:/Users/DSP-07/Documents/Quartus/project3_copy/proyecto3_system/synthesis/submodules/altr_i2c_txshifter.v Line: 223
