

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s'
================================================================
* Date:           Fri Feb 20 14:05:38 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.329 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    316|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    5|    335|     10|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|    217|    -|
|Register         |        -|    -|    466|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    5|    801|    543|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    4|      1|      1|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_16s_11s_26_2_1_U44  |mul_16s_11s_26_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_11s_26_2_1_U47  |mul_16s_11s_26_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_12s_26_2_1_U43  |mul_16s_12s_26_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_12s_26_2_1_U45  |mul_16s_12s_26_2_1  |        0|   1|  67|   2|    0|
    |mul_16s_12s_26_2_1_U46  |mul_16s_12s_26_2_1  |        0|   1|  67|   2|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   5| 335|  10|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln58_48_fu_632_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_49_fu_543_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_50_fu_518_p2  |         +|   0|  0|  23|          16|           9|
    |add_ln58_51_fu_549_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_52_fu_554_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_53_fu_524_p2  |         +|   0|  0|  19|          12|           8|
    |add_ln58_54_fu_562_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_55_fu_637_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_56_fu_643_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_57_fu_649_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_58_fu_655_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_59_fu_660_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_60_fu_665_p2  |         +|   0|  0|  16|          16|          16|
    |add_ln58_fu_627_p2     |         +|   0|  0|  16|          16|          16|
    |sub_ln73_2_fu_602_p2   |         -|   0|  0|  26|          26|          26|
    |sub_ln73_3_fu_454_p2   |         -|   0|  0|  28|           1|          21|
    |sub_ln73_fu_585_p2     |         -|   0|  0|  26|           1|          26|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 316|         249|         284|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |grp_fu_112_p0            |  17|          4|   16|         64|
    |grp_fu_112_p1            |  17|          4|   12|         48|
    |grp_fu_113_p0            |  17|          4|   16|         64|
    |grp_fu_113_p1            |  17|          4|   11|         44|
    |grp_fu_114_p0            |  17|          4|   16|         64|
    |grp_fu_114_p1            |  17|          4|   12|         48|
    |grp_fu_115_p0            |  21|          5|   16|         80|
    |grp_fu_115_p1            |  21|          5|   12|         60|
    |grp_fu_116_p0            |  17|          4|   16|         64|
    |grp_fu_116_p1            |  17|          4|   11|         44|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 217|         51|  141|        589|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln58_48_reg_832          |  16|   0|   16|          0|
    |add_ln58_50_reg_792          |  16|   0|   16|          0|
    |add_ln58_51_reg_817          |  16|   0|   16|          0|
    |add_ln58_53_reg_797          |  12|   0|   12|          0|
    |add_ln58_54_reg_822          |  16|   0|   16|          0|
    |add_ln58_56_reg_837          |  16|   0|   16|          0|
    |add_ln58_58_reg_842          |  16|   0|   16|          0|
    |ap_CS_fsm                    |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_port_reg_data_1_val       |  16|   0|   16|          0|
    |data_0_val_read_reg_708      |  16|   0|   16|          0|
    |data_2_val_read_reg_702      |  16|   0|   16|          0|
    |reg_402                      |  16|   0|   16|          0|
    |reg_406                      |  16|   0|   16|          0|
    |reg_410                      |  16|   0|   16|          0|
    |sext_ln70_19_reg_727         |  26|   0|   26|          0|
    |sext_ln70_reg_714            |  25|   0|   25|          0|
    |sext_ln73_3_reg_749          |  26|   0|   26|          0|
    |trunc_ln42_48_reg_738        |  15|   0|   15|          0|
    |trunc_ln42_49_reg_761        |  15|   0|   15|          0|
    |trunc_ln42_50_reg_827        |  16|   0|   16|          0|
    |trunc_ln42_51_reg_766        |  16|   0|   16|          0|
    |trunc_ln42_52_reg_771        |  14|   0|   14|          0|
    |trunc_ln42_53_reg_776        |  16|   0|   16|          0|
    |trunc_ln42_54_reg_781        |  14|   0|   14|          0|
    |trunc_ln42_55_reg_802        |  16|   0|   16|          0|
    |trunc_ln42_57_reg_807        |  15|   0|   15|          0|
    |trunc_ln42_59_reg_756        |  11|   0|   11|          0|
    |trunc_ln42_60_reg_812        |  15|   0|   15|          0|
    |trunc_ln_reg_733             |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 466|   0|  466|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                  data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                  data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                  data_2_val|        scalar|
+-------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

