{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 24 16:46:17 2022 " "Info: Processing started: Thu Mar 24 16:46:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 8 " "Info: Parallel compilation is enabled and will use 4 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkm " "Info: Assuming node \"clkm\" is an undefined clock" {  } { { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 352 24 192 368 "clkm" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkm" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 180.05 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 180.05 MHz between source memory \"sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.777 ns 2.777 ns 5.554 ns " "Info: fmax restricted to Clock High delay (2.777 ns) plus Clock Low delay (2.777 ns) : restricted to 5.554 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.641 ns + Longest memory memory " "Info: + Longest memory to memory delay is 3.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X11_Y6 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y6; Fanout = 10; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.641 ns) 3.641 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 2 MEM M4K_X11_Y6 1 " "Info: 2: + IC(0.000 ns) + CELL(3.641 ns) = 3.641 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.641 ns ( 100.00 % ) " "Info: Total cell delay = 3.641 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.819 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.815 ns) 2.819 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\] 3 MEM M4K_X11_Y6 1 " "Info: 3: + IC(0.754 ns) + CELL(0.815 ns) = 2.819 ns; Loc. = M4K_X11_Y6; Fanout = 1; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|q_a\[0\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 68.29 % ) " "Info: Total cell delay = 1.925 ns ( 68.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 31.71 % ) " "Info: Total interconnect delay = 0.894 ns ( 31.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.839 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.835 ns) 2.839 ns sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X11_Y6 10 " "Info: 3: + IC(0.754 ns) + CELL(0.835 ns) = 2.839 ns; Loc. = M4K_X11_Y6; Fanout = 10; MEM Node = 'sinphase:inst3\|altsyncram:altsyncram_component\|altsyncram_4u61:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 68.51 % ) " "Info: Total cell delay = 1.945 ns ( 68.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.894 ns ( 31.49 % ) " "Info: Total interconnect delay = 0.894 ns ( 31.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.641 ns" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 3.641ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.815ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { clk clk~clkctrl sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { clk {} clk~combout {} clk~clkctrl {} sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.140ns 0.754ns } { 0.000ns 1.110ns 0.000ns 0.835ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { sinphase:inst3|altsyncram:altsyncram_component|altsyncram_4u61:auto_generated|q_a[0] {} } { 0.000ns } { 0.109ns } "" } } { "db/altsyncram_4u61.tdf" "" { Text "D:/Desktop/Test2/3/db/altsyncram_4u61.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkm register count:inst\|num\[17\] register count:inst\|fren\[19\] 53.1 MHz 18.832 ns Internal " "Info: Clock \"clkm\" has Internal fmax of 53.1 MHz between source register \"count:inst\|num\[17\]\" and destination register \"count:inst\|fren\[19\]\" (period= 18.832 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.197 ns + Longest register register " "Info: + Longest register to register delay is 9.197 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:inst\|num\[17\] 1 REG LCFF_X18_Y4_N15 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 12; REG Node = 'count:inst\|num\[17\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:inst|num[17] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(4.712 ns) 6.206 ns count:inst\|lpm_mult:Mult0\|mult_9111:auto_generated\|mac_mult1~DATAOUT20 2 COMB DSPMULT_X16_Y5_N0 1 " "Info: 2: + IC(1.494 ns) + CELL(4.712 ns) = 6.206 ns; Loc. = DSPMULT_X16_Y5_N0; Fanout = 1; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_9111:auto_generated\|mac_mult1~DATAOUT20'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.206 ns" { count:inst|num[17] count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 } "NODE_NAME" } } { "db/mult_9111.tdf" "" { Text "D:/Desktop/Test2/3/db/mult_9111.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 6.602 ns count:inst\|lpm_mult:Mult0\|mult_9111:auto_generated\|mac_out2~DATAOUT20 3 COMB DSPOUT_X16_Y5_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.396 ns) = 6.602 ns; Loc. = DSPOUT_X16_Y5_N2; Fanout = 2; COMB Node = 'count:inst\|lpm_mult:Mult0\|mult_9111:auto_generated\|mac_out2~DATAOUT20'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 } "NODE_NAME" } } { "db/mult_9111.tdf" "" { Text "D:/Desktop/Test2/3/db/mult_9111.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.385 ns) + CELL(0.596 ns) 8.583 ns count:inst\|fren\[18\]~9 4 COMB LCCOMB_X15_Y4_N6 1 " "Info: 4: + IC(1.385 ns) + CELL(0.596 ns) = 8.583 ns; Loc. = LCCOMB_X15_Y4_N6; Fanout = 1; COMB Node = 'count:inst\|fren\[18\]~9'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.981 ns" { count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 count:inst|fren[18]~9 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 9.089 ns count:inst\|fren\[19\]~10 5 COMB LCCOMB_X15_Y4_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 9.089 ns; Loc. = LCCOMB_X15_Y4_N8; Fanout = 1; COMB Node = 'count:inst\|fren\[19\]~10'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:inst|fren[18]~9 count:inst|fren[19]~10 } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.197 ns count:inst\|fren\[19\] 6 REG LCFF_X15_Y4_N9 1 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 9.197 ns; Loc. = LCFF_X15_Y4_N9; Fanout = 1; REG Node = 'count:inst\|fren\[19\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:inst|fren[19]~10 count:inst|fren[19] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.318 ns ( 68.70 % ) " "Info: Total cell delay = 6.318 ns ( 68.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.879 ns ( 31.30 % ) " "Info: Total interconnect delay = 2.879 ns ( 31.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.197 ns" { count:inst|num[17] count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 count:inst|fren[18]~9 count:inst|fren[19]~10 count:inst|fren[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.197 ns" { count:inst|num[17] {} count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 {} count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 {} count:inst|fren[18]~9 {} count:inst|fren[19]~10 {} count:inst|fren[19] {} } { 0.000ns 1.494ns 0.000ns 1.385ns 0.000ns 0.000ns } { 0.000ns 4.712ns 0.396ns 0.596ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.045 ns - Smallest " "Info: - Smallest clock skew is 0.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 4.198 ns + Shortest register " "Info: + Shortest clock path from clock \"clkm\" to destination register is 4.198 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 40 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 352 24 192 368 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.578 ns) + CELL(0.666 ns) 4.198 ns count:inst\|fren\[19\] 2 REG LCFF_X15_Y4_N9 1 " "Info: 2: + IC(2.578 ns) + CELL(0.666 ns) = 4.198 ns; Loc. = LCFF_X15_Y4_N9; Fanout = 1; REG Node = 'count:inst\|fren\[19\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clkm count:inst|fren[19] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 38.59 % ) " "Info: Total cell delay = 1.620 ns ( 38.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.578 ns ( 61.41 % ) " "Info: Total interconnect delay = 2.578 ns ( 61.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { clkm count:inst|fren[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { clkm {} clkm~combout {} count:inst|fren[19] {} } { 0.000ns 0.000ns 2.578ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm source 4.153 ns - Longest register " "Info: - Longest clock path from clock \"clkm\" to source register is 4.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 40 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 352 24 192 368 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.533 ns) + CELL(0.666 ns) 4.153 ns count:inst\|num\[17\] 2 REG LCFF_X18_Y4_N15 12 " "Info: 2: + IC(2.533 ns) + CELL(0.666 ns) = 4.153 ns; Loc. = LCFF_X18_Y4_N15; Fanout = 12; REG Node = 'count:inst\|num\[17\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.199 ns" { clkm count:inst|num[17] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 39.01 % ) " "Info: Total cell delay = 1.620 ns ( 39.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.533 ns ( 60.99 % ) " "Info: Total interconnect delay = 2.533 ns ( 60.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { clkm count:inst|num[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { clkm {} clkm~combout {} count:inst|num[17] {} } { 0.000ns 0.000ns 2.533ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { clkm count:inst|fren[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { clkm {} clkm~combout {} count:inst|fren[19] {} } { 0.000ns 0.000ns 2.578ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { clkm count:inst|num[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { clkm {} clkm~combout {} count:inst|num[17] {} } { 0.000ns 0.000ns 2.533ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.197 ns" { count:inst|num[17] count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 count:inst|fren[18]~9 count:inst|fren[19]~10 count:inst|fren[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.197 ns" { count:inst|num[17] {} count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_mult1~DATAOUT20 {} count:inst|lpm_mult:Mult0|mult_9111:auto_generated|mac_out2~DATAOUT20 {} count:inst|fren[18]~9 {} count:inst|fren[19]~10 {} count:inst|fren[19] {} } { 0.000ns 1.494ns 0.000ns 1.385ns 0.000ns 0.000ns } { 0.000ns 4.712ns 0.396ns 0.596ns 0.506ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.198 ns" { clkm count:inst|fren[19] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.198 ns" { clkm {} clkm~combout {} count:inst|fren[19] {} } { 0.000ns 0.000ns 2.578ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.153 ns" { clkm count:inst|num[17] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.153 ns" { clkm {} clkm~combout {} count:inst|num[17] {} } { 0.000ns 0.000ns 2.533ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "print:inst4\|out\[10\] control clk 5.694 ns register " "Info: tsu for register \"print:inst4\|out\[10\]\" (data pin = \"control\", clock pin = \"clk\") is 5.694 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.485 ns + Longest pin register " "Info: + Longest pin to register delay is 8.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns control 1 PIN PIN_27 20 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_27; Fanout = 20; PIN Node = 'control'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 488 24 192 504 "control" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.771 ns) + CELL(0.651 ns) 8.377 ns print:inst4\|out~29 2 COMB LCCOMB_X15_Y3_N22 1 " "Info: 2: + IC(6.771 ns) + CELL(0.651 ns) = 8.377 ns; Loc. = LCCOMB_X15_Y3_N22; Fanout = 1; COMB Node = 'print:inst4\|out~29'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.422 ns" { control print:inst4|out~29 } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.485 ns print:inst4\|out\[10\] 3 REG LCFF_X15_Y3_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.485 ns; Loc. = LCFF_X15_Y3_N23; Fanout = 1; REG Node = 'print:inst4\|out\[10\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { print:inst4|out~29 print:inst4|out[10] } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.714 ns ( 20.20 % ) " "Info: Total cell delay = 1.714 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.771 ns ( 79.80 % ) " "Info: Total interconnect delay = 6.771 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { control print:inst4|out~29 print:inst4|out[10] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { control {} control~combout {} print:inst4|out~29 {} print:inst4|out[10] {} } { 0.000ns 0.000ns 6.771ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.751 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.751 ns print:inst4\|out\[10\] 3 REG LCFF_X15_Y3_N23 1 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X15_Y3_N23; Fanout = 1; REG Node = 'print:inst4\|out\[10\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl print:inst4|out[10] } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl print:inst4|out[10] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} print:inst4|out[10] {} } { 0.000ns 0.000ns 0.140ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.485 ns" { control print:inst4|out~29 print:inst4|out[10] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.485 ns" { control {} control~combout {} print:inst4|out~29 {} print:inst4|out[10] {} } { 0.000ns 0.000ns 6.771ns 0.000ns } { 0.000ns 0.955ns 0.651ns 0.108ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl print:inst4|out[10] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} print:inst4|out[10] {} } { 0.000ns 0.000ns 0.140ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[16\] print:inst4\|out\[16\] 9.217 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[16\]\" through register \"print:inst4\|out\[16\]\" is 9.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.751 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G6 66 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G6; Fanout = 66; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.666 ns) 2.751 ns print:inst4\|out\[16\] 3 REG LCFF_X15_Y3_N11 1 " "Info: 3: + IC(0.835 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 1; REG Node = 'print:inst4\|out\[16\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { clk~clkctrl print:inst4|out[16] } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.56 % ) " "Info: Total cell delay = 1.776 ns ( 64.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 35.44 % ) " "Info: Total interconnect delay = 0.975 ns ( 35.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl print:inst4|out[16] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} print:inst4|out[16] {} } { 0.000ns 0.000ns 0.140ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.162 ns + Longest register pin " "Info: + Longest register to pin delay is 6.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns print:inst4\|out\[16\] 1 REG LCFF_X15_Y3_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y3_N11; Fanout = 1; REG Node = 'print:inst4\|out\[16\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { print:inst4|out[16] } "NODE_NAME" } } { "print.v" "" { Text "D:/Desktop/Test2/3/print.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.926 ns) + CELL(3.236 ns) 6.162 ns out\[16\] 2 PIN PIN_112 0 " "Info: 2: + IC(2.926 ns) + CELL(3.236 ns) = 6.162 ns; Loc. = PIN_112; Fanout = 0; PIN Node = 'out\[16\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { print:inst4|out[16] out[16] } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 368 656 832 384 "out\[19..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 52.52 % ) " "Info: Total cell delay = 3.236 ns ( 52.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.926 ns ( 47.48 % ) " "Info: Total interconnect delay = 2.926 ns ( 47.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { print:inst4|out[16] out[16] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { print:inst4|out[16] {} out[16] {} } { 0.000ns 2.926ns } { 0.000ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { clk clk~clkctrl print:inst4|out[16] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { clk {} clk~combout {} clk~clkctrl {} print:inst4|out[16] {} } { 0.000ns 0.000ns 0.140ns 0.835ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.162 ns" { print:inst4|out[16] out[16] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.162 ns" { print:inst4|out[16] {} out[16] {} } { 0.000ns 2.926ns } { 0.000ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk DAC 6.467 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"DAC\" is 6.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_90 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_90; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 192 24 192 208 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.301 ns) + CELL(3.056 ns) 6.467 ns DAC 2 PIN PIN_9 0 " "Info: 2: + IC(2.301 ns) + CELL(3.056 ns) = 6.467 ns; Loc. = PIN_9; Fanout = 0; PIN Node = 'DAC'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.357 ns" { clk DAC } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 168 688 864 184 "DAC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.166 ns ( 64.42 % ) " "Info: Total cell delay = 4.166 ns ( 64.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.301 ns ( 35.58 % ) " "Info: Total interconnect delay = 2.301 ns ( 35.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { clk DAC } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { clk {} clk~combout {} DAC {} } { 0.000ns 0.000ns 2.301ns } { 0.000ns 1.110ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "count:inst\|num\[9\] car clkm -3.499 ns register " "Info: th for register \"count:inst\|num\[9\]\" (data pin = \"car\", clock pin = \"clkm\") is -3.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkm destination 4.161 ns + Longest register " "Info: + Longest clock path from clock \"clkm\" to destination register is 4.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns clkm 1 CLK PIN_43 40 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_43; Fanout = 40; CLK Node = 'clkm'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkm } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 352 24 192 368 "clkm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.541 ns) + CELL(0.666 ns) 4.161 ns count:inst\|num\[9\] 2 REG LCFF_X18_Y5_N31 20 " "Info: 2: + IC(2.541 ns) + CELL(0.666 ns) = 4.161 ns; Loc. = LCFF_X18_Y5_N31; Fanout = 20; REG Node = 'count:inst\|num\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.207 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 38.93 % ) " "Info: Total cell delay = 1.620 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.541 ns ( 61.07 % ) " "Info: Total interconnect delay = 2.541 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.161 ns" { clkm {} clkm~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 2.541ns } { 0.000ns 0.954ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.966 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.966 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns car 1 PIN PIN_26 20 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 20; PIN Node = 'car'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { car } "NODE_NAME" } } { "demo.bdf" "" { Schematic "D:/Desktop/Test2/3/demo.bdf" { { 416 24 192 432 "car" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.189 ns) + CELL(0.822 ns) 7.966 ns count:inst\|num\[9\] 2 REG LCFF_X18_Y5_N31 20 " "Info: 2: + IC(6.189 ns) + CELL(0.822 ns) = 7.966 ns; Loc. = LCFF_X18_Y5_N31; Fanout = 20; REG Node = 'count:inst\|num\[9\]'" {  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.011 ns" { car count:inst|num[9] } "NODE_NAME" } } { "count.v" "" { Text "D:/Desktop/Test2/3/count.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.777 ns ( 22.31 % ) " "Info: Total cell delay = 1.777 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.189 ns ( 77.69 % ) " "Info: Total interconnect delay = 6.189 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.966 ns" { car count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.966 ns" { car {} car~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 6.189ns } { 0.000ns 0.955ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.161 ns" { clkm count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.161 ns" { clkm {} clkm~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 2.541ns } { 0.000ns 0.954ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.966 ns" { car count:inst|num[9] } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.966 ns" { car {} car~combout {} count:inst|num[9] {} } { 0.000ns 0.000ns 6.189ns } { 0.000ns 0.955ns 0.822ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 24 16:46:17 2022 " "Info: Processing ended: Thu Mar 24 16:46:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
