{
   guistr: "# # String gsaved with Nlview 6.6.8  2016-12-21 bk=1.3817 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port clkwiz_sysclks_clk_out2 -pg 1 -y 60 -defaultsOSRD
preplace port u_ocl_region_M00_AXI -pg 1 -y 170 -defaultsOSRD
preplace port dma_pcie_axi_aclk -pg 1 -y 390 -defaultsOSRD
preplace port u_ocl_region_M02_AXI -pg 1 -y 230 -defaultsOSRD
preplace port interconnect_aximm_host_M04_AXI -pg 1 -y 1360 -defaultsOSRD
preplace port clkwiz_kernel_clk_out1 -pg 1 -y 310 -defaultsOSRD
preplace port u_ocl_region_M01_AXI -pg 1 -y 210 -defaultsOSRD
preplace port interconnect_axilite_M01_AXI -pg 1 -y 40 -defaultsOSRD
preplace port u_ocl_region_M03_AXI -pg 1 -y 250 -defaultsOSRD
preplace port regslice_data_M_AXI -pg 1 -y 190 -defaultsOSRD
preplace port interconnect_axilite_M02_AXI -pg 1 -y 1410 -defaultsOSRD
preplace port clkwiz_sysclks_clk_out1 -pg 1 -y 1430 -defaultsOSRD
preplace portBus psreset_gate_pr_apmclk_interconnect_aresetn -pg 1 -y 1450 -defaultsOSRD
preplace portBus psreset_gate_pr_data_interconnect_aresetn -pg 1 -y 410 -defaultsOSRD
preplace portBus psreset_gate_pr_kernel_interconnect_axiresetn -pg 1 -y 330 -defaultsOSRD
preplace portBus psreset_gate_pr_control_interconnect_aresetn -pg 1 -y 80 -defaultsOSRD
preplace inst regslice_fifo_b -pg 1 -lvl 2 -y 1430 -defaultsOSRD
preplace inst regslice_apm_a -pg 1 -lvl 1 -y 60 -defaultsOSRD
preplace inst regslice_apm_b -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace inst xilmonitor_apm -pg 1 -lvl 3 -y 730 -defaultsOSRD
preplace inst xilmonitor_subset0 -pg 1 -lvl 4 -y 1440 -defaultsOSRD
preplace inst xilmonitor_fifo0 -pg 1 -lvl 5 -y 1360 -defaultsOSRD
preplace inst regslice_fifo_a -pg 1 -lvl 1 -y 1430 -defaultsOSRD
preplace netloc xilmonitor_apm_M_AXIS 1 3 1 870
preplace netloc Conn1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc axi_register_slice_0_M_AXI 1 2 1 580
preplace netloc S_AXI_FULL_1 1 0 5 NJ 1360 NJ 1360 NJ 1360 NJ 1360 NJ
preplace netloc Conn2 1 0 3 NJ 210 NJ 210 NJ
preplace netloc s_axi_aclk_1 1 0 5 30 1500 280 1500 560 1440 860 1370 1190J
preplace netloc Conn3 1 0 3 NJ 230 NJ 230 NJ
preplace netloc s_axi_aresetn_1 1 0 5 20 1510 290 1510 580 1510 870 1510 1210J
preplace netloc s_axi_aclk_2 1 0 3 30 130 270 150 570
preplace netloc Conn4 1 0 3 NJ 250 NJ 250 NJ
preplace netloc xilmonitor_subset0_M_AXIS 1 4 1 1200
preplace netloc Conn5 1 0 3 NJ 190 NJ 190 NJ
preplace netloc core_aclk_1 1 0 3 NJ 310 NJ 310 580
preplace netloc interconnect_axilite_M01_AXI_1 1 0 1 NJ
preplace netloc m_axis_aresetn_1 1 0 3 NJ 330 NJ 330 560
preplace netloc ext_clk_1_1 1 0 3 NJ 390 NJ 390 570
preplace netloc slot_1_axi_aresetn_1 1 0 3 20 140 280 160 530
preplace netloc regslice_apm_a_M_AXI 1 1 1 N
preplace netloc interconnect_axilite_M02_AXI_1 1 0 1 NJ
preplace netloc axi_register_slice_0_M_AXI1 1 1 1 270
preplace netloc slot_1_axi_aresetn_2 1 0 3 NJ 410 NJ 410 550
preplace netloc axi_register_slice_1_M_AXI 1 2 3 540J 100 NJ 100 1190
levelinfo -pg 1 0 150 410 720 1030 1380 1560 -top -10 -bot 1520
",
}

