#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Apr 28 11:48:56 2016
# Process ID: 3392
# Log file: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/vivado.log
# Journal file: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.xpr
INFO: [Project 1-313] Project file moved from '/home/INTRA/rauno.padari/workspace/audio-mixer/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 5780.176 ; gain = 136.953 ; free physical = 11360 ; free virtual = 15692
open_bd_design {/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:zed_audio:1.0 - zed_audio_0
Adding component instance block -- user.org:user:audio_to_axi:1.0 - audio_to_axi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <audio_mixer> from BD file </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6122.844 ; gain = 340.668 ; free physical = 11293 ; free virtual = 15599
open_bd_design {/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd}
open_bd_design {/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd}
close_bd_design [get_bd_designs audio_mixer]
ipx::edit_ip_in_project -upgrade true -name audio_to_axi_v1_0_v1_0_project -directory /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.tmp/audio_to_axi_v1_0_v1_0_project /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
update_compile_order -fileset sim_1
current_project audio-mixer
open_bd_design {/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- user.org:user:zed_audio:1.0 - zed_audio_0
Adding component instance block -- user.org:user:audio_to_axi:1.0 - audio_to_axi_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Successfully read diagram <audio_mixer> from BD file </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd>
current_project audio_to_axi_v1_0_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project audio-mixer
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells audio_to_axi_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv user.org:user:audio_to_axi:1.0 audio_to_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins audio_to_axi_0/S00_AXI]
</audio_to_axi_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells audio_to_axi_0]
current_project audio_to_axi_v1_0_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.tmp/audio_to_axi_v1_0_v1_0_project/audio_to_axi_v1_0_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.tmp/audio_to_axi_v1_0_v1_0_project/audio_to_axi_v1_0_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Thu Apr 28 12:50:48 2016. For additional details about this file, please refer to the WebTalk help file at /cad/x_15/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 28 12:50:48 2016...
update_ip_catalog -rebuild -repo_path /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv user.org:user:audio_to_axi:1.0 audio_to_axi_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins audio_to_axi_0/S00_AXI]
</audio_to_axi_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000[ 64K ]>
connect_bd_net [get_bd_pins zed_audio_0/line_in_l] [get_bd_pins audio_to_axi_0/line_in_l]
connect_bd_net [get_bd_pins zed_audio_0/line_in_r] [get_bd_pins audio_to_axi_0/line_in_r]
connect_bd_net [get_bd_pins zed_audio_0/new_sample] [get_bd_pins audio_to_axi_0/new_sample_in]
save_bd_design
WARNING: [BD 41-597] NET <hphone_l_valid_1> has no source
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
validate_bd_design
INFO: [Ipptcl 7-578] No Compatible Board Interface found.Board Tab not created
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_l_valid
/zed_audio_0/hphone_r
/zed_audio_0/hphone_r_valid_dummy

connect_bd_net [get_bd_pins audio_to_axi_0/new_sample_out] [get_bd_pins processing_system7_0/IRQ_F2P]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_l_valid
/zed_audio_0/hphone_r
/zed_audio_0/hphone_r_valid_dummy

startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net -net [get_bd_nets hphone_l_valid_1] [get_bd_pins xlconstant_0/dout]
save_bd_design
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

save_bd_design
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'audio_mixer_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
[Thu Apr 28 12:55:25 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/synth_1/runme.log
[Thu Apr 28 12:55:25 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 6122.844 ; gain = 0.000 ; free physical = 10893 ; free virtual = 15318
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
create_peripheral user.org user axi_to_audio 1.0 -dir /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:axi_to_audio:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:axi_to_audio:1.0]
write_peripheral [ipx::find_open_core user.org:user:axi_to_audio:1.0]
set_property  ip_repo_paths  {/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0 /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0 /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
ipx::edit_ip_in_project -upgrade true -name edit_axi_to_audio_v1_0 -directory /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
update_compile_order -fileset sim_1
current_project audio-mixer
ipx::edit_ip_in_project -upgrade true -name audio_to_axi_v1_0_project -directory /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.tmp/audio_to_axi_v1_0_project /home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_15/Vivado/2015.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project audio-mixer
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
report_ip_status -name ip_status
current_project audio_to_axi_v1_0_project
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
ERROR: [BD 5-104] A block design must be open to run this command. Please create/open a block design.
ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
ERROR: [BD 41-1273] Error running can_apply_rule TCL procedure: ERROR: [Common 17-39] 'get_bd_intf_pins' failed due to earlier errors.
    is_intf_pin Line 3
current_project audio-mixer
ERROR: [Vivado 12-106] *** Exception: java.lang.IndexOutOfBoundsException: Index: 0, Size: 0 (See /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/vivado_pid3392.debug)
upgrade_ip -vlnv user.org:user:audio_to_axi:1.0 [get_ips  audio_mixer_audio_to_axi_0_2]
Upgrading '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd'
INFO: [IP_Flow 19-1972] Upgraded audio_mixer_audio_to_axi_0_2 from audio_to_axi_v1.0 1.0 to audio_to_axi_v1.0 1.0
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_audio_to_axi_0_2/audio_mixer_audio_to_axi_0_2.upgrade_log'.
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
report_ip_status -name ip_status 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

save_bd_design
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'audio_mixer_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/zed_audio_0/hphone_l
/zed_audio_0/hphone_r

VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
[Thu Apr 28 13:13:20 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/synth_1/runme.log
[Thu Apr 28 13:13:20 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 6122.844 ; gain = 0.000 ; free physical = 10786 ; free virtual = 15193
current_project edit_axi_to_audio_v1_0
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-2418] Expression "((C_S00_AXI_DATA_WIDTH / 8) - 1)": Will not convert operator '/' to XPATH 'div' to allow integer division if applicable.
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
startgroup
current_project audio-mixer
create_bd_cell -type ip -vlnv user.org:user:axi_to_audio:1.0 axi_to_audio_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins axi_to_audio_0/S00_AXI]
</axi_to_audio_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000[ 64K ]>
current_project edit_axi_to_audio_v1_0
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project audio-mixer
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/axi_to_audio/axi_to_audio_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/audio_to_axi/audio_to_axi_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/ip_repo/zedboard_audio'.
report_ip_status -name ip_status
current_project edit_axi_to_audio_v1_0
current_project audio-mixer
upgrade_ip -vlnv user.org:user:axi_to_audio:1.0 [get_ips  audio_mixer_axi_to_audio_0_0]
Upgrading '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd'
INFO: [IP_Flow 19-1972] Upgraded audio_mixer_axi_to_audio_0_0 from axi_to_audio_v1.0 1.0 to axi_to_audio_v1.0 1.0
CRITICAL WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading IP 'audio_mixer_axi_to_audio_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3471] Wrote upgrade log to '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_axi_to_audio_0_0/audio_mixer_axi_to_audio_0_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'audio_mixer_axi_to_audio_0_0' has identified issues that may require user intervention. Please review the upgrade log '/home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/ip/audio_mixer_axi_to_audio_0_0/audio_mixer_axi_to_audio_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
connect_bd_net [get_bd_pins axi_to_audio_0/hphone_l] [get_bd_pins zed_audio_0/hphone_l]
connect_bd_net [get_bd_pins axi_to_audio_0/hphone_r] [get_bd_pins zed_audio_0/hphone_r]
save_bd_design
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
validate_bd_design
save_bd_design
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_axi_to_audio_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_to_audio_0 .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_xbar_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'audio_mixer_xbar_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'...
WARNING: [IP_Flow 19-1687] The current project language is set to VHDL. However IP 'audio_mixer_auto_pc_0' does not support 'VHDL Synthesis' output products, delivering 'Verilog Synthesis' output products instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
INFO: [BD 41-1662] The design 'audio_mixer.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.vhd
VHDL Output written to : /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer_wrapper.vhd
Wrote  : </home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/audio_mixer.bd> 
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_processing_system7_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_zed_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zed_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'audio_mixer_rst_processing_system7_0_100M_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_audio_to_axi_0_2'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_to_axi_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_xlconstant_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_axi_to_audio_0_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_to_audio_0 .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_xbar_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'audio_mixer_auto_pc_0'. Target already exists and is up to date.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer.hwh
Generated Block Design Tcl file /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hw_handoff/audio_mixer_bd.tcl
Generated Hardware Definition File /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.srcs/sources_1/bd/audio_mixer/hdl/audio_mixer.hwdef
[Thu Apr 28 13:25:13 2016] Launched synth_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/synth_1/runme.log
[Thu Apr 28 13:25:13 2016] Launched impl_1...
Run output will be captured here: /home/INTRA/rauno.padari/workspace/soc-audio-mixer/vivado/audio-mixer.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 6136.969 ; gain = 14.125 ; free physical = 10745 ; free virtual = 15150
