# Note
```
guid: hPU(U1xKx#
notetype: Basic
```

### Tags
```
```

## Front
Verilog: Simulation and Synthesis

## Back
Simulation: Testing inputs verify outputs
Synthesis: Generate the gates.
