{"Source Block": ["hdl/projects/fmcjesdadc1/a5gt/system_top.v@208:219@HdlStmAssign", "  wire              rx_pll_locked_s;\n  wire    [ 15:0]   rx_xcvr_status_s;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  altddio_out #(.width(1)) i_eth_tx_clk_out (\n    .aset (1'b0),\n    .sset (1'b0),\n    .sclr (1'b0),\n"], "Clone Blocks": [["hdl/projects/ad9671_fmc/a5gt/system_top.v@243:254", "  wire    [ 15:0]   rx_xcvr_status_s;\n  wire    [  1:0]   rx_data_sof;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  altddio_out #(.width(1)) i_eth_tx_clk_out (\n    .aset (1'b0),\n    .sset (1'b0),\n    .sclr (1'b0),\n"], ["hdl/projects/usdrx1/a5gt/system_top.v@283:294", "  wire    [  3:0]   sync_raddr;\n  wire              sync_signal;\n\n  // ethernet transmit clock\n\n  assign eth_tx_clk = (eth_tx_mode_1g_s == 1'b1) ? sys_125m_clk :\n    (eth_tx_mode_10m_100m_n_s == 1'b0) ? sys_25m_clk : sys_2m5_clk;\n\n  altddio_out #(.width(1)) i_eth_tx_clk_out (\n    .aset (1'b0),\n    .sset (1'b0),\n    .sclr (1'b0),\n"]], "Diff Content": {"Delete": [], "Add": [[214, "  assign eth_phy_resetn = phy_rst_reg;\n"], [214, "  always@ (posedge eth_mdc) begin\n"], [214, "    phy_rst_cnt <= phy_rst_cnt +1;\n"], [214, "    if (phy_rst_cnt == 4'h0) begin\n"], [214, "      phy_rst_reg <= sys_pll_locked_s;\n"], [214, "    end\n"], [214, "  end\n"]]}}