{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 18:29:45 2016 " "Info: Processing started: Mon May 16 18:29:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off seven_Segment -c seven_Segment --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off seven_Segment -c seven_Segment --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[0\]\$latch " "Warning: Node \"outputs\[0\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[1\]\$latch " "Warning: Node \"outputs\[1\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[2\]\$latch " "Warning: Node \"outputs\[2\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[3\]\$latch " "Warning: Node \"outputs\[3\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[4\]\$latch " "Warning: Node \"outputs\[4\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[5\]\$latch " "Warning: Node \"outputs\[5\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "outputs\[6\]\$latch " "Warning: Node \"outputs\[6\]\$latch\" is a latch" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inputs\[0\] " "Info: Assuming node \"inputs\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inputs\[2\] " "Info: Assuming node \"inputs\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inputs\[3\] " "Info: Assuming node \"inputs\[3\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "inputs\[1\] " "Info: Assuming node \"inputs\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux7~0 " "Info: Detected gated clock \"Mux7~0\" as buffer" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "outputs\[5\]\$latch inputs\[2\] inputs\[1\] 2.928 ns register " "Info: tsu for register \"outputs\[5\]\$latch\" (data pin = \"inputs\[2\]\", clock pin = \"inputs\[1\]\") is 2.928 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.752 ns + Longest pin register " "Info: + Longest pin to register delay is 7.752 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns inputs\[2\] 1 CLK PIN_N3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 8; CLK Node = 'inputs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[2] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.525 ns) + CELL(0.521 ns) 6.890 ns Mux5~3 2 COMB LCCOMB_X1_Y8_N12 1 " "Info: 2: + IC(5.525 ns) + CELL(0.521 ns) = 6.890 ns; Loc. = LCCOMB_X1_Y8_N12; Fanout = 1; COMB Node = 'Mux5~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.046 ns" { inputs[2] Mux5~3 } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.545 ns) 7.752 ns outputs\[5\]\$latch 3 REG LCCOMB_X1_Y8_N28 1 " "Info: 3: + IC(0.317 ns) + CELL(0.545 ns) = 7.752 ns; Loc. = LCCOMB_X1_Y8_N28; Fanout = 1; REG Node = 'outputs\[5\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.862 ns" { Mux5~3 outputs[5]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.910 ns ( 24.64 % ) " "Info: Total cell delay = 1.910 ns ( 24.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.842 ns ( 75.36 % ) " "Info: Total interconnect delay = 5.842 ns ( 75.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { inputs[2] Mux5~3 outputs[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.752 ns" { inputs[2] {} inputs[2]~combout {} Mux5~3 {} outputs[5]$latch {} } { 0.000ns 0.000ns 5.525ns 0.317ns } { 0.000ns 0.844ns 0.521ns 0.545ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.000 ns + " "Info: + Micro setup delay of destination is 1.000 ns" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inputs\[1\] destination 5.824 ns - Shortest register " "Info: - Shortest clock path from clock \"inputs\[1\]\" to destination register is 5.824 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inputs\[1\] 1 CLK PIN_R1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R1; Fanout = 8; CLK Node = 'inputs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[1] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.544 ns) 2.274 ns Mux7~0 2 COMB LCCOMB_X1_Y8_N18 1 " "Info: 2: + IC(0.866 ns) + CELL(0.544 ns) = 2.274 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { inputs[1] Mux7~0 } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.000 ns) 4.236 ns Mux7~0clkctrl 3 COMB CLKCTRL_G14 7 " "Info: 3: + IC(1.962 ns) + CELL(0.000 ns) = 4.236 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.178 ns) 5.824 ns outputs\[5\]\$latch 4 REG LCCOMB_X1_Y8_N28 1 " "Info: 4: + IC(1.410 ns) + CELL(0.178 ns) = 5.824 ns; Loc. = LCCOMB_X1_Y8_N28; Fanout = 1; REG Node = 'outputs\[5\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Mux7~0clkctrl outputs[5]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.586 ns ( 27.23 % ) " "Info: Total cell delay = 1.586 ns ( 27.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.238 ns ( 72.77 % ) " "Info: Total interconnect delay = 4.238 ns ( 72.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { inputs[1] Mux7~0 Mux7~0clkctrl outputs[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { inputs[1] {} inputs[1]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[5]$latch {} } { 0.000ns 0.000ns 0.866ns 1.962ns 1.410ns } { 0.000ns 0.864ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.752 ns" { inputs[2] Mux5~3 outputs[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.752 ns" { inputs[2] {} inputs[2]~combout {} Mux5~3 {} outputs[5]$latch {} } { 0.000ns 0.000ns 5.525ns 0.317ns } { 0.000ns 0.844ns 0.521ns 0.545ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.824 ns" { inputs[1] Mux7~0 Mux7~0clkctrl outputs[5]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.824 ns" { inputs[1] {} inputs[1]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[5]$latch {} } { 0.000ns 0.000ns 0.866ns 1.962ns 1.410ns } { 0.000ns 0.864ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "inputs\[0\] outputs\[2\] outputs\[2\]\$latch 13.092 ns register " "Info: tco from clock \"inputs\[0\]\" to destination pin \"outputs\[2\]\" through register \"outputs\[2\]\$latch\" is 13.092 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inputs\[0\] source 6.156 ns + Longest register " "Info: + Longest clock path from clock \"inputs\[0\]\" to source register is 6.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns inputs\[0\] 1 CLK PIN_AB5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 8; CLK Node = 'inputs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[0] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.178 ns) 2.605 ns Mux7~0 2 COMB LCCOMB_X1_Y8_N18 1 " "Info: 2: + IC(1.554 ns) + CELL(0.178 ns) = 2.605 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { inputs[0] Mux7~0 } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.000 ns) 4.567 ns Mux7~0clkctrl 3 COMB CLKCTRL_G14 7 " "Info: 3: + IC(1.962 ns) + CELL(0.000 ns) = 4.567 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.411 ns) + CELL(0.178 ns) 6.156 ns outputs\[2\]\$latch 4 REG LCCOMB_X1_Y8_N16 1 " "Info: 4: + IC(1.411 ns) + CELL(0.178 ns) = 6.156 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; REG Node = 'outputs\[2\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { Mux7~0clkctrl outputs[2]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 19.96 % ) " "Info: Total cell delay = 1.229 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 80.04 % ) " "Info: Total interconnect delay = 4.927 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { inputs[0] Mux7~0 Mux7~0clkctrl outputs[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { inputs[0] {} inputs[0]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[2]$latch {} } { 0.000ns 0.000ns 1.554ns 1.962ns 1.411ns } { 0.000ns 0.873ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.936 ns + Longest register pin " "Info: + Longest register to pin delay is 6.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns outputs\[2\]\$latch 1 REG LCCOMB_X1_Y8_N16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y8_N16; Fanout = 1; REG Node = 'outputs\[2\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputs[2]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.086 ns) + CELL(2.850 ns) 6.936 ns outputs\[2\] 2 PIN PIN_U22 0 " "Info: 2: + IC(4.086 ns) + CELL(2.850 ns) = 6.936 ns; Loc. = PIN_U22; Fanout = 0; PIN Node = 'outputs\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { outputs[2]$latch outputs[2] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 41.09 % ) " "Info: Total cell delay = 2.850 ns ( 41.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.086 ns ( 58.91 % ) " "Info: Total interconnect delay = 4.086 ns ( 58.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { outputs[2]$latch outputs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { outputs[2]$latch {} outputs[2] {} } { 0.000ns 4.086ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { inputs[0] Mux7~0 Mux7~0clkctrl outputs[2]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { inputs[0] {} inputs[0]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[2]$latch {} } { 0.000ns 0.000ns 1.554ns 1.962ns 1.411ns } { 0.000ns 0.873ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.936 ns" { outputs[2]$latch outputs[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.936 ns" { outputs[2]$latch {} outputs[2] {} } { 0.000ns 4.086ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "outputs\[4\]\$latch inputs\[1\] inputs\[0\] -0.752 ns register " "Info: th for register \"outputs\[4\]\$latch\" (data pin = \"inputs\[1\]\", clock pin = \"inputs\[0\]\") is -0.752 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "inputs\[0\] destination 6.155 ns + Longest register " "Info: + Longest clock path from clock \"inputs\[0\]\" to destination register is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.873 ns) 0.873 ns inputs\[0\] 1 CLK PIN_AB5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AB5; Fanout = 8; CLK Node = 'inputs\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[0] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.554 ns) + CELL(0.178 ns) 2.605 ns Mux7~0 2 COMB LCCOMB_X1_Y8_N18 1 " "Info: 2: + IC(1.554 ns) + CELL(0.178 ns) = 2.605 ns; Loc. = LCCOMB_X1_Y8_N18; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.732 ns" { inputs[0] Mux7~0 } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.000 ns) 4.567 ns Mux7~0clkctrl 3 COMB CLKCTRL_G14 7 " "Info: 3: + IC(1.962 ns) + CELL(0.000 ns) = 4.567 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'Mux7~0clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.962 ns" { Mux7~0 Mux7~0clkctrl } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.178 ns) 6.155 ns outputs\[4\]\$latch 4 REG LCCOMB_X1_Y8_N14 1 " "Info: 4: + IC(1.410 ns) + CELL(0.178 ns) = 6.155 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; REG Node = 'outputs\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { Mux7~0clkctrl outputs[4]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 19.97 % ) " "Info: Total cell delay = 1.229 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.926 ns ( 80.03 % ) " "Info: Total interconnect delay = 4.926 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { inputs[0] Mux7~0 Mux7~0clkctrl outputs[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { inputs[0] {} inputs[0]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[4]$latch {} } { 0.000ns 0.000ns 1.554ns 1.962ns 1.410ns } { 0.000ns 0.873ns 0.178ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.907 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns inputs\[1\] 1 CLK PIN_R1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R1; Fanout = 8; CLK Node = 'inputs\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputs[1] } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.905 ns) + CELL(0.322 ns) 6.091 ns Mux4~3 2 COMB LCCOMB_X1_Y8_N2 1 " "Info: 2: + IC(4.905 ns) + CELL(0.322 ns) = 6.091 ns; Loc. = LCCOMB_X1_Y8_N2; Fanout = 1; COMB Node = 'Mux4~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.227 ns" { inputs[1] Mux4~3 } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.521 ns) 6.907 ns outputs\[4\]\$latch 3 REG LCCOMB_X1_Y8_N14 1 " "Info: 3: + IC(0.295 ns) + CELL(0.521 ns) = 6.907 ns; Loc. = LCCOMB_X1_Y8_N14; Fanout = 1; REG Node = 'outputs\[4\]\$latch'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { Mux4~3 outputs[4]$latch } "NODE_NAME" } } { "seven_Segment.v" "" { Text "C:/Users/Mohammed Shilleh/Desktop/Quartus WorkSpace/seven_Segment/seven_Segment.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 24.71 % ) " "Info: Total cell delay = 1.707 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.200 ns ( 75.29 % ) " "Info: Total interconnect delay = 5.200 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { inputs[1] Mux4~3 outputs[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { inputs[1] {} inputs[1]~combout {} Mux4~3 {} outputs[4]$latch {} } { 0.000ns 0.000ns 4.905ns 0.295ns } { 0.000ns 0.864ns 0.322ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { inputs[0] Mux7~0 Mux7~0clkctrl outputs[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { inputs[0] {} inputs[0]~combout {} Mux7~0 {} Mux7~0clkctrl {} outputs[4]$latch {} } { 0.000ns 0.000ns 1.554ns 1.962ns 1.410ns } { 0.000ns 0.873ns 0.178ns 0.000ns 0.178ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.907 ns" { inputs[1] Mux4~3 outputs[4]$latch } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.907 ns" { inputs[1] {} inputs[1]~combout {} Mux4~3 {} outputs[4]$latch {} } { 0.000ns 0.000ns 4.905ns 0.295ns } { 0.000ns 0.864ns 0.322ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 18:29:45 2016 " "Info: Processing ended: Mon May 16 18:29:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
