InceptionV4/Logits/Logits/biases CPU 0 2055 2055
InceptionV4/Logits/Logits/weights CPU 0 2141 2141
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 2148 2148
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 2151 2151
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 2153 2153
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 2155 2155
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 3676 2157 5833
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 9069 5865 14934
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 14069 14963 29032
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 934 29066 30000
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 38311 29852 68163
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 7054 68163 75217
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2569 75996 78565
InceptionV4/InceptionV4/Mixed_3a/concat CPU 899 78565 79464
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2693 79520 82213
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3719 82232 85951
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4802 80308 85110
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1939 85110 87049
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3817 87254 91071
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3559 91137 94696
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 9446 94754 104200
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 5162 104286 109448
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2334 109448 111782
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7695 111893 119588
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 9789 112430 122219
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 569 122219 122788
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2030 122829 124859
InceptionV4/InceptionV4/Mixed_5a/concat CPU 328 124859 125187
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 992 125218 126210
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1618 126218 127836
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1654 127843 129497
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3103 125283 128386
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1552 128386 129938
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1154 129504 130658
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1738 130662 132400
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7559 130127 137686
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 11607 137757 149364
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1637 149970 151607
InceptionV4/InceptionV4/Mixed_5b/concat CPU 299 151607 151906
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1208 151953 153161
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1269 153169 154438
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2097 151997 154094
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1050 154094 155144
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 957 154445 155402
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1604 155411 157015
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1794 155228 157022
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1571 157022 158593
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2092 157042 159134
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1425 159809 161234
InceptionV4/InceptionV4/Mixed_5c/concat CPU 251 161234 161485
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1065 161512 162577
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1103 162584 163687
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 880 163696 164576
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2133 161542 163675
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 986 163675 164661
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1413 164581 165994
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2102 164687 166789
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1454 165999 167453
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3206 166810 170016
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1525 170050 171575
InceptionV4/InceptionV4/Mixed_5d/concat CPU 173 171575 171748
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1013 171815 172828
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 945 172835 173780
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 965 173787 174752
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2645 171849 174494
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1241 174494 175735
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1525 174757 176282
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1455 176286 177741
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1987 176156 178143
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3446 178205 181651
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1364 181688 183052
InceptionV4/InceptionV4/Mixed_5e/concat CPU 179 183052 183231
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2822 183257 186079
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5441 186088 191529
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2575 183300 185875
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7641 185875 193516
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 5014 191544 196558
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 244 196588 196832
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 749 196852 197601
InceptionV4/InceptionV4/Mixed_6a/concat CPU 83 197601 197684
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1835 197705 199540
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2836 199548 202384
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2793 197765 200558
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2264 200558 202822
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2027 202870 204897
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3515 202393 205908
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 205942 206502
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1289 206509 207798
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3405 204924 208329
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 5209 208405 213614
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3713 213680 217393
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 110 217461 217571
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3815 217571 221386
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 13254 221470 234724
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1448 234724 236172
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4759 236296 241055
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3962 236861 240823
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2708 240823 243531
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2750 241096 243846
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2577 243548 246125
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3010 243879 246889
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3492 246133 249625
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3324 246925 250249
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 33 249634 249667
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 679 249667 250346
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1626 250355 251981
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3720 250280 254000
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2658 254083 256741
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6971 256812 263783
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1517 263783 265300
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3721 265398 269119
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2144 269152 271296
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3050 265949 268999
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3070 268999 272069
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2406 271328 273734
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2726 272088 274814
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3045 273755 276800
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3595 274821 278416
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 278424 278466
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 648 278466 279114
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3034 276821 279855
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1402 279126 280528
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2073 279878 281951
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 3074 282017 285091
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 623 285091 285714
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2984 285771 288755
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1675 288768 290443
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3354 290457 293811
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6234 285768 292002
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1916 292002 293918
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2693 293983 296676
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3147 293842 296989
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3657 296695 300352
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3944 297010 300954
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 50 300386 300436
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 640 300436 301076
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1428 301088 302516
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3385 300972 304357
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3618 304416 308034
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 767 308034 308801
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3836 308862 312698
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1710 312720 314430
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3731 308856 312587
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1868 312587 314455
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1583 314459 316042
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2572 314467 317039
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2545 316059 318604
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3606 317045 320651
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 46 320658 320704
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 690 320704 321394
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2898 318622 321520
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1423 321405 322828
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3370 321538 324908
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 3166 324975 328141
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 763 328141 328904
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4744 328957 333701
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1509 333719 335228
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4193 329479 333672
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1850 333672 335522
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2783 335535 338318
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3328 335253 338581
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2903 338640 341543
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3742 338335 342077
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 37 342086 342123
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 566 342123 342689
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1279 342698 343977
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3142 341559 344701
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2096 344750 346846
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2828 346884 349712
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 727 349712 350439
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2851 350482 353333
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2814 350482 353296
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1825 353296 355121
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1861 353356 355217
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2578 355136 357714
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3406 355238 358644
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3752 357722 361474
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3429 358666 362095
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 264 361488 361752
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 567 361752 362319
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1267 362326 363593
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3539 362111 365650
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2814 365698 368512
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 3331 368551 371882
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1321 371882 373203
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3778 373273 377051
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3721 377068 380789
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 8481 373797 382278
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 205 382278 382483
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 31 382492 382523
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2095 382523 384618
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4097 380809 384906
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 766 384634 385400
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 3443 384949 388392
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 923 389005 389928
InceptionV4/InceptionV4/Mixed_7a/concat CPU 59 389928 389987
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1883 390013 391896
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 731 391907 392638
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 679 392647 393326
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 22 393332 393354
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1108 393357 394465
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 394471 394651
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3179 390109 393288
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1568 393288 394856
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 809 394656 395465
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1537 394951 396488
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2501 396554 399055
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1589 399115 400704
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 2102 401100 403202
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1005 403260 404265
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1328 404301 405629
InceptionV4/InceptionV4/Mixed_7b/concat CPU 38 405629 405667
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1167 405688 406855
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 734 406862 407596
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 732 407601 408333
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 408341 408350
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 815 408352 409167
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 409173 409352
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2144 405757 407901
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1764 407901 409665
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 801 409355 410156
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1585 409706 411291
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1538 411345 412883
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1468 412942 414410
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1282 414462 415744
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 835 415796 416631
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1360 416664 418024
InceptionV4/InceptionV4/Mixed_7c/concat CPU 35 418024 418059
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1169 418079 419248
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 723 419256 419979
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 715 419983 420698
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 420703 420713
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2068 418124 420192
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1158 420192 421350
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 949 420756 421705
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 421712 421891
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 828 421894 422722
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1533 421418 422951
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 3145 423004 426149
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1473 426200 427673
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1297 427724 429021
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 740 429070 429810
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1599 429843 431442
InceptionV4/InceptionV4/Mixed_7d/concat CPU 34 431442 431476
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 115 431487 431602
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 431605 431608
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 431609 431609
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 431633 431633
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 431634 431634
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 431636 431637
InceptionV4/Logits/Logits/MatMul CPU 14638 431639 446277
InceptionV4/Logits/Logits/BiasAdd CPU 12 446290 446302
InceptionV4/Logits/Predictions CPU 7 446304 446311
InceptionV4/Logits/Logits/biases CPU 0 1143 1143
InceptionV4/Logits/Logits/weights CPU 0 1190 1190
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1199 1199
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1201 1201
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1203 1203
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1205 1205
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1069 1206 2275
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3586 2294 5880
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 5976 5908 11884
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 890 11920 12810
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6069 11978 18047
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5837 18047 23884
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1727 24501 26228
InceptionV4/InceptionV4/Mixed_3a/concat CPU 376 26228 26604
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2039 26634 28673
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3773 28683 32456
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4714 27352 32066
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1818 32066 33884
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3654 33995 37649
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4354 37712 42066
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7348 42134 49482
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 12030 49631 61661
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2703 61661 64364
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 9970 64580 74550
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 9270 65206 74476
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 570 74476 75046
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1824 75078 76902
InceptionV4/InceptionV4/Mixed_5a/concat CPU 332 76902 77234
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 969 77264 78233
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1669 78240 79909
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1799 79916 81715
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1197 81725 82922
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1457 82927 84384
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 5767 78277 84044
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1301 84044 85345
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2845 85436 88281
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2960 88344 91304
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1646 91872 93518
InceptionV4/InceptionV4/Mixed_5b/concat CPU 537 93518 94055
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1518 94099 95617
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 2145 95627 97772
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1082 97779 98861
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2184 98869 101053
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 6337 94229 100566
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1989 100566 102555
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2184 101426 103610
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3054 102620 105674
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2439 105754 108193
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1394 108237 109631
InceptionV4/InceptionV4/Mixed_5c/concat CPU 188 109631 109819
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1159 109847 111006
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1090 111015 112105
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1071 112123 113194
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1557 113203 114760
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3905 109886 113791
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1668 113791 115459
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1434 114766 116200
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2353 115509 117862
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3754 117935 121689
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1045 122341 123386
InceptionV4/InceptionV4/Mixed_5d/concat CPU 185 123386 123571
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1008 123598 124606
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 954 124611 125565
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 972 125572 126544
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3191 123656 126847
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1077 126847 127924
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1432 126549 127981
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1459 128817 130276
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2048 128258 130306
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3242 130373 133615
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 828 134208 135036
InceptionV4/InceptionV4/Mixed_5e/concat CPU 180 135036 135216
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2827 135240 138067
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5337 138115 143452
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3209 135320 138529
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7644 138529 146173
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4819 143464 148283
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 241 148315 148556
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 750 148574 149324
InceptionV4/InceptionV4/Mixed_6a/concat CPU 84 149324 149408
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2016 149429 151445
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2664 151456 154120
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3292 149592 152884
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3239 152884 156123
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3706 154127 157833
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2074 156183 158257
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 557 157840 158397
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1267 158402 159669
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3927 158368 162295
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3763 162372 166135
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3836 166197 170033
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 113 170103 170216
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5064 170216 175280
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 11575 175382 186957
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1703 186957 188660
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7030 188791 195821
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5789 189307 195096
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2879 195096 197975
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2622 195860 198482
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 3019 197993 201012
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3364 198529 201893
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3013 201935 204948
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4050 201021 205071
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 205077 205119
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 562 205119 205681
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1283 205690 206973
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3047 204984 208031
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2968 208125 211093
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5816 211170 216986
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1843 216986 218829
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5108 218981 224089
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4467 219476 223943
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2846 223943 226789
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3903 224153 228056
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 3001 226807 229808
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4380 228133 232513
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3899 229816 233715
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 233722 233764
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 554 233764 234318
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1259 234326 235585
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3148 232548 235696
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3860 235772 239632
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3198 239712 242910
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5170 242974 248144
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1048 248144 249192
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6800 249283 256083
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5652 249820 255472
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2452 255472 257924
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2770 256137 258907
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2724 257941 260665
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2390 259275 261665
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2672 261712 264384
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4167 260670 264837
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 45 264845 264890
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 562 264890 265452
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1270 265461 266731
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2897 264419 267316
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4907 267391 272298
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5244 272373 277617
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1370 277617 278987
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3882 279081 282963
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3346 282984 286330
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4206 286368 290574
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8601 279609 288210
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2575 288210 290785
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2709 290799 293508
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4043 290639 294682
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3496 293513 297009
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 44 297017 297061
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 608 297061 297669
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3350 294715 298065
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1297 297703 299000
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3662 298104 301766
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4642 301845 306487
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1666 306487 308153
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3163 308250 311413
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3434 308769 312203
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2509 312203 314712
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 5373 311438 316811
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2672 314728 317400
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3889 317435 321324
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4621 316896 321517
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 55 321335 321390
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 628 321390 322018
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1582 322028 323610
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3137 321551 324688
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3385 324770 328155
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2593 328216 330809
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 7989 330870 338859
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1051 338859 339910
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3148 340001 343149
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1543 343171 344714
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2605 340514 343119
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2281 343119 345400
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2281 344738 347019
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2642 345416 348058
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2537 347042 349579
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3718 348065 351783
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 66 351792 351858
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 587 351858 352445
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3260 349601 352861
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1303 352454 353757
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2171 352890 355061
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 3077 355118 358195
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1901 358195 360096
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2680 360156 362836
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3386 362855 366241
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 6806 360153 366959
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 204 366959 367163
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 30 367171 367201
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1768 367201 368969
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 942 368981 369923
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4819 366263 371082
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1940 371147 373087
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 594 373688 374282
InceptionV4/InceptionV4/Mixed_7a/concat CPU 34 374282 374316
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1166 374334 375500
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 727 375507 376234
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 625 376239 376864
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 376869 376879
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 841 376881 377722
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 377729 377908
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2052 374381 376433
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2266 376433 378699
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 806 377911 378717
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 5478 378833 384311
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1630 384365 385995
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1377 386044 387421
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1355 387464 388819
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 553 388860 389413
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1288 389444 390732
InceptionV4/InceptionV4/Mixed_7b/concat CPU 46 390732 390778
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1589 390796 392385
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 667 392395 393062
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 705 393067 393772
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 21 393781 393802
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1188 393804 394992
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 190 394999 395189
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3304 390835 394139
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1343 394139 395482
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1180 395193 396373
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2087 395538 397625
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1834 397717 399551
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1709 399640 401349
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1874 401408 403282
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 764 403343 404107
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1357 404142 405499
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 405499 405532
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1176 405552 406728
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 731 406737 407468
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 726 407472 408198
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 408203 408213
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 818 408216 409034
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 409040 409219
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2303 405603 407906
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1821 407906 409727
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 807 409223 410030
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1648 409782 411430
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1856 411492 413348
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1379 413438 414817
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1351 414873 416224
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 785 416278 417063
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1360 417675 419035
InceptionV4/InceptionV4/Mixed_7d/concat CPU 37 419035 419072
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 52 419098 419150
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 419161 419163
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 419166 419166
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 419169 419169
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 419171 419171
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 419173 419175
InceptionV4/Logits/Logits/MatMul CPU 4005 419176 423181
InceptionV4/Logits/Logits/BiasAdd CPU 12 423194 423206
InceptionV4/Logits/Predictions CPU 7 423208 423215
InceptionV4/Logits/Logits/biases CPU 0 646 646
InceptionV4/Logits/Logits/weights CPU 0 693 693
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 704 705
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 706 706
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 708 708
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 710 710
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1099 712 1811
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3931 1838 5769
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 6071 5797 11868
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 853 11922 12775
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6536 11974 18510
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 7608 18510 26118
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2866 26760 29626
InceptionV4/InceptionV4/Mixed_3a/concat CPU 907 29626 30533
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2560 30580 33140
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 6505 33150 39655
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6038 30627 36665
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3186 36665 39851
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3827 39956 43783
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3489 43849 47338
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6714 47406 54120
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 7113 54187 61300
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1646 61300 62946
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7975 63137 71112
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 9993 63691 73684
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1298 73684 74982
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3431 75030 78461
InceptionV4/InceptionV4/Mixed_5a/concat CPU 709 78461 79170
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1290 79213 80503
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1508 80510 82018
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1526 82024 83550
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1025 83556 84581
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3759 79946 83705
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1267 83705 84972
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1207 84586 85793
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2157 85050 87207
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2486 87274 89760
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1390 89800 91190
InceptionV4/InceptionV4/Mixed_5b/concat CPU 197 91190 91387
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1023 91415 92438
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 954 92444 93398
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 972 93404 94376
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1894 94385 96279
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3283 91475 94758
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2209 94758 96967
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1457 96286 97743
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2370 97017 99387
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2783 99469 102252
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1494 102856 104350
InceptionV4/InceptionV4/Mixed_5c/concat CPU 183 104350 104533
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1174 104559 105733
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 955 105740 106695
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 897 106702 107599
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1428 107607 109035
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3340 104621 107961
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1187 107961 109148
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1549 109040 110589
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2346 109194 111540
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 4398 111623 116021
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1424 116602 118026
InceptionV4/InceptionV4/Mixed_5d/concat CPU 183 118026 118209
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1002 118236 119238
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 953 119244 120197
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 999 120203 121202
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3134 118297 121431
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1019 121431 122450
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1440 121210 122650
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1455 122654 124109
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2399 122653 125052
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2917 125126 128043
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1450 128671 130121
InceptionV4/InceptionV4/Mixed_5e/concat CPU 187 130121 130308
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2812 130332 133144
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5835 133179 139014
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3196 130395 133591
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6220 133591 139811
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4642 139024 143666
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 244 143700 143944
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1012 143965 144977
InceptionV4/InceptionV4/Mixed_6a/concat CPU 95 144977 145072
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1944 145093 147037
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2769 147046 149815
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2977 145154 148131
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1858 148131 149989
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2005 150039 152044
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3509 149820 153329
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 559 153369 153928
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1642 153933 155575
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3662 152074 155736
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4016 155814 159830
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3105 159884 162989
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 115 163061 163176
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2683 163176 165859
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 11513 165952 177465
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1563 177465 179028
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4340 179187 183527
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2321 183571 185892
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3714 179733 183447
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3293 183447 186740
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2681 186758 189439
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 6620 185924 192544
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3595 189446 193041
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 39 193046 193085
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 588 193085 193673
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1504 193689 195193
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3193 192585 195778
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3620 195860 199480
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2491 199552 202043
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6969 202113 209082
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1428 209082 210510
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3225 210675 213900
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1758 213924 215682
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3019 215702 218721
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5194 211203 216397
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2515 216397 218912
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2795 218924 221719
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3016 218759 221775
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3176 221796 224972
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3861 221726 225587
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 39 225593 225632
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 570 225632 226202
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2017 224997 227014
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1289 226211 227500
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 3258 227555 230813
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 670 230813 231483
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2755 231550 234305
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1686 234320 236006
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1697 236032 237729
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3807 232147 235954
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1845 235954 237799
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2578 237862 240440
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3153 237773 240926
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3690 240447 244137
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3206 241017 244223
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 39 244143 244182
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 735 244182 244917
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1292 244927 246219
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3370 244239 247609
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3326 247680 251006
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 747 251006 251753
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 575 251816 252391
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1859 252391 254250
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3611 251826 255437
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2656 254265 256921
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1954 255482 257436
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1760 257461 259221
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3505 256928 260433
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 46 260440 260486
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 644 260486 261130
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2481 259248 261729
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1287 261139 262426
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3282 261769 265051
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3380 265121 268501
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 3794 268558 272352
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1769 272352 274121
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3124 274202 277326
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1441 277344 278785
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4055 274709 278764
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2304 278764 281068
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2301 278810 281111
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2684 281083 283767
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2807 281138 283945
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3131 283969 287100
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3692 283773 287465
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 61 287475 287536
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 552 287536 288088
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2103 287123 289226
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1369 288098 289467
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2951 289512 292463
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 615 292463 293078
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2467 293138 295605
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1837 293723 295560
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1838 295560 297398
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2115 295635 297750
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2576 297411 299987
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2596 297862 300458
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3013 300489 303502
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3610 300018 303628
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 303633 303676
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 303676 304236
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1457 304245 305702
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2739 303525 306264
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2141 306316 308457
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4022 308505 312527
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1103 312527 313630
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3470 313695 317165
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2693 314354 317047
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 227 317047 317274
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 38 317285 317323
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2133 317323 319456
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 766 319470 320236
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 4375 317208 321583
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3612 321643 325255
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1833 326204 328037
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1359 328067 329426
InceptionV4/InceptionV4/Mixed_7a/concat CPU 36 329426 329462
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1272 329480 330752
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 620 330761 331381
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 626 331386 332012
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 332017 332027
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 834 332029 332863
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 178 332869 333047
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2017 330048 332065
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1154 332065 333219
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 812 333050 333862
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1147 333253 334400
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1754 334449 336203
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1152 336240 337392
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1281 337424 338705
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 478 338769 339247
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1205 339274 340479
InceptionV4/InceptionV4/Mixed_7b/concat CPU 34 340479 340513
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1176 340532 341708
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 704 341720 342424
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 628 342427 343055
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 11 343063 343074
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1587 340563 342150
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1120 342150 343270
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 816 343076 343892
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 181 343898 344079
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1124 343360 344484
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 897 344081 344978
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1533 344505 346038
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1299 346084 347383
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1303 347422 348725
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 478 348765 349243
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 500 349271 349771
InceptionV4/InceptionV4/Mixed_7c/concat CPU 34 349771 349805
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1159 349825 350984
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 617 350992 351609
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1254 349856 351110
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 625 351612 352237
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1108 351110 352218
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 352241 352252
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 818 352255 353073
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 353084 353264
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1134 352250 353384
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 941 353267 354208
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1597 353404 355001
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1467 355062 356529
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1460 356581 358041
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 797 358095 358892
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1332 358926 360258
InceptionV4/InceptionV4/Mixed_7d/concat CPU 34 360258 360292
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 52 360301 360353
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 360355 360358
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 360360 360360
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 360362 360362
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 360363 360363
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 360365 360366
InceptionV4/Logits/Logits/MatMul CPU 3885 360368 364253
InceptionV4/Logits/Logits/BiasAdd CPU 10 364264 364274
InceptionV4/Logits/Predictions CPU 6 364278 364284
InceptionV4/Logits/Logits/biases CPU 0 913 913
InceptionV4/Logits/Logits/weights CPU 0 977 977
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 987 987
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 989 989
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 991 991
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 992 992
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1033 994 2027
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3451 2052 5503
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 6504 5530 12034
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 861 12098 12959
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5243 12117 17360
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6174 17360 23534
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1566 24160 25726
InceptionV4/InceptionV4/Mixed_3a/concat CPU 394 25726 26120
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2256 26154 28410
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3588 28422 32010
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4934 26838 31772
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1781 31772 33553
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3140 33681 36821
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3471 36896 40367
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6554 40435 46989
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 6989 47051 54040
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2000 54040 56040
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6865 56230 63095
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 8247 56746 64993
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 546 64993 65539
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2384 65581 67965
InceptionV4/InceptionV4/Mixed_5a/concat CPU 359 67965 68324
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1027 68387 69414
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1624 69422 71046
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1478 71058 72536
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3238 68473 71711
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1018 71711 72729
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 971 72542 73513
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 959 73517 74476
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2252 72803 75055
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2591 75122 77713
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1389 78529 79918
InceptionV4/InceptionV4/Mixed_5b/concat CPU 201 79918 80119
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1173 80145 81318
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 986 81322 82308
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 877 82317 83194
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1621 83199 84820
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3212 80972 84184
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1104 84184 85288
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1433 84826 86259
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2569 85333 87902
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2617 87981 90598
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1396 90640 92036
InceptionV4/InceptionV4/Mixed_5c/concat CPU 183 92036 92219
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1018 92245 93263
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 947 93268 94215
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 987 94223 95210
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1534 95219 96753
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3169 92305 95474
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1519 95474 96993
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1530 96760 98290
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2137 97038 99175
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2590 99254 101844
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 674 102458 103132
InceptionV4/InceptionV4/Mixed_5d/concat CPU 188 103132 103320
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1004 103348 104352
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 950 104357 105307
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 976 105313 106289
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1580 106298 107878
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3396 103411 106807
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1358 106807 108165
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1473 108140 109613
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2298 108208 110506
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3920 110585 114505
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1692 115106 116798
InceptionV4/InceptionV4/Mixed_5e/concat CPU 183 116798 116981
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2880 117007 119887
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5192 119904 125096
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3669 117061 120730
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7505 120730 128235
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 5089 125106 130195
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 241 130233 130474
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1988 130513 132501
InceptionV4/InceptionV4/Mixed_6a/concat CPU 86 132501 132587
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1820 132609 134429
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2572 134437 137009
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2607 132663 135270
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1944 135270 137214
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3549 137265 140814
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3879 137014 140893
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 561 140929 141490
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1272 141496 142768
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3422 140848 144270
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3263 144353 147616
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3771 147675 151446
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 115 151512 151627
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2434 151627 154061
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 10275 154544 164819
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1735 164819 166554
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3399 166644 170043
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 6119 170070 176189
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3191 176226 179417
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 9880 167202 177082
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2847 177082 179929
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2680 179941 182621
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3943 179456 183399
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3498 182628 186126
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3292 183436 186728
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 295 186133 186428
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 648 186428 187076
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1424 187083 188507
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3524 186763 190287
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5697 190373 196070
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1822 196070 197892
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3074 198067 201141
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3375 201178 204553
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6722 198636 205358
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2936 205358 208294
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 5093 204579 209672
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2617 208310 210927
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3571 209702 213273
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3691 210933 214624
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 214630 214673
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 214673 215233
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1362 215242 216604
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3372 213296 216668
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2654 216723 219377
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 3906 219421 223327
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1893 223327 225220
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3615 225286 228901
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2877 228918 231795
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2198 231832 234030
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6947 225869 232816
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2218 232816 235034
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3513 234072 237585
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2670 235114 237784
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2666 237628 240294
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3579 237791 241370
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 241377 241420
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 241420 241980
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3065 240317 243382
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1476 241989 243465
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3519 243528 247047
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1165 247047 248212
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2993 248337 251330
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2050 251351 253401
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2485 253417 255902
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5341 248919 254260
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1857 254260 256117
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2633 256151 258784
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3002 255951 258953
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3349 258985 262334
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3598 258790 262388
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 41 262394 262435
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 563 262435 262998
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1278 263006 264284
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2894 262362 265256
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 5542 265325 270867
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1112 270867 271979
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3143 272087 275230
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2590 272593 275183
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1841 275183 277024
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2268 275259 277527
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2604 277040 279644
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2807 277566 280373
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3514 279652 283166
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2915 280414 283329
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 50 283173 283223
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 283223 283783
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1263 283790 285053
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3625 283363 286988
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2366 287070 289436
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5376 289506 294882
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1212 294882 296094
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4702 296184 300886
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4721 296687 301408
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2472 301408 303880
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3783 300944 304727
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2679 303897 306576
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4827 304800 309627
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3865 306586 310451
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 38 310458 310496
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 563 310496 311059
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2635 309657 312292
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1289 311068 312357
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2680 312321 315001
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2002 315126 317128
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 3153 317171 320324
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 750 320324 321074
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2478 321146 323624
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 1857 321737 323594
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 202 323594 323796
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 32 323826 323858
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1929 323858 325787
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 712 325800 326512
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3750 323641 327391
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3645 327436 331081
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1690 331123 332813
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 889 332842 333731
InceptionV4/InceptionV4/Mixed_7a/concat CPU 35 333731 333766
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1170 333783 334953
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 626 334961 335587
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 626 335592 336218
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 10 336224 336234
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 924 336236 337160
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 178 337167 337345
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1616 333816 335432
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2206 335432 337638
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 898 337349 338247
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1479 337669 339148
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1321 339191 340512
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1049 340553 341602
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1033 341638 342671
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 479 342706 343185
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1524 343212 344736
InceptionV4/InceptionV4/Mixed_7b/concat CPU 36 344736 344772
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1260 344790 346050
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 616 346057 346673
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 733 346677 347410
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 347415 347425
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1342 345315 346657
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1570 346657 348227
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1175 347427 348602
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 181 348607 348788
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 827 348790 349617
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1813 348281 350094
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 2186 350141 352327
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1350 352372 353722
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1604 353760 355364
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 554 355405 355959
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1281 355990 357271
InceptionV4/InceptionV4/Mixed_7c/concat CPU 34 357271 357305
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1321 357348 358669
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 626 358702 359328
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 622 359332 359954
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 359960 359971
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1838 357385 359223
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1159 359223 360382
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 817 359974 360791
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 360796 360976
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1182 360421 361603
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 807 360979 361786
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1302 361628 362930
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1370 362982 364352
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1354 364405 365759
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 548 365801 366349
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1373 366379 367752
InceptionV4/InceptionV4/Mixed_7d/concat CPU 38 367752 367790
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 50 367799 367849
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 367851 367854
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 367856 367856
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 367859 367859
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 367860 367860
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 367862 367863
InceptionV4/Logits/Logits/MatMul CPU 4077 367865 371942
InceptionV4/Logits/Logits/BiasAdd CPU 11 371954 371965
InceptionV4/Logits/Predictions CPU 7 371968 371975
InceptionV4/Logits/Logits/biases CPU 0 1356 1356
InceptionV4/Logits/Logits/weights CPU 1 1405 1406
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1416 1416
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1418 1418
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1420 1420
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1421 1422
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1013 1423 2436
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3614 2461 6075
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 5930 6100 12030
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1180 12066 13246
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5991 12722 18713
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 7400 18713 26113
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2642 26779 29421
InceptionV4/InceptionV4/Mixed_3a/concat CPU 892 29421 30313
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2555 30364 32919
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4912 32933 37845
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5582 31145 36727
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2782 36727 39509
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 4115 39628 43743
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3635 43812 47447
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6500 47510 54010
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 7508 54072 61580
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1119 61580 62699
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7352 62810 70162
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 8832 63424 72256
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 653 72256 72909
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2430 73030 75460
InceptionV4/InceptionV4/Mixed_5a/concat CPU 470 75460 75930
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 900 75967 76867
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1520 76872 78392
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1488 78398 79886
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3442 76267 79709
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1048 79709 80757
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1093 79892 80985
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1037 80989 82026
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2697 80830 83527
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3557 83601 87158
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2636 87199 89835
InceptionV4/InceptionV4/Mixed_5b/concat CPU 352 89835 90187
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1015 90212 91227
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 946 91232 92178
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1055 92184 93239
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1546 93246 94792
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3423 90273 93696
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1164 93696 94860
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1444 94799 96243
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3779 94904 98683
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2525 98761 101286
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1387 101329 102716
InceptionV4/InceptionV4/Mixed_5c/concat CPU 179 102716 102895
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1089 102920 104009
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 946 104016 104962
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 979 104970 105949
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3253 102992 106245
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1123 106245 107368
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1533 105955 107488
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1448 107493 108941
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2487 107417 109904
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3293 109984 113277
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1421 113853 115274
InceptionV4/InceptionV4/Mixed_5d/concat CPU 178 115274 115452
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1015 115479 116494
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 934 116499 117433
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 117439 118412
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3157 115542 118699
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1055 118699 119754
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1554 118419 119973
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1444 119977 121421
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2262 119958 122220
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2656 122304 124960
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 822 125669 126491
InceptionV4/InceptionV4/Mixed_5e/concat CPU 183 126491 126674
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2843 126699 129542
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5448 129551 134999
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3144 126759 129903
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7511 129903 137414
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4824 135010 139834
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 244 139865 140109
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 754 140129 140883
InceptionV4/InceptionV4/Mixed_6a/concat CPU 137 140883 141020
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1858 141125 142983
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2704 142992 145696
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2932 141178 144110
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1863 144110 145973
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3297 146024 149321
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3703 145702 149405
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 563 149445 150008
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1277 150013 151290
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4066 149355 153421
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3640 153536 157176
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2923 157239 160162
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 112 160234 160346
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3122 160346 163468
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 10659 163551 174210
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2374 174210 176584
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3114 176692 179806
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1641 179828 181469
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3012 181492 184504
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4957 177221 182178
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2623 182178 184801
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2579 184812 187391
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2933 184544 187477
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3512 187503 191015
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3730 187397 191127
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 191133 191176
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 562 191176 191738
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1380 191747 193127
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2868 191043 193911
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5008 193985 198993
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1660 198993 200653
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4886 200795 205681
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4270 201334 205604
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2479 205604 208083
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4389 205735 210124
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2690 208101 210791
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3541 210191 213732
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3875 210797 214672
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 67 214680 214747
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 582 214747 215329
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1279 215338 216617
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2934 213774 216708
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4014 216773 220787
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2650 220852 223502
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4755 223560 228315
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 4553 228315 232868
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3511 233071 236582
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3106 236618 239724
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2638 239769 242407
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6229 233477 239706
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2871 239706 242577
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2960 242668 245628
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3390 242460 245850
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3590 245634 249224
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3380 245876 249256
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 41 249231 249272
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 564 249272 249836
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1260 249845 251105
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3453 249274 252727
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6074 252799 258873
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1263 258873 260136
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4242 260263 264505
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3495 264560 268055
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6451 260772 267223
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2875 267223 270098
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2711 268112 270823
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2916 270879 273795
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 3770 270116 273886
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2575 273830 276405
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3778 273894 277672
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 40 277711 277751
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 566 277751 278317
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2657 276438 279095
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1283 278326 279609
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 3466 279666 283132
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 896 283132 284028
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1763 284085 285848
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1513 285863 287376
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2381 287392 289773
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4023 284083 288106
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1824 288106 289930
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2679 289938 292617
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2856 289807 292663
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2591 292683 295274
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3557 292622 296179
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 296189 296231
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 564 296231 296795
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2108 295298 297406
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1264 296803 298067
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4946 298142 303088
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1000 303088 304088
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3399 304162 307561
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1744 307603 309347
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2817 304684 307501
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1884 307501 309385
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2681 309395 312076
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3256 309380 312636
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3243 312664 315907
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3931 312082 316013
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 48 316019 316067
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 554 316067 316621
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1287 316630 317917
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2922 315933 318855
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2207 318921 321128
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4623 321188 325811
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1012 325811 326823
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3341 327021 330362
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3345 330406 333751
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 6765 327726 334491
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 203 334491 334694
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 30 334702 334732
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1891 334732 336623
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3114 333776 336890
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 716 336657 337373
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1855 336921 338776
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1338 339404 340742
InceptionV4/InceptionV4/Mixed_7a/concat CPU 34 340742 340776
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1159 340795 341954
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 712 341962 342674
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 674 342679 343353
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 9 343360 343369
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 835 343371 344206
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 344214 344394
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2205 340841 343046
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1383 343046 344429
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 828 344397 345225
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1316 344468 345784
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1348 345837 347185
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1355 347302 348657
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1315 348698 350013
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 486 350075 350561
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1264 351153 352417
InceptionV4/InceptionV4/Mixed_7b/concat CPU 39 352417 352456
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1447 352475 353922
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 628 353930 354558
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 638 354561 355199
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 355206 355216
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1413 352917 354330
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1026 354330 355356
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 817 355219 356036
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 356040 356219
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 986 355381 356367
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 808 356222 357030
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1067 356383 357450
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 976 357485 358461
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 944 358487 359431
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 469 359462 359931
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1356 360899 362255
InceptionV4/InceptionV4/Mixed_7c/concat CPU 36 362255 362291
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1391 362331 363722
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 619 363730 364349
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 726 364353 365079
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 365084 365095
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1312 362885 364197
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1173 364197 365370
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 815 365097 365912
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 365919 366098
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 979 365450 366429
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 808 366101 366909
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1091 366446 367537
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 971 367582 368553
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 946 368581 369527
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 470 369555 370025
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1696 370992 372688
InceptionV4/InceptionV4/Mixed_7d/concat CPU 37 372688 372725
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 48 372734 372782
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 372785 372787
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 372790 372790
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 372793 372793
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 372794 372794
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 372796 372798
InceptionV4/Logits/Logits/MatMul CPU 4002 372799 376801
InceptionV4/Logits/Logits/BiasAdd CPU 13 376816 376829
InceptionV4/Logits/Predictions CPU 6 376831 376837
InceptionV4/Logits/Logits/biases CPU 1 617 618
InceptionV4/Logits/Logits/weights CPU 0 667 667
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 677 677
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 679 679
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 680 681
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 682 683
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1016 684 1700
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3786 1723 5509
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 5877 5532 11409
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 900 11437 12337
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4169 11494 15663
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6080 15663 21743
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2168 22360 24528
InceptionV4/InceptionV4/Mixed_3a/concat CPU 527 24528 25055
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2722 25097 27819
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5889 25189 31078
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1889 31078 32967
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 10343 27835 38178
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 6582 33057 39639
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4848 39722 44570
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5906 44638 50544
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 6949 50616 57565
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1570 57565 59135
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7658 59328 66986
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 10028 59854 69882
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1070 69882 70952
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 3349 71011 74360
InceptionV4/InceptionV4/Mixed_5a/concat CPU 522 74360 74882
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1039 74928 75967
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1455 75973 77428
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1437 77433 78870
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 999 78877 79876
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 937 79879 80816
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4092 75782 79874
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1914 79874 81788
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3598 81885 85483
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2571 85547 88118
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1474 88710 90184
InceptionV4/InceptionV4/Mixed_5b/concat CPU 204 90184 90388
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1016 90411 91427
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 941 91433 92374
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1155 92380 93535
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1640 93549 95189
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3865 90465 94330
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2391 94330 96721
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1559 95225 96784
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2236 96775 99011
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2481 99086 101567
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1385 101608 102993
InceptionV4/InceptionV4/Mixed_5c/concat CPU 219 102993 103212
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1107 103237 104344
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 973 104350 105323
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 888 105331 106219
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1517 106228 107745
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3321 103287 106608
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1886 106608 108494
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1441 107750 109191
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3558 108543 112101
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2149 112183 114332
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1029 114941 115970
InceptionV4/InceptionV4/Mixed_5d/concat CPU 181 115970 116151
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1117 116175 117292
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 939 117297 118236
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 886 118241 119127
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1558 119133 120691
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3321 116331 119652
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2076 119652 121728
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1531 120747 122278
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2629 121780 124409
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3257 124483 127740
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1456 128321 129777
InceptionV4/InceptionV4/Mixed_5e/concat CPU 181 129777 129958
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2794 129982 132776
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5421 132784 138205
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 2994 130023 133017
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6854 133017 139871
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4648 138216 142864
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 241 142902 143143
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1010 143147 144157
InceptionV4/InceptionV4/Mixed_6a/concat CPU 87 144157 144244
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1956 144265 146221
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2743 146229 148972
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3848 144601 148449
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1875 148449 150324
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1978 150390 152368
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3508 148977 152485
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 562 152524 153086
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1469 153092 154561
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2879 152402 155281
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3398 155355 158753
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3626 158816 162442
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 115 162517 162632
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3654 162632 166286
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 8601 166427 175028
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1316 175028 176344
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2598 176469 179067
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2924 179097 182021
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2829 177007 179836
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3540 179836 183376
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 3132 183393 186525
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 5070 182067 187137
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3499 186533 190032
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3389 187217 190606
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 29 190040 190069
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 703 190069 190772
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1284 190780 192064
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4669 190645 195314
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2511 195406 197917
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 5879 197990 203869
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 2755 203869 206624
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5105 206933 212038
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3421 212093 215514
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2309 215542 217851
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8011 207493 215504
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2484 215504 217988
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2670 217996 220666
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4148 217882 222030
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3838 220671 224509
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3113 222055 225168
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 40 224517 224557
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 692 224557 225249
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1297 225256 226553
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2144 225190 227334
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 2959 227388 230347
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 737 230347 231084
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3388 231142 234530
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3583 234552 238135
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1729 238162 239891
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7111 231697 238808
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1806 238808 240614
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3061 239920 242981
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2716 240681 243397
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3150 243014 246164
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3595 243402 246997
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 45 247004 247049
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 562 247049 247611
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1278 247620 248898
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3404 246190 249594
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 6115 249666 255781
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1697 255781 257478
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8359 257649 266008
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1827 266057 267884
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7731 258189 265920
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2337 265920 268257
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2396 267922 270318
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2648 268281 270929
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2588 270352 272940
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4034 270934 274968
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 58 274981 275039
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 744 275039 275783
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4198 272974 277172
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1518 275791 277309
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2821 277220 280041
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4712 280102 284814
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1014 284814 285828
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2961 285915 288876
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1676 288898 290574
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4768 286485 291253
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1984 291253 293237
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3423 290596 294019
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2584 293254 295838
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3246 294047 297293
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3555 295844 299399
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 44 299405 299449
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 634 299449 300083
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3383 297325 300708
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1401 300093 301494
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2753 300731 303484
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 3397 303546 306943
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 653 306943 307596
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2162 307654 309816
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2186 309836 312022
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3485 307647 311132
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1863 311132 312995
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2820 313009 315829
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 5172 312128 317300
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3498 315854 319352
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 319357 319399
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 805 319399 320204
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4078 317329 321407
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1460 320226 321686
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3275 321434 324709
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2742 324763 327505
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 6245 327552 333797
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 955 333797 334752
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3169 334840 338009
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 4364 338050 342414
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 8986 335420 344406
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 255 344406 344661
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 4075 342454 346529
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 43 344671 344714
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2223 344714 346937
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 766 346948 347714
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1941 346574 348515
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 709 349129 349838
InceptionV4/InceptionV4/Mixed_7a/concat CPU 58 349838 349896
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1492 349918 351410
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 686 351417 352103
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 677 352109 352786
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 16 352792 352808
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2103 349973 352076
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2017 352076 354093
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1395 352810 354205
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 191 354212 354403
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1029 354407 355436
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1394 354175 355569
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1671 355632 357303
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1680 357355 359035
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1795 359088 360883
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1454 361001 362455
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1529 362494 364023
InceptionV4/InceptionV4/Mixed_7b/concat CPU 39 364023 364062
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1198 364083 365281
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 618 365290 365908
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 616 365911 366527
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 8 366534 366542
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 816 366545 367361
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 178 367368 367546
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2462 364168 366630
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1337 366630 367967
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 899 367549 368448
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1811 368013 369824
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1481 369887 371368
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1456 371425 372881
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1428 372929 374357
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 705 374415 375120
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1342 375156 376498
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 376498 376531
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1163 376574 377737
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 628 377745 378373
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 749 378376 379125
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 11 379129 379140
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 941 379142 380083
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 380090 380269
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1937 376602 378539
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1763 378539 380302
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 817 380272 381089
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1429 380347 381776
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1922 381847 383769
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1485 383827 385312
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1385 385368 386753
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 701 386808 387509
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1338 387545 388883
InceptionV4/InceptionV4/Mixed_7d/concat CPU 34 388883 388917
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 52 388926 388978
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 388980 388983
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 388985 388985
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 388987 388987
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 388989 388989
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 388991 388992
InceptionV4/Logits/Logits/MatMul CPU 3768 388994 392762
InceptionV4/Logits/Logits/BiasAdd CPU 9 392773 392782
InceptionV4/Logits/Predictions CPU 9 392822 392831
InceptionV4/Logits/Logits/biases CPU 0 683 683
InceptionV4/Logits/Logits/weights CPU 0 743 743
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 753 754
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 755 755
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 757 757
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 759 759
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1038 761 1799
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3434 1828 5262
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 6093 5288 11381
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 961 11409 12370
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5596 11468 17064
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 7022 17064 24086
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1622 24712 26334
InceptionV4/InceptionV4/Mixed_3a/concat CPU 375 26334 26709
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2063 26741 28804
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3656 28814 32470
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4000 26795 30795
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2020 30795 32815
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3713 32912 36625
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3714 36686 40400
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6723 40464 47187
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 6676 47251 53927
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1197 53927 55124
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 6373 55235 61608
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 8233 55796 64029
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 836 64029 64865
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2408 65031 67439
InceptionV4/InceptionV4/Mixed_5a/concat CPU 515 67439 67954
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1127 67985 69112
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1528 69119 70647
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1540 70652 72192
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3595 68065 71660
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 988 71660 72648
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 981 72198 73179
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 982 73183 74165
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2362 72724 75086
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3898 75168 79066
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1645 79110 80755
InceptionV4/InceptionV4/Mixed_5b/concat CPU 196 80755 80951
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1028 80977 82005
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 963 82012 82975
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 987 82981 83968
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3116 81035 84151
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1004 84151 85155
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1530 83978 85508
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1459 85512 86971
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2443 85199 87642
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3672 87721 91393
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 664 91969 92633
InceptionV4/InceptionV4/Mixed_5c/concat CPU 181 92633 92814
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1018 92839 93857
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 943 93861 94804
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 986 94811 95797
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3131 92898 96029
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1035 96029 97064
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1752 95805 97557
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1560 97563 99123
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2302 97131 99433
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2561 99504 102065
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1444 102677 104121
InceptionV4/InceptionV4/Mixed_5d/concat CPU 182 104121 104303
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1012 104327 105339
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 943 105345 106288
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 984 106295 107279
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1699 107354 109053
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3813 104381 108194
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1177 108194 109371
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1555 109115 110670
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2460 109412 111872
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2393 111943 114336
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1387 114981 116368
InceptionV4/InceptionV4/Mixed_5e/concat CPU 186 116368 116554
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2908 116582 119490
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5342 119500 124842
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3427 116640 120067
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7491 120067 127558
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 5016 124858 129874
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 243 129902 130145
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 985 130165 131150
InceptionV4/InceptionV4/Mixed_6a/concat CPU 84 131150 131234
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1819 131256 133075
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2551 131314 133865
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1573 133865 135438
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2771 133083 135854
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1959 135497 137456
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3659 135859 139518
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 568 139554 140122
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3439 137487 140926
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1358 140127 141485
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3900 140960 144860
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 5053 144927 149980
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 111 150050 150161
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3031 150161 153192
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 9638 153271 162909
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2452 162909 165361
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5242 165585 170827
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2203 170863 173066
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2987 173097 176084
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8400 166090 174490
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3545 174490 178035
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3128 176136 179264
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2876 178054 180930
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2650 179296 181946
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1921 181969 183890
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3518 180936 184454
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 36 184476 184512
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 643 184512 185155
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1370 185175 186545
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 3490 186613 190103
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1126 190103 191229
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2463 191327 193790
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1605 193815 195420
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1849 191902 193751
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1859 193751 195610
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2863 195451 198314
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2723 195620 198343
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2611 198340 200951
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3524 198349 201873
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 40 201880 201920
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 635 201920 202555
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1286 202564 203850
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3679 200975 204654
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2724 204716 207440
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 3744 207491 211235
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1181 211235 212416
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6011 212574 218585
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3229 218607 221836
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8759 213044 221803
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2238 221803 224041
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2726 221882 224608
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2630 224132 226762
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3295 225794 229089
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3621 226766 230387
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 230395 230438
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 642 230438 231080
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3179 229125 232304
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1381 231089 232470
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3418 232332 235750
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5230 235820 241050
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1157 241050 242207
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3827 242315 246142
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3208 242889 246097
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1874 246097 247971
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1897 246176 248073
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2611 247985 250596
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2715 248096 250811
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2921 250851 253772
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3507 250602 254109
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 56 254116 254172
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 568 254172 254740
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1257 254750 256007
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3231 253909 257140
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3368 257240 260608
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4635 260673 265308
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1600 265308 266908
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3158 267002 270160
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1948 270199 272147
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4575 267545 272120
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1826 272120 273946
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3243 272179 275422
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2695 273962 276657
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3664 275462 279126
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3655 276662 280317
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 44 280326 280370
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 558 280370 280928
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1261 280938 282199
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3328 279169 282497
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2650 282576 285226
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 5915 285304 291219
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 1240 291219 292459
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3581 292555 296136
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2973 293121 296094
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1917 296094 298011
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2213 296164 298377
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2581 298027 300608
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2610 298416 301026
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3593 300614 304207
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3383 301059 304442
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 31 304214 304245
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 665 304245 304910
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1276 304918 306194
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3485 304465 307950
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2492 308024 310516
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4381 310579 314960
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1461 314960 316421
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2115 317037 319152
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 207 319152 319359
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4318 316506 320824
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 122 319370 319492
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1795 319492 321287
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 825 321317 322142
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3446 320871 324317
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5587 324401 329988
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2223 330062 332285
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1352 332318 333670
InceptionV4/InceptionV4/Mixed_7a/concat CPU 38 333670 333708
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1206 333747 334953
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 618 334962 335580
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 730 335585 336315
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 336319 336330
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 823 336332 337155
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 316 337162 337478
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2413 333780 336193
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1335 336193 337528
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 831 337485 338316
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1127 337570 338697
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1265 338736 340001
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1029 340040 341069
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1005 341100 342105
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1114 342141 343255
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1265 343283 344548
InceptionV4/InceptionV4/Mixed_7b/concat CPU 34 344548 344582
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1252 344601 345853
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 724 345885 346609
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 616 346612 347228
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 9 347237 347246
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1775 344630 346405
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1572 346405 347977
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1059 347248 348307
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 189 348312 348501
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1212 348009 349221
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 818 348504 349322
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1236 349241 350477
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1064 350516 351580
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1187 351609 352796
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 478 352849 353327
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1205 353355 354560
InceptionV4/InceptionV4/Mixed_7c/concat CPU 34 354560 354594
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1196 354614 355810
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 688 355821 356509
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 629 356513 357142
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 357148 357158
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1544 354643 356187
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1077 356187 357264
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1061 357189 358250
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 192 358261 358453
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1572 357424 358996
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 809 358456 359265
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1601 359021 360622
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1390 360674 362064
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1408 362114 363522
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 624 363566 364190
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1292 364221 365513
InceptionV4/InceptionV4/Mixed_7d/concat CPU 34 365513 365547
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 53 365556 365609
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 365611 365613
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 365615 365616
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 365618 365618
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 365619 365619
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 365621 365622
InceptionV4/Logits/Logits/MatMul CPU 4099 365624 369723
InceptionV4/Logits/Logits/BiasAdd CPU 13 369737 369750
InceptionV4/Logits/Predictions CPU 6 369752 369758
InceptionV4/Logits/Logits/biases CPU 0 1345 1345
InceptionV4/Logits/Logits/weights CPU 0 1398 1398
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1408 1408
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1410 1410
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1411 1411
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1413 1414
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1021 1415 2436
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3903 2462 6365
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 5941 6388 12329
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 863 12369 13232
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7680 12453 20133
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6248 20133 26381
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3937 27143 31080
InceptionV4/InceptionV4/Mixed_3a/concat CPU 2648 31080 33728
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 3818 33813 37631
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3604 37644 41248
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5489 35112 40601
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1804 40601 42405
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3259 42521 45780
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3243 45846 49089
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6997 49154 56151
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 11005 56219 67224
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1030 67224 68254
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 8480 68378 76858
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 7532 69271 76803
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 552 76803 77355
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1671 77385 79056
InceptionV4/InceptionV4/Mixed_5a/concat CPU 323 79056 79379
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1013 79409 80422
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1624 80429 82053
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2941 79473 82414
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1147 82414 83561
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1646 82058 83704
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1363 83751 85114
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2408 83607 86015
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1453 85122 86575
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3015 86047 89062
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1834 89723 91557
InceptionV4/InceptionV4/Mixed_5b/concat CPU 205 91557 91762
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1160 91788 92948
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 965 92952 93917
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1071 93924 94995
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1528 95004 96532
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3805 92507 96312
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1111 96312 97423
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1436 96568 98004
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3560 97463 101023
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2383 101097 103480
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1380 104132 105512
InceptionV4/InceptionV4/Mixed_5c/concat CPU 178 105512 105690
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1050 105722 106772
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 959 106778 107737
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 877 107744 108621
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1414 108627 110041
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2954 106093 109047
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 983 109047 110030
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1541 110046 111587
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2533 110075 112608
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2492 112691 115183
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1488 115228 116716
InceptionV4/InceptionV4/Mixed_5d/concat CPU 186 116716 116902
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1010 116928 117938
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 960 117943 118903
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 976 118909 119885
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1693 119894 121587
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3168 117010 120178
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1596 120178 121774
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1450 121852 123302
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3469 121899 125368
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2576 125468 128044
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 1417 128643 130060
InceptionV4/InceptionV4/Mixed_5e/concat CPU 178 130060 130238
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2841 130263 133104
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5576 133121 138697
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3133 130324 133457
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7524 133457 140981
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4838 138709 143547
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 242 143577 143819
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1658 143836 145494
InceptionV4/InceptionV4/Mixed_6a/concat CPU 87 145494 145581
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1925 145600 147525
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2585 147533 150118
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2766 145662 148428
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2472 148428 150900
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2652 150960 153612
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3729 150123 153852
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 641 153904 154545
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1437 154551 155988
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2975 153643 156618
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3135 156691 159826
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2922 159890 162812
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 130 162879 163009
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2495 163009 165504
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 6681 165589 172270
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 1286 172270 173556
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1969 173680 175649
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 4576 175687 180263
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6515 174282 180797
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2491 180797 183288
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3168 180284 183452
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2826 183304 186130
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3621 183483 187104
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3701 186140 189841
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 167 189852 190019
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 588 190019 190607
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3922 187143 191065
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1371 190621 191992
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2420 191098 193518
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 6039 193592 199631
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1658 199631 201289
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2107 201406 203513
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2362 203541 205903
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3400 205925 209325
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8669 201921 210590
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2318 210590 212908
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4667 209396 214063
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2753 212923 215676
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3234 214118 217352
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3497 215684 219181
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2156 217384 219540
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 47 219187 219234
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 665 219234 219899
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1268 219919 221187
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4867 221253 226120
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1308 226120 227428
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1872 227562 229434
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3511 229460 232971
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4793 228122 232915
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1873 232915 234788
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3379 233008 236387
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2692 235121 237813
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4347 236424 240771
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3495 237820 241315
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 241321 241363
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 572 241363 241935
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1268 241966 243234
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3125 240826 243951
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2882 244032 246914
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4608 246972 251580
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 2100 251580 253680
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5545 253757 259302
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1935 259335 261270
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4954 254296 259250
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2252 259250 261502
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1757 261301 263058
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2609 261514 264123
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3291 263088 266379
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3938 264128 268066
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 39 268074 268113
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 554 268113 268667
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3557 266418 269975
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1367 268675 270042
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3744 270016 273760
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 5325 273806 279131
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1459 279131 280590
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2757 280659 283416
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1708 283439 285147
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2190 281194 283384
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1957 283384 285341
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2699 285351 288050
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3569 285186 288755
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3707 288057 291764
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 44 291770 291814
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 662 291814 292476
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4016 288789 292805
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1266 292485 293751
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2980 292836 295816
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2333 295890 298223
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4105 298287 302392
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2197 302392 304589
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3793 304865 308658
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3017 308710 311727
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6685 305412 312097
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2247 312097 314344
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 4904 311779 316683
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2905 314360 317265
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3260 316718 319978
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3607 317271 320878
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 42 320884 320926
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 633 320926 321559
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1274 321568 322842
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3852 320092 323944
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2899 324032 326931
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4051 326999 331050
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 908 331050 331958
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2911 332046 334957
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2775 332034 334809
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 208 334809 335017
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 36 335025 335061
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1806 335061 336867
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 715 336880 337595
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3295 334981 338276
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3132 338347 341479
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1641 341548 343189
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1363 343221 344584
InceptionV4/InceptionV4/Mixed_7a/concat CPU 118 344584 344702
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1168 344729 345897
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 663 345905 346568
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 685 346575 347260
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 9 347265 347274
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 847 347276 348123
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 182 348131 348313
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 813 348316 349129
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2108 344772 346880
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2338 346880 349218
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1429 349285 350714
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1379 350756 352135
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1112 352181 353293
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1082 353328 354410
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 696 354450 355146
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1265 355752 357017
InceptionV4/InceptionV4/Mixed_7b/concat CPU 37 357017 357054
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1175 357072 358247
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 713 358260 358973
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 628 358976 359604
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 359614 359624
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1675 357107 358782
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1139 358782 359921
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 815 359626 360441
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 181 360476 360657
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1148 359954 361102
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 806 360661 361467
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1220 361124 362344
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1342 362394 363736
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1420 363771 365191
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 784 365243 366027
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1354 366635 367989
InceptionV4/InceptionV4/Mixed_7c/concat CPU 35 367989 368024
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1167 368067 369234
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 753 369243 369996
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 735 370001 370736
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 8 370741 370749
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 968 370752 371720
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 239 371745 371984
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2211 368121 370332
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1723 370332 372055
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 812 371986 372798
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1293 372095 373388
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1540 373449 374989
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1269 375033 376302
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1408 376354 377762
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 632 377806 378438
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1264 378471 379735
InceptionV4/InceptionV4/Mixed_7d/concat CPU 36 379735 379771
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 54 379779 379833
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 379835 379838
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 379840 379840
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 379842 379842
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 379844 379844
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 1 379846 379847
InceptionV4/Logits/Logits/MatMul CPU 3780 379848 383628
InceptionV4/Logits/Logits/BiasAdd CPU 10 383638 383648
InceptionV4/Logits/Predictions CPU 7 383653 383660
InceptionV4/Logits/Logits/biases CPU 0 614 614
InceptionV4/Logits/Logits/weights CPU 0 663 663
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 676 676
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 678 678
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 680 680
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 682 682
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1039 684 1723
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3505 1731 5236
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 6291 5266 11557
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 871 11593 12464
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4278 11661 15939
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 5878 15939 21817
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1868 22434 24302
InceptionV4/InceptionV4/Mixed_3a/concat CPU 394 24302 24696
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1898 24728 26626
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3778 26634 30412
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3534 24795 28329
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2696 28329 31025
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3637 31128 34765
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 5145 34817 39962
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 5888 40031 45919
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 8639 45985 54624
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 1796 54624 56420
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 10252 56603 66855
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 9679 57119 66798
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1126 66798 67924
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1819 67991 69810
InceptionV4/InceptionV4/Mixed_5a/concat CPU 181 69810 69991
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 889 70023 70912
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1450 70917 72367
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1469 72373 73842
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1157 73854 75011
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2915 70558 73473
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1601 73473 75074
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1027 75015 76042
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2376 75145 77521
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2780 77597 80377
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1522 80945 82467
InceptionV4/InceptionV4/Mixed_5b/concat CPU 200 82467 82667
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1014 82692 83706
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 955 83711 84666
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 978 84673 85651
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3155 82755 85910
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1139 85910 87049
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1530 85659 87189
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1555 87194 88749
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 3628 87097 90725
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2736 90794 93530
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1398 94102 95500
InceptionV4/InceptionV4/Mixed_5c/concat CPU 183 95500 95683
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1014 95707 96721
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 959 96727 97686
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1239 97693 98932
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3445 95767 99212
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1260 99212 100472
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1634 98943 100577
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1465 100582 102047
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2141 100517 102658
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3534 102739 106273
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1400 106314 107714
InceptionV4/InceptionV4/Mixed_5d/concat CPU 186 107714 107900
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1389 107926 109315
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 975 109322 110297
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 895 110305 111200
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3515 107985 111500
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1098 111500 112598
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1534 111208 112742
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1459 113523 114982
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2337 112851 115188
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2996 115253 118249
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 989 118290 119279
InceptionV4/InceptionV4/Mixed_5e/concat CPU 182 119279 119461
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2774 119486 122260
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5307 122277 127584
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3159 119592 122751
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7438 122751 130189
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 5024 127593 132617
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 242 132645 132887
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1012 132904 133916
InceptionV4/InceptionV4/Mixed_6a/concat CPU 84 133916 134000
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1826 134036 135862
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2694 135869 138563
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2789 134107 136896
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2064 136896 138960
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2031 139009 141040
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3641 138570 142211
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 555 142246 142801
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1276 142806 144082
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3908 141070 144978
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3505 145057 148562
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3550 148618 152168
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 114 152241 152355
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2530 152355 154885
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 9609 154971 164580
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 2553 164580 167133
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4403 167356 171759
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2905 171813 174718
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3501 174742 178243
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8312 167853 176165
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3584 176165 179749
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3384 178286 181670
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2657 179766 182423
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 4160 181710 185870
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3700 182428 186128
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 186133 186176
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 693 186176 186869
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1396 186878 188274
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3413 185909 189322
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 4928 189405 194333
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 1392 194333 195725
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4780 195872 200652
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4171 196428 200599
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1860 200599 202459
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1911 200688 202599
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2584 202474 205058
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 5892 202627 208519
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3547 205064 208611
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 226 208617 208843
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 676 208843 209519
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1309 209527 210836
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 4823 208559 213382
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3397 213468 216865
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2145 216939 219084
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5801 219150 224951
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1577 224951 226528
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4351 226625 230976
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1908 231022 232930
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3720 227140 230860
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2353 230860 233213
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1822 232973 234795
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2688 233289 235977
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3345 234833 238178
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 4210 235983 240193
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 56 240214 240270
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 563 240270 240833
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3147 238214 241361
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1258 240841 242099
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3707 241400 245107
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 5260 245203 250463
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 1116 250463 251579
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 3833 251676 255509
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3143 252211 255354
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1859 255354 257213
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1688 255573 257261
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2407 257284 259691
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2745 257227 259972
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3511 259978 263489
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3724 259791 263515
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 39 263497 263536
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 663 263536 264199
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1397 264206 265603
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3957 263543 267500
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3694 267561 271255
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 6550 271302 277852
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 1784 277852 279636
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2579 279730 282309
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3048 282341 285389
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6439 280324 286763
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2086 286763 288849
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3883 285416 289299
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2592 288866 291458
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2679 289335 292014
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2634 292049 294683
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3494 291465 294959
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 51 294966 295017
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 559 295017 295576
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1269 295586 296855
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2141 294712 296853
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 11221 296887 308108
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 2267 308108 310375
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2020 310459 312479
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1880 312497 314377
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3268 311079 314347
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2058 314347 316405
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2974 314393 317367
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2689 316421 319110
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2532 317393 319925
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2512 319955 322467
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3529 319118 322647
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 322652 322695
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 654 322695 323349
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2004 322491 324495
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1282 323358 324640
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 3557 324679 328236
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1024 328236 329260
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2770 329323 332093
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 2211 329847 332058
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 201 332058 332259
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 31 332292 332323
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1826 332323 334149
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 2730 332111 334841
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 715 334163 334878
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3950 334872 338822
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 1732 338871 340603
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1242 340633 341875
InceptionV4/InceptionV4/Mixed_7a/concat CPU 36 341875 341911
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1263 341928 343191
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 622 343199 343821
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 728 343825 344553
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 8 344557 344565
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1630 342695 344325
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1035 344325 345360
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 834 344568 345402
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 181 345407 345588
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 824 345591 346415
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1239 345398 346637
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1146 346684 347830
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1105 347866 348971
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1046 349009 350055
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1302 350129 351431
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1506 351460 352966
InceptionV4/InceptionV4/Mixed_7b/concat CPU 38 352966 353004
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1265 353022 354287
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 615 354295 354910
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 629 354913 355542
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 10 355550 355560
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1499 353052 354551
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1049 354551 355600
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 817 355562 356379
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 178 356384 356562
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1028 355628 356656
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 804 356564 357368
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1119 356674 357793
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1379 357831 359210
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1327 359244 360571
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 520 360631 361151
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1224 361180 362404
InceptionV4/InceptionV4/Mixed_7c/concat CPU 33 362404 362437
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1199 362479 363678
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 742 363689 364431
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1631 362513 364144
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 959 364144 365103
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 716 364745 365461
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 9 365465 365474
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 818 365476 366294
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1191 365151 366342
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 366300 366480
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 814 366482 367296
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1206 366364 367570
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1629 367616 369245
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1314 369285 370599
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 537 370638 371175
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1245 371204 372449
InceptionV4/InceptionV4/Mixed_7d/concat CPU 33 372449 372482
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 53 372490 372543
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 372545 372547
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 372549 372549
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 372551 372552
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 372553 372553
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 372554 372556
InceptionV4/Logits/Logits/MatMul CPU 3893 372557 376450
InceptionV4/Logits/Logits/BiasAdd CPU 11 376461 376472
InceptionV4/Logits/Predictions CPU 6 376476 376482
InceptionV4/Logits/Logits/biases CPU 0 1413 1413
InceptionV4/Logits/Logits/weights CPU 0 1468 1468
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1480 1480
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1482 1482
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1484 1484
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1485 1485
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 1029 1487 2516
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 3460 2540 6000
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 6311 6028 12339
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 794 12372 13166
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 4772 12751 17523
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 6453 17523 23976
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2646 24588 27234
InceptionV4/InceptionV4/Mixed_3a/concat CPU 387 27234 27621
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2155 27656 29811
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3144 28342 31486
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1397 31486 32883
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 3531 29820 33351
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3457 32948 36405
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3824 36464 40288
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6220 40388 46608
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 6046 46806 52852
InceptionV4/InceptionV4/Mixed_4a/concat OpenCL 2155 52852 55007
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 7734 55193 62927
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 10029 55717 65746
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1089 65746 66835
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2441 66892 69333
InceptionV4/InceptionV4/Mixed_5a/concat CPU 431 69333 69764
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 851 69788 70639
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1524 70644 72168
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1524 72173 73697
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2592 69827 72419
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1848 72419 74267
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 988 73702 74690
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D CPU 960 74693 75653
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1985 74329 76314
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 3463 76370 79833
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 1484 79869 81353
InceptionV4/InceptionV4/Mixed_5b/concat CPU 206 81353 81559
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1004 81584 82588
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D CPU 941 82593 83534
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 980 83539 84519
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2219 81630 83849
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1316 83849 85165
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1409 84525 85934
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 1862 85204 87066
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1436 85939 87375
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2375 87092 89467
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1417 90108 91525
InceptionV4/InceptionV4/Mixed_5c/concat CPU 180 91525 91705
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1000 91730 92730
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D CPU 945 92736 93681
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1071 93689 94760
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2707 91785 94492
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1604 94492 96096
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1504 94765 96269
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1453 96274 97727
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 13154 96134 109288
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 6463 109367 115830
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1718 116470 118188
InceptionV4/InceptionV4/Mixed_5d/concat CPU 418 118188 118606
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1533 118642 120175
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 1399 120185 121584
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 887 121591 122478
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1433 122482 123915
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3661 119388 123049
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1463 123049 124512
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 1478 123963 125441
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 2090 124545 126635
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 2967 126684 129651
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 683 130282 130965
InceptionV4/InceptionV4/Mixed_5e/concat CPU 200 130965 131165
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2801 131189 133990
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5234 134000 139234
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 4641 139244 143885
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 242 143894 144136
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 1725 131228 132953
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 16286 132953 149239
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 604 149894 150498
InceptionV4/InceptionV4/Mixed_6a/concat CPU 111 150498 150609
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1828 150640 152468
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2574 152476 155050
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3513 155056 158569
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 665 158577 159242
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1303 159249 160552
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 8413 150669 159082
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2267 159082 161349
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1409 161433 162842
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2062 162856 164918
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2194 164945 167139
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2342 167168 169510
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 57 169537 169594
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1812 169594 171406
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 2668 171441 174109
InceptionV4/InceptionV4/Mixed_6b/concat OpenCL 514 174109 174623
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2400 174667 177067
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2385 174666 177051
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2049 177051 179100
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 2972 177082 180054
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2592 179120 181712
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2459 180075 182534
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2280 182556 184836
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3740 181719 185459
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 43 185466 185509
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 564 185509 186073
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2368 184856 187224
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1255 186083 187338
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2635 187253 189888
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 2680 189941 192621
InceptionV4/InceptionV4/Mixed_6c/concat OpenCL 810 192621 193431
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1419 193498 194917
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1819 194929 196748
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3254 193498 196752
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1817 196752 198569
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 1965 196757 198722
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2657 198583 201240
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3401 198921 202322
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3593 201247 204840
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 46 204846 204892
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 650 204892 205542
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3229 202343 205572
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1294 205551 206845
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2025 205603 207628
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 4811 207691 212502
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1330 212502 213832
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2723 213965 216688
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1617 216704 218321
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4547 214478 219025
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1841 219025 220866
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 3197 218340 221537
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2658 220936 223594
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2399 221613 224012
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3588 223598 227186
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3200 224038 227238
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 52 227193 227245
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 558 227245 227803
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1422 227811 229233
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3358 227256 230614
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 3004 230669 233673
InceptionV4/InceptionV4/Mixed_6e/concat OpenCL 790 233673 234463
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2760 234524 237284
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1658 237327 238985
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1758 239002 240760
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4600 235113 239713
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1857 239713 241570
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 3114 240793 243907
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2657 241583 244240
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 3177 243936 247113
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3703 244244 247947
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 49 247955 248004
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 560 248004 248564
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1370 248573 249943
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 8429 247141 255570
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 4241 255745 259986
InceptionV4/InceptionV4/Mixed_6f/concat OpenCL 660 259986 260646
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2416 260720 263136
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1375 263153 264528
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1656 261451 263107
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1874 263107 264981
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2109 264552 266661
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2575 264992 267567
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2393 266681 269074
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3612 267572 271184
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 47 271193 271240
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 555 271240 271795
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1287 271805 273092
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 3988 269096 273084
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2002 273157 275159
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 4198 275196 279394
InceptionV4/InceptionV4/Mixed_6g/concat OpenCL 4155 279394 283549
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2526 283620 286146
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 1491 286170 287661
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1911 284207 286118
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1800 286118 287918
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 2272 287685 289957
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 2631 287960 290591
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 2486 289984 292470
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 3490 290597 294087
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 53 294093 294146
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 665 294146 294811
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 2883 292500 295383
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1293 294820 296113
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2012 295410 297422
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 4926 297486 302412
InceptionV4/InceptionV4/Mixed_6h/concat OpenCL 1537 302412 303949
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2420 304029 306449
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 3307 306469 309776
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool/Convert Convert 6467 304615 311082
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 229 311082 311311
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 3490 309797 313287
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 36 311320 311356
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2137 311356 313493
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 764 313504 314268
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 2637 313337 315974
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 1475 316648 318123
InceptionV4/InceptionV4/Mixed_7a/concat CPU 60 318123 318183
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1774 318207 319981
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 684 319992 320676
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 621 320681 321302
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 11 321306 321317
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2537 318307 320844
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1198 320844 322042
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 833 321320 322153
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 179 322158 322337
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 823 322340 323163
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 1112 322077 323189
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1493 323208 324701
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1202 324744 325946
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1300 325985 327285
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 463 327325 327788
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 1345 327816 329161
InceptionV4/InceptionV4/Mixed_7b/concat CPU 40 329161 329201
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1294 329224 330518
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 616 330525 331141
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 723 331144 331867
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 11 331902 331913
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1195 329981 331176
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1175 331176 332351
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 819 331916 332735
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 181 332740 332921
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 963 332379 333342
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 807 332924 333731
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1038 333360 334398
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 977 334438 335415
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 921 335440 336361
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 375 336391 336766
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1206 336790 337996
InceptionV4/InceptionV4/Mixed_7c/concat CPU 35 337996 338031
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 1293 338073 339366
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 638 339375 340013
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 620 340017 340637
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 10 340643 340653
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1558 338071 339629
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1266 339629 340895
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 821 340656 341477
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 180 341484 341664
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 814 341667 342481
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 2811 340929 343740
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 1528 343799 345327
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 1354 345381 346735
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 1128 346776 347904
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 539 347944 348483
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1433 348512 349945
InceptionV4/InceptionV4/Mixed_7d/concat CPU 39 349945 349984
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 50 349992 350042
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 350044 350046
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 350048 350048
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 350050 350051
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 350052 350052
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 350053 350055
InceptionV4/Logits/Logits/MatMul CPU 4132 350056 354188
InceptionV4/Logits/Logits/BiasAdd CPU 10 354199 354209
InceptionV4/Logits/Predictions CPU 6 354213 354219
