// Seed: 2326388846
module module_0 (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input wire id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri1 id_8
    , id_15,
    output wand id_9,
    input wand id_10,
    input uwire id_11,
    input wire id_12,
    input wand id_13
);
  assign id_15 = 1;
  wire id_16, id_17;
endmodule
module module_1 (
    output wand  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  tri   id_4,
    output uwire id_5,
    input  uwire id_6,
    input  wire  id_7,
    input  wand  id_8
);
  wire id_10;
  module_0(
      id_6, id_7, id_4, id_8, id_4, id_7, id_6, id_5, id_0, id_5, id_1, id_2, id_2, id_1
  );
endmodule
