Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Jan 18 10:06:22 2025
| Host         : sohail running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file brent_kung_adder_timing_summary_routed.rpt -pb brent_kung_adder_timing_summary_routed.pb -rpx brent_kung_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : brent_kung_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.893ns  (logic 3.793ns (48.061%)  route 4.100ns (51.939%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.565     2.501    a_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.124     2.625 f  sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.681     3.306    g1_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.124     3.430 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.854     5.284    sum_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         2.609     7.893 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.893    sum[3]
    V16                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.456ns  (logic 3.793ns (50.867%)  route 3.663ns (49.133%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.944     0.944 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           1.149     2.093    b_IBUF[2]
    SLICE_X1Y7           LUT2 (Prop_lut2_I0_O)        0.124     2.217 r  sum_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.651     2.867    sum_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     2.991 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     4.855    sum_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         2.601     7.456 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.456    sum[2]
    V17                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.353ns  (logic 3.773ns (51.319%)  route 3.579ns (48.681%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  a_IBUF[0]_inst/O
                         net (fo=4, routed)           1.565     2.501    a_IBUF[0]
    SLICE_X0Y7           LUT4 (Prop_lut4_I2_O)        0.124     2.625 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.289     2.915    g1_0
    SLICE_X0Y7           LUT6 (Prop_lut6_I5_O)        0.124     3.039 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.725     4.764    cout_OBUF
    U18                  OBUF (Prop_obuf_I_O)         2.589     7.353 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     7.353    cout
    U18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.324ns  (logic 3.917ns (53.476%)  route 3.407ns (46.524%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  cin_IBUF_inst/O
                         net (fo=5, routed)           1.591     2.542    cin_IBUF
    SLICE_X0Y7           LUT5 (Prop_lut5_I2_O)        0.152     2.694 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.817     4.510    sum_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         2.814     7.324 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.324    sum[1]
    W16                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 3.665ns (52.850%)  route 3.270ns (47.150%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  b[0] (IN)
                         net (fo=0)                   0.000     0.000    b[0]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  b_IBUF[0]_inst/O
                         net (fo=4, routed)           1.602     2.547    b_IBUF[0]
    SLICE_X0Y8           LUT3 (Prop_lut3_I2_O)        0.124     2.671 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.338    sum_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         2.596     6.935 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.935    sum[0]
    W17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.338ns (64.500%)  route 0.737ns (35.500%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  cin_IBUF_inst/O
                         net (fo=5, routed)           0.418     0.598    cin_IBUF
    SLICE_X0Y8           LUT3 (Prop_lut3_I0_O)        0.045     0.643 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     0.962    sum_OBUF[0]
    W17                  OBUF (Prop_obuf_I_O)         1.113     2.075 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.075    sum[0]
    W17                                                               r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.108ns  (logic 1.324ns (62.814%)  route 0.784ns (37.186%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.419     0.592    b_IBUF[2]
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.637 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.365     1.002    cout_OBUF
    U18                  OBUF (Prop_obuf_I_O)         1.106     2.108 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.108    cout
    U18                                                               r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.142ns  (logic 1.343ns (62.683%)  route 0.799ns (37.317%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  cin_IBUF_inst/O
                         net (fo=5, routed)           0.391     0.571    cin_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I0_O)        0.045     0.616 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.024    sum_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.118     2.142 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.142    sum[2]
    V17                                                               r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.351ns (62.790%)  route 0.801ns (37.210%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 f  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 f  cin_IBUF_inst/O
                         net (fo=5, routed)           0.392     0.572    cin_IBUF
    SLICE_X0Y7           LUT6 (Prop_lut6_I3_O)        0.045     0.617 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.026    sum_OBUF[3]
    V16                  OBUF (Prop_obuf_I_O)         1.126     2.152 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.152    sum[3]
    V16                                                               r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.207ns  (logic 1.402ns (63.536%)  route 0.805ns (36.464%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  b[1] (IN)
                         net (fo=0)                   0.000     0.000    b[1]
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  b_IBUF[1]_inst/O
                         net (fo=3, routed)           0.404     0.568    b_IBUF[1]
    SLICE_X0Y7           LUT5 (Prop_lut5_I4_O)        0.048     0.616 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.017    sum_OBUF[1]
    W16                  OBUF (Prop_obuf_I_O)         1.191     2.207 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.207    sum[1]
    W16                                                               r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------





