

================================================================
== Vitis HLS Report for 'dct_1d'
================================================================
* Date:           Fri Oct 14 17:51:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.152 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    28|        -|        -|    -|
|Expression           |        -|     -|        0|      781|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      112|    -|
|Register             |        -|     -|      779|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    28|      779|      957|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +--------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                  |                 Module                 |      Expression     |
    +--------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27  |ama_addmuladd_18s_16s_13ns_29ns_29_4_0  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_16s_16s_12ns_29s_29_4_0_U14   |ama_submuladd_16s_16s_12ns_29s_29_4_0   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_16s_16s_13ns_29s_29_4_0_U18   |ama_submuladd_16s_16s_13ns_29s_29_4_0   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34  |ama_submuladd_18s_16s_14ns_29ns_29_4_0  |  i0 + (i1 - i2) * i3|
    |mac_muladd_16s_14ns_29ns_29_4_0_U24         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_0_U28         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_0_U35         |mac_muladd_16s_14ns_29ns_29_4_0         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_0_U22          |mac_muladd_16s_14ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_0_U32          |mac_muladd_16s_14ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_0_U26          |mac_muladd_16s_15s_13ns_29_4_0          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_13ns_29_4_0_U29          |mac_muladd_16s_15s_13ns_29_4_0          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_0_U31          |mac_muladd_16s_15s_29ns_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_0_U19           |mac_muladd_16s_15s_29s_29_4_0           |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_0_U25           |mac_muladd_16s_15s_29s_29_4_0           |         i0 + i1 * i2|
    |mac_muladd_17s_12ns_13ns_29_4_0_U37         |mac_muladd_17s_12ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_29s_29_4_0_U30          |mac_muladd_17s_12ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_13ns_29_4_0_U33         |mac_muladd_17s_13ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_17s_13ns_29s_29_4_0_U36          |mac_muladd_17s_13ns_29s_29_4_0          |         i0 + i1 * i2|
    |mac_muladd_18s_13ns_13ns_29_4_0_U21         |mac_muladd_18s_13ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mac_muladd_18s_14ns_13ns_29_4_0_U16         |mac_muladd_18s_14ns_13ns_29_4_0         |         i0 * i1 + i2|
    |mul_mul_16s_14ns_29_4_0_U10                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_14ns_29_4_0_U12                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_14ns_29_4_0_U17                 |mul_mul_16s_14ns_29_4_0                 |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U11                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U13                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_16s_15s_29_4_0_U23                  |mul_mul_16s_15s_29_4_0                  |              i0 * i1|
    |mul_mul_17s_12ns_29_4_0_U20                 |mul_mul_17s_12ns_29_4_0                 |              i0 * i1|
    |mul_mul_17s_13ns_29_4_0_U15                 |mul_mul_17s_13ns_29_4_0                 |              i0 * i1|
    +--------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln61_fu_192_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln63_12_fu_385_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln63_18_fu_413_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln63_1_fu_389_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln63_23_fu_432_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln63_29_fu_460_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln63_3_fu_417_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln63_4_fu_323_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln63_5_fu_436_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln63_7_fu_464_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln63_fu_204_p2     |         +|   0|  0|  36|          29|          29|
    |empty_fu_152_p2        |         +|   0|  0|  23|          16|          16|
    |tmp1019_fu_160_p2      |         +|   0|  0|  16|          16|          16|
    |tmp27_fu_262_p2        |         +|   0|  0|  18|          18|          18|
    |tmp2_fu_156_p2         |         +|   0|  0|  16|          16|          16|
    |tmp35_fu_281_p2        |         +|   0|  0|  24|          17|          17|
    |tmp48_fu_352_p2        |         +|   0|  0|  25|          18|          18|
    |tmp6517_fu_180_p2      |         +|   0|  0|  23|          16|          16|
    |tmp_5_fu_198_p2        |         +|   0|  0|  29|          29|          29|
    |tmp15_fu_220_p2        |         -|   0|  0|  24|          17|          17|
    |tmp19_fu_230_p2        |         -|   0|  0|  24|          17|          17|
    |tmp20_fu_240_p2        |         -|   0|  0|  25|          18|          18|
    |tmp25_fu_246_p2        |         -|   0|  0|  24|          17|          17|
    |tmp26_fu_256_p2        |         -|   0|  0|  18|          18|          18|
    |tmp33_fu_275_p2        |         -|   0|  0|  24|          17|          17|
    |tmp36_fu_303_p2        |         -|   0|  0|  36|          29|          29|
    |tmp43_fu_376_p2        |         -|   0|  0|  24|          17|          17|
    |tmp47_fu_342_p2        |         -|   0|  0|  24|          17|          17|
    |tmp_6_fu_317_p2        |         -|   0|  0|  29|          29|          29|
    |tmp_4_fu_174_p2        |        or|   0|  0|  29|          29|          13|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 781|         690|         674|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |  14|          3|   16|         48|
    |ap_return_1  |  14|          3|   16|         48|
    |ap_return_2  |  14|          3|   16|         48|
    |ap_return_3  |  14|          3|   16|         48|
    |ap_return_4  |  14|          3|   16|         48|
    |ap_return_5  |  14|          3|   16|         48|
    |ap_return_6  |  14|          3|   16|         48|
    |ap_return_7  |  14|          3|   16|         48|
    +-------------+----+-----------+-----+-----------+
    |Total        | 112|         24|  128|        384|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_ce_reg                           |   1|   0|    1|          0|
    |ap_return_0_int_reg                 |  16|   0|   16|          0|
    |ap_return_1_int_reg                 |  16|   0|   16|          0|
    |ap_return_2_int_reg                 |  16|   0|   16|          0|
    |ap_return_3_int_reg                 |  16|   0|   16|          0|
    |ap_return_4_int_reg                 |  16|   0|   16|          0|
    |ap_return_5_int_reg                 |  16|   0|   16|          0|
    |ap_return_6_int_reg                 |  16|   0|   16|          0|
    |ap_return_7_int_reg                 |  16|   0|   16|          0|
    |p_read1_int_reg                     |  16|   0|   16|          0|
    |p_read2_int_reg                     |  16|   0|   16|          0|
    |p_read3_int_reg                     |  16|   0|   16|          0|
    |p_read4_int_reg                     |  16|   0|   16|          0|
    |p_read5_int_reg                     |  16|   0|   16|          0|
    |p_read6_int_reg                     |  16|   0|   16|          0|
    |p_read7_int_reg                     |  16|   0|   16|          0|
    |p_read_1_reg_751                    |  16|   0|   16|          0|
    |p_read_1_reg_751_pp0_iter1_reg      |  16|   0|   16|          0|
    |p_read_2_reg_759                    |  16|   0|   16|          0|
    |p_read_2_reg_759_pp0_iter1_reg      |  16|   0|   16|          0|
    |p_read_3_reg_767                    |  16|   0|   16|          0|
    |p_read_4_reg_775                    |  16|   0|   16|          0|
    |p_read_5_reg_783                    |  16|   0|   16|          0|
    |p_read_6_reg_789                    |  16|   0|   16|          0|
    |p_read_7_reg_795                    |  16|   0|   16|          0|
    |p_read_8_reg_801                    |  16|   0|   16|          0|
    |p_read_8_reg_801_pp0_iter1_reg      |  16|   0|   16|          0|
    |p_read_int_reg                      |  16|   0|   16|          0|
    |sext_ln61_11_reg_808                |  29|   0|   29|          0|
    |sext_ln61_11_reg_808_pp0_iter1_reg  |  29|   0|   29|          0|
    |sext_ln61_14_reg_814                |  29|   0|   29|          0|
    |sext_ln61_14_reg_814_pp0_iter1_reg  |  29|   0|   29|          0|
    |sext_ln61_reg_826                   |  17|   0|   17|          0|
    |tmp20_reg_842                       |  18|   0|   18|          0|
    |tmp33_reg_859                       |  17|   0|   17|          0|
    |tmp48_reg_875                       |  18|   0|   18|          0|
    |trunc_ln63_4_reg_864                |  16|   0|   16|          0|
    |trunc_ln_reg_831                    |  16|   0|   16|          0|
    |trunc_ln63_4_reg_864                |  64|  32|   16|          0|
    |trunc_ln_reg_831                    |  64|  32|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 779|  64|  683|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_6  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_return_7  |  out|   16|  ap_ctrl_hs|        dct_1d|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|        dct_1d|  return value|
|p_read       |   in|   16|     ap_none|        p_read|        scalar|
|p_read1      |   in|   16|     ap_none|       p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|       p_read2|        scalar|
|p_read3      |   in|   16|     ap_none|       p_read3|        scalar|
|p_read4      |   in|   16|     ap_none|       p_read4|        scalar|
|p_read5      |   in|   16|     ap_none|       p_read5|        scalar|
|p_read6      |   in|   16|     ap_none|       p_read6|        scalar|
|p_read7      |   in|   16|     ap_none|       p_read7|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

