// Seed: 3528921664
module module_0 (
    output supply0 id_0,
    output supply0 id_1
);
  wire id_4;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    output tri0  id_0
    , id_8,
    input  wor   id_1,
    input  tri0  id_2,
    inout  uwire id_3,
    input  tri0  id_4,
    input  wand  id_5,
    input  tri   id_6
);
  wire id_9;
  module_0(
      id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  wire id_3;
  wire id_4;
  wire id_5;
  tri0 id_6;
  assign id_4 = id_5;
  assign id_6 = 1;
endmodule
