entity multiplexador is 
	port(a, b, switch : in bit; saida : out bit);
end multiplexador;

architecture main of multiplexador is
	signal s1: bit;
	signal s2: bit;
	component PortaAnd is 
		port(en1, en2 : in bit; saida_and: out bit);
	end component;
	component PortaAnd is 
		port(en1, en2 : in bit; saida_and: out bit);
	end component;