#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x7fffd4319a10 .scope module, "cache_tb" "cache_tb" 2 28;
 .timescale -9 -12;
P_0x7fffd4319ba0 .param/l "ADDRESS_BITS" 0 2 30, +C4<00000000000000000000000000100000>;
P_0x7fffd4319be0 .param/l "ASSOCIATIVITY" 0 2 31, +C4<00000000000000000000000000000001>;
P_0x7fffd4319c20 .param/l "BLOCK_BITS" 0 2 29, +C4<00000000000000000000000000000100>;
P_0x7fffd4319c60 .param/l "CACHE_SIZE" 0 2 33, +C4<00000000000000000010000000000000>;
P_0x7fffd4319ca0 .param/str "REPLACEMENT" 0 2 32, "FIFO";
P_0x7fffd4319ce0 .param/l "SET_BITS" 0 2 35, +C4<0000000000000000000000000000001001>;
P_0x7fffd4319d20 .param/l "TAG_BITS" 0 2 36, +C4<00000000000000000000000000000010011>;
P_0x7fffd4319d60 .param/str "TRACE_FILE" 0 2 37, "prog1.mem";
P_0x7fffd4319da0 .param/l "WAY_BITS" 0 2 34, +C4<000000000000000000000000000000001>;
v0x7fffd4368ef0_0 .var/i "address_file", 31 0;
v0x7fffd4368ff0_0 .var "address_in", 31 0;
v0x7fffd43690e0_0 .var "clk", 0 0;
v0x7fffd43691b0_0 .var "data_in", 31 0;
v0x7fffd43692a0_0 .net "data_out", 31 0, v0x7fffd4368410_0;  1 drivers
v0x7fffd4369390_0 .var "enable", 0 0;
v0x7fffd4369480_0 .net "hit", 0 0, L_0x7fffd436a090;  1 drivers
v0x7fffd4369520_0 .var/i "miss_count", 31 0;
v0x7fffd43695c0_0 .var "rst", 0 0;
v0x7fffd4369660_0 .var/i "scan_file", 31 0;
v0x7fffd4369740_0 .var/i "total_count", 31 0;
E_0x7fffd43147c0 .event negedge, v0x7fffd4365c40_0;
S_0x7fffd432e8a0 .scope module, "UUT" "cache" 2 57, 3 24 0, S_0x7fffd4319a10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 32 "address_in";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "hit_out";
    .port_info 6 /OUTPUT 32 "data_out";
P_0x7fffd432ea30 .param/l "ADDR_BITS" 0 3 31, +C4<00000000000000000000000000100000>;
P_0x7fffd432ea70 .param/l "ASSOCIATIVITY" 0 3 25, +C4<00000000000000000000000000000001>;
P_0x7fffd432eab0 .param/l "BLOCK_BITS" 0 3 27, +C4<00000000000000000000000000000100>;
P_0x7fffd432eaf0 .param/l "DATA_BITS" 0 3 30, +C4<00000000000000000000000000100000>;
P_0x7fffd432eb30 .param/str "REPLACEMENT" 0 3 32, "FIFO";
P_0x7fffd432eb70 .param/l "SET_BITS" 0 3 28, +C4<0000000000000000000000000000001001>;
P_0x7fffd432ebb0 .param/l "TAG_BITS" 0 3 29, +C4<00000000000000000000000000000010011>;
P_0x7fffd432ebf0 .param/l "WAY_BITS" 0 3 26, +C4<000000000000000000000000000000001>;
v0x7fffd4367fa0_0 .net *"_ivl_3", 9 0, L_0x7fffd436a1d0;  1 drivers
v0x7fffd4368080_0 .net "address_in", 31 0, v0x7fffd4368ff0_0;  1 drivers
v0x7fffd4368160_0 .net "clk", 0 0, v0x7fffd43690e0_0;  1 drivers
v0x7fffd4368280 .array "data", 0 0;
v0x7fffd4368280_0 .net v0x7fffd4368280 0, 31 0, L_0x7fffd4340fd0; 1 drivers
v0x7fffd4368320_0 .net "data_in", 31 0, v0x7fffd43691b0_0;  1 drivers
v0x7fffd4368410_0 .var "data_out", 31 0;
v0x7fffd43684d0_0 .net "enable", 0 0, v0x7fffd4369390_0;  1 drivers
v0x7fffd43685a0_0 .var "enables", 0 0;
v0x7fffd4368670_0 .net "hit_out", 0 0, L_0x7fffd436a090;  alias, 1 drivers
v0x7fffd4368710_0 .var "hits", 0 0;
v0x7fffd4368800_0 .net "match", 0 0, v0x7fffd4367e70_0;  1 drivers
v0x7fffd43688a0_0 .net "rst", 0 0, v0x7fffd43695c0_0;  1 drivers
v0x7fffd4368990_0 .net "set_idx", 8 0, L_0x7fffd436a2c0;  1 drivers
v0x7fffd4368aa0_0 .net "tag", 18 0, L_0x7fffd436a3b0;  1 drivers
v0x7fffd4368b60 .array "tags", 0 0;
v0x7fffd4368b60_0 .net v0x7fffd4368b60 0, 18 0, L_0x7fffd4349160; 1 drivers
v0x7fffd4368c00 .array "valids", 0 0;
v0x7fffd4368c00_0 .net v0x7fffd4368c00 0, 0 0, L_0x7fffd4348020; 1 drivers
v0x7fffd4368ca0_0 .var/i "w", 31 0;
L_0x7fd0e91c0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd4368d40_0 .net "way", 0 0, L_0x7fd0e91c0018;  1 drivers
E_0x7fffd4312990 .event edge, v0x7fffd4341170_0, v0x7fffd4347580_0;
E_0x7fffd430db70 .event edge, v0x7fffd4365d00_0, v0x7fffd4367650_0;
L_0x7fffd436a090 .reduce/or v0x7fffd4368710_0;
L_0x7fffd436a1d0 .part v0x7fffd4368ff0_0, 4, 10;
L_0x7fffd436a2c0 .part L_0x7fffd436a1d0, 0, 9;
L_0x7fffd436a3b0 .part v0x7fffd4368ff0_0, 13, 19;
S_0x7fffd433a3e0 .scope generate, "genblk1" "genblk1" 3 58, 3 58 0, S_0x7fffd432e8a0;
 .timescale -9 -12;
S_0x7fffd433a5c0 .scope module, "replacement" "fifo_replacement" 3 63, 4 23 0, S_0x7fffd433a3e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "set_in";
    .port_info 4 /INPUT 1 "way_in";
    .port_info 5 /OUTPUT 1 "next_out";
P_0x7fffd42d4620 .param/l "ASSOCIATIVITY" 0 4 26, +C4<00000000000000000000000000000001>;
P_0x7fffd42d4660 .param/l "SET_SIZE" 0 4 25, +C4<0000000000000000000000000000001001>;
P_0x7fffd42d46a0 .param/l "WAY_SIZE" 0 4 24, +C4<000000000000000000000000000000001>;
v0x7fffd4331090_0 .net "clk", 0 0, v0x7fffd43690e0_0;  alias, 1 drivers
v0x7fffd4327710 .array "curr", 0 511, 0 0;
v0x7fffd4347580_0 .net "enable", 0 0, v0x7fffd4369390_0;  alias, 1 drivers
v0x7fffd43492c0_0 .var/i "i", 31 0;
v0x7fffd4341170_0 .net "next_out", 0 0, L_0x7fd0e91c0018;  alias, 1 drivers
v0x7fffd43070d0_0 .var "prev", 0 0;
v0x7fffd4365c40_0 .net "rst", 0 0, v0x7fffd43695c0_0;  alias, 1 drivers
v0x7fffd4365d00_0 .net "set_in", 8 0, L_0x7fffd436a2c0;  alias, 1 drivers
v0x7fffd4365de0_0 .net "way_in", 0 0, v0x7fffd4367e70_0;  alias, 1 drivers
E_0x7fffd4349230 .event edge, v0x7fffd4347580_0, v0x7fffd4365d00_0;
E_0x7fffd4304f80 .event posedge, v0x7fffd4331090_0;
S_0x7fffd4365f80 .scope generate, "genblk4[0]" "genblk4[0]" 3 90, 3 90 0, S_0x7fffd432e8a0;
 .timescale -9 -12;
P_0x7fffd4366150 .param/l "i" 0 3 90, +C4<00>;
S_0x7fffd4366210 .scope module, "SET" "set" 3 91, 5 24 0, S_0x7fffd4365f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 9 "index_in";
    .port_info 4 /INPUT 19 "tag_in";
    .port_info 5 /INPUT 32 "data_in";
    .port_info 6 /OUTPUT 1 "valid_out";
    .port_info 7 /OUTPUT 19 "tag_out";
    .port_info 8 /OUTPUT 32 "data_out";
P_0x7fffd43663f0 .param/l "DATA_BITS" 0 5 27, +C4<00000000000000000000000000100000>;
P_0x7fffd4366430 .param/l "INDEX_BITS" 0 5 25, +C4<0000000000000000000000000000001001>;
P_0x7fffd4366470 .param/l "TAG_BITS" 0 5 26, +C4<00000000000000000000000000000010011>;
L_0x7fffd4348020 .functor BUFZ 1, L_0x7fffd4369840, C4<0>, C4<0>, C4<0>;
L_0x7fffd4349160 .functor BUFZ 19, L_0x7fffd4369ae0, C4<0000000000000000000>, C4<0000000000000000000>, C4<0000000000000000000>;
L_0x7fffd4340fd0 .functor BUFZ 32, L_0x7fffd4369dd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd43665b0_0 .net *"_ivl_0", 0 0, L_0x7fffd4369840;  1 drivers
v0x7fffd4366820_0 .net *"_ivl_10", 10 0, L_0x7fffd4369b80;  1 drivers
L_0x7fd0e91c00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4366900_0 .net *"_ivl_13", 1 0, L_0x7fd0e91c00a8;  1 drivers
v0x7fffd43669c0_0 .net *"_ivl_16", 31 0, L_0x7fffd4369dd0;  1 drivers
v0x7fffd4366aa0_0 .net *"_ivl_18", 10 0, L_0x7fffd4369e70;  1 drivers
v0x7fffd4366bd0_0 .net *"_ivl_2", 10 0, L_0x7fffd4369900;  1 drivers
L_0x7fd0e91c00f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4366cb0_0 .net *"_ivl_21", 1 0, L_0x7fd0e91c00f0;  1 drivers
L_0x7fd0e91c0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4366d90_0 .net *"_ivl_5", 1 0, L_0x7fd0e91c0060;  1 drivers
v0x7fffd4366e70_0 .net *"_ivl_8", 18 0, L_0x7fffd4369ae0;  1 drivers
v0x7fffd4366f50_0 .var/i "block", 31 0;
v0x7fffd4367030_0 .net "clk", 0 0, v0x7fffd43690e0_0;  alias, 1 drivers
v0x7fffd43670d0 .array "data", 0 511, 31 0;
v0x7fffd4367170_0 .net "data_in", 31 0, v0x7fffd43691b0_0;  alias, 1 drivers
v0x7fffd4367250_0 .net "data_out", 31 0, L_0x7fffd4340fd0;  alias, 1 drivers
v0x7fffd4367330_0 .net "enable", 0 0, v0x7fffd43685a0_0;  1 drivers
v0x7fffd43673f0_0 .net "index_in", 8 0, L_0x7fffd436a2c0;  alias, 1 drivers
v0x7fffd43674e0_0 .net "rst", 0 0, v0x7fffd43695c0_0;  alias, 1 drivers
v0x7fffd43675b0 .array "tag", 0 511, 18 0;
v0x7fffd4367650_0 .net "tag_in", 18 0, L_0x7fffd436a3b0;  alias, 1 drivers
v0x7fffd4367710_0 .net "tag_out", 18 0, L_0x7fffd4349160;  alias, 1 drivers
v0x7fffd43677f0 .array "valid", 0 511, 0 0;
v0x7fffd4367890_0 .net "valid_out", 0 0, L_0x7fffd4348020;  alias, 1 drivers
E_0x7fffd42f6b80 .event posedge, v0x7fffd4367330_0;
L_0x7fffd4369840 .array/port v0x7fffd43677f0, L_0x7fffd4369900;
L_0x7fffd4369900 .concat [ 9 2 0 0], L_0x7fffd436a2c0, L_0x7fd0e91c0060;
L_0x7fffd4369ae0 .array/port v0x7fffd43675b0, L_0x7fffd4369b80;
L_0x7fffd4369b80 .concat [ 9 2 0 0], L_0x7fffd436a2c0, L_0x7fd0e91c00a8;
L_0x7fffd4369dd0 .array/port v0x7fffd43670d0, L_0x7fffd4369e70;
L_0x7fffd4369e70 .concat [ 9 2 0 0], L_0x7fffd436a2c0, L_0x7fd0e91c00f0;
S_0x7fffd4367a70 .scope module, "match_encoder" "encoder" 3 105, 6 24 0, S_0x7fffd432e8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 1 "in";
P_0x7fffd4307bf0 .param/l "IN_SIZE" 0 6 25, +C4<00000000000000000000000000000001>;
P_0x7fffd4307c30 .param/l "OUT_SIZE" 0 6 26, +C4<000000000000000000000000000000001>;
v0x7fffd4367d70_0 .net "in", 0 0, v0x7fffd4368710_0;  1 drivers
v0x7fffd4367e70_0 .var "out", 0 0;
E_0x7fffd42fd200 .event edge, v0x7fffd4367d70_0;
    .scope S_0x7fffd433a5c0;
T_0 ;
    %wait E_0x7fffd4304f80;
    %load/vec4 v0x7fffd4365c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd43492c0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fffd43492c0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd43492c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd4327710, 0, 4;
    %load/vec4 v0x7fffd43492c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd43492c0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd4347580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fffd4365d00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffd4327710, 4;
    %pad/u 32;
    %addi 1, 0, 32;
    %pushi/vec4 1, 0, 32;
    %mod;
    %pad/u 1;
    %load/vec4 v0x7fffd4365d00_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x7fffd4327710, 4, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd433a5c0;
T_1 ;
    %wait E_0x7fffd4349230;
    %load/vec4 v0x7fffd4365d00_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x7fffd4327710, 4;
    %store/vec4 v0x7fffd43070d0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd4366210;
T_2 ;
    %wait E_0x7fffd4304f80;
    %load/vec4 v0x7fffd43674e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4366f50_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x7fffd4366f50_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x7fffd4366f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43677f0, 0, 4;
    %pushi/vec4 0, 0, 19;
    %ix/getv/s 3, v0x7fffd4366f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43675b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd4366f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43670d0, 0, 4;
    %load/vec4 v0x7fffd4366f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd4366f50_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd4366210;
T_3 ;
    %wait E_0x7fffd42f6b80;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fffd43673f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43677f0, 0, 4;
    %load/vec4 v0x7fffd4367650_0;
    %load/vec4 v0x7fffd43673f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43675b0, 0, 4;
    %load/vec4 v0x7fffd4367170_0;
    %load/vec4 v0x7fffd43673f0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd43670d0, 0, 4;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd4367a70;
T_4 ;
    %wait E_0x7fffd42fd200;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4367e70_0, 0, 1;
T_4.0 ;
    %load/vec4 v0x7fffd4367e70_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7fffd4367d70_0;
    %load/vec4 v0x7fffd4367e70_0;
    %part/u 1;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_4.1, 8;
    %load/vec4 v0x7fffd4367e70_0;
    %pad/u 2;
    %addi 1, 0, 2;
    %pad/u 1;
    %store/vec4 v0x7fffd4367e70_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd432e8a0;
T_5 ;
    %wait E_0x7fffd4304f80;
    %load/vec4 v0x7fffd43688a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4368710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd43685a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd4368410_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd43684d0_0;
    %ix/getv 4, v0x7fffd4368d40_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd43685a0_0, 0;
    %load/vec4 v0x7fffd43684d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.2, 8;
    %load/vec4 v0x7fffd4368d40_0;
    %jmp/1 T_5.3, 8;
T_5.2 ; End of true expr.
    %load/vec4 v0x7fffd4368800_0;
    %jmp/0 T_5.3, 8;
 ; End of false expr.
    %blend;
T_5.3;
    %pad/u 3;
    %ix/vec4 4;
    %load/vec4a v0x7fffd4368280, 4;
    %assign/vec4 v0x7fffd4368410_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4368ca0_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x7fffd4368ca0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x7fffd4368aa0_0;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %load/vec4a v0x7fffd4368b60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %load/vec4a v0x7fffd4368c00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %store/vec4 v0x7fffd4368710_0, 4, 1;
    %load/vec4 v0x7fffd4368ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd4368ca0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffd432e8a0;
T_6 ;
    %wait E_0x7fffd430db70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4368ca0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fffd4368ca0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fffd4368aa0_0;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %load/vec4a v0x7fffd4368b60, 4;
    %cmp/e;
    %flag_get/vec4 6;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %load/vec4a v0x7fffd4368c00, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %ix/getv/s 4, v0x7fffd4368ca0_0;
    %store/vec4 v0x7fffd4368710_0, 4, 1;
    %load/vec4 v0x7fffd4368ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd4368ca0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffd432e8a0;
T_7 ;
    %wait E_0x7fffd4312990;
    %load/vec4 v0x7fffd43684d0_0;
    %ix/getv 4, v0x7fffd4368d40_0;
    %shiftl 4;
    %assign/vec4 v0x7fffd43685a0_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffd4319a10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4369520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4369740_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x7fffd4319a10;
T_9 ;
    %vpi_call 2 68 "$dumpfile", "lab06.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd432e8a0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffd4319a10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43690e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43695c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43690e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd43695c0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43690e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd43695c0_0, 0, 1;
T_10.0 ;
    %delay 50000, 0;
    %load/vec4 v0x7fffd43690e0_0;
    %inv;
    %store/vec4 v0x7fffd43690e0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x7fffd4319a10;
T_11 ;
    %vpi_call 2 86 "$write", "Opening file..." {0 0 0};
    %vpi_func 2 87 "$fopen" 32, P_0x7fffd4319d60, "r" {0 0 0};
    %store/vec4 v0x7fffd4368ef0_0, 0, 32;
    %vpi_func 2 88 "$feof" 32, v0x7fffd4368ef0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 89 "$display", "*** Cannot open trace file ***", v0x7fffd4368ef0_0 {0 0 0};
    %vpi_call 2 90 "$finish" {0 0 0};
T_11.0 ;
    %vpi_call 2 92 "$display", "Done" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffd4319a10;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4369390_0, 0;
    %wait E_0x7fffd43147c0;
T_12.0 ;
    %vpi_func 2 108 "$feof" 32, v0x7fffd4368ef0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.1, 4;
    %vpi_call 2 109 "$display", "End of file" {0 0 0};
    %vpi_call 2 110 "$display", "misses:         %7d", v0x7fffd4369520_0 {0 0 0};
    %vpi_call 2 111 "$display", "total accesses: %7d", v0x7fffd4369740_0 {0 0 0};
    %pushi/real 1677721600, 4072; load=100.000
    %load/vec4 v0x7fffd4369520_0;
    %cvt/rv/s;
    %mul/wr;
    %load/vec4 v0x7fffd4369740_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 112 "$display", "Miss rate:      %7.2f", W<0,r> {0 1 0};
    %vpi_call 2 113 "$display", "Way bits:       %7d", P_0x7fffd432ebf0 {0 0 0};
    %vpi_call 2 114 "$display", "Set bits:       %7d", P_0x7fffd432eb70 {0 0 0};
    %vpi_call 2 115 "$display", "Tag bits:       %7d", P_0x7fffd432ebb0 {0 0 0};
    %vpi_call 2 116 "$display", "Associativity:  %7d", P_0x7fffd4319be0 {0 0 0};
    %vpi_call 2 117 "$display", "Cache Size:     %7d", 32'sb00000000000000000010000000000000 {0 0 0};
    %vpi_call 2 118 "$display", "Replacement:    %7s", P_0x7fffd4319ca0 {0 0 0};
    %vpi_call 2 119 "$finish" {0 0 0};
T_12.1 ;
    %vpi_func 2 121 "$fscanf" 32, v0x7fffd4368ef0_0, "%x\012", v0x7fffd4368ff0_0 {0 0 0};
    %store/vec4 v0x7fffd4369660_0, 0, 32;
    %wait E_0x7fffd4304f80;
    %load/vec4 v0x7fffd4369740_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd4369740_0, 0;
    %load/vec4 v0x7fffd4369480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.3, 6;
    %load/vec4 v0x7fffd4369520_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fffd4369520_0, 0;
    %vpi_func 2 127 "$urandom" 32 {0 0 0};
    %assign/vec4 v0x7fffd43691b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4369390_0, 0;
T_12.3 ;
    %wait E_0x7fffd4304f80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4369390_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "fifo_replacement.v";
    "set.v";
    "encoder.v";
