
synthesis -f "FSK_Transmitter_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Aug 30 09:50:22 2024


Command Line:  synthesis -f FSK_Transmitter_impl1_lattice.synproj -gui -msgset /home/jam/Downloads/fsk_spi/FSK_Transmitter/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO.
The -s option is 3.
The -t option is TQFP100.
The -d option is LCMXO640C.
Using package TQFP100.
Using performance grade 3.
                                                          

##########################################################

### Lattice Family : MachXO

### Device  : LCMXO640C

### Package : TQFP100

### Speed   : 3

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = system_top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/jam/Downloads/fsk_spi/FSK_Transmitter (searchpath added)
-p /usr/local/diamond/3.13/ispfpga/mj5g00/data (searchpath added)
-p /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1 (searchpath added)
-p /home/jam/Downloads/fsk_spi/FSK_Transmitter (searchpath added)
Mixed language design
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fractional_clk_div.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master_With_Single_CS.v
Verilog design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/system_top.v
VHDL library = work
VHDL design file = /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/_math_real.vhd
NGD file = FSK_Transmitter_impl1.ngd
-sdc option: SDC file input is /home/jam/Downloads/fsk_spi/FSK_Transmitter/system_constr.ldc.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fractional_clk_div.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master_With_Single_CS.v. VERI-1482
Analyzing Verilog file /home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/system_top.v. VERI-1482
unit system_top is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1"  />
Top module language type = Verilog.
Top module name (Verilog, mixed language): system_top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/system_top.v(1): " arg1="system_top" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/system_top.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v(3): " arg1="resetn" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v(14): " arg1="32" arg2="3" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/resetn.v" arg4="14"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(23): " arg1="SPI_Controller" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg3="23"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master_With_Single_CS.v(3): " arg1="SPI_Master_With_Single_CS" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master_With_Single_CS.v" arg3="3"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master.v(3): " arg1="SPI_Master(CLKS_PER_HALF_BIT=4)" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Master.v" arg3="3"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(129): " arg1="32" arg2="5" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="129"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(139): " arg1="32" arg2="5" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="139"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(141): " arg1="32" arg2="5" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="141"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(147): " arg1="32" arg2="24" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="147"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(159): " arg1="32" arg2="5" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="159"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(161): " arg1="32" arg2="5" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="161"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(185): " arg1="32" arg2="20" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg4="185"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v(2): " arg1="FIFO" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v" arg3="2"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v(25): " arg1="32" arg2="4" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v" arg4="25"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v(42): " arg1="32" arg2="4" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/FIFO.v" arg4="42"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v(21): " arg1="fsk_gen" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v" arg3="21"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v(22): " arg1="PDM_Generator(clk_div=104,clk_div_1=96)" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v" arg3="22"  />
    <postMsg mid="35901220" type="Warning" dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v(32): " arg1="data_reg" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v" arg3="32"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v(43): " arg1="32" arg2="8" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v" arg4="43"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v(69): " arg1="32" arg2="8" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/PDM_Generator.v" arg4="69"  />
    <postMsg mid="35901209" type="Warning" dynamic="3" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v(100): " arg1="32" arg2="6" arg3="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/fsk_gen.v" arg4="100"  />
Loading NGL library '/usr/local/diamond/3.13/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'mj5g12x10.nph' in environment: /usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.17.
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="PORT" arg1="fpga_clock"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -name fpga_clk [ get_ports { fpga_clock } ]"  />
Top-level module name = system_top.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="n508"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="pwr"  />
    <postMsg mid="35001695" type="Warning" dynamic="2" navigation="0" arg0="PORT" arg1="fpga_clock"  />
    <postMsg mid="35001688" type="Warning" dynamic="1" navigation="0" arg0="create_clock -period 20.000000 -name fpga_clk [ get_ports { fpga_clock } ]"  />
######## Converting I/O port o_SPI_Clk to output.
######## Converting I/O port o_SPI_MOSI to output.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\SPI_inst/r_State" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 000001

 001 -> 000010

 010 -> 000100

 011 -> 001000

 100 -> 010000

 101 -> 100000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\SPI_inst/SPI_Master_Device/r_State" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000 -> 0001

 001 -> 0010

 010 -> 0100

 011 -> 1000




######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM \FIFO_inst/fifo to 4 Distributed blocks in PSEUDO_DUAL_PORT Mode

    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v(203): " arg1="\SPI_inst/r_addr_count__i0" arg2="/home/jam/Downloads/fsk_spi/FSK_Transmitter/impl1/source/sources_1/SPI_Controller.v" arg3="203"  />
GSR instance connected to net fpga_resetn.
    <postMsg mid="35001723" type="Warning" dynamic="1" navigation="0" arg0="system_top_for_lpf.sdc"  />
Writing LPF file FSK_Transmitter_impl1.lpf.
Results of NGD DRC are available in system_top_drc.log.
Loading NGL library '/usr/local/diamond/3.13/ispfpga/mj5g00/data/mj5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    770 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FSK_Transmitter_impl1.ngd.

################### Begin Area Report (system_top)######################
Number of register bits => 284 of 862 (32 % )
BB => 1
CCU2 => 128
DPR16X2B => 4
FD1P3AX => 26
FD1P3IX => 99
FD1P3JX => 4
FD1S3AX => 21
FD1S3AY => 1
FD1S3IX => 130
FD1S3JX => 3
GSR => 1
IB => 3
L6MUX21 => 2
OB => 5
OBZ => 2
ORCALUT4 => 329
PFUMX => 6
ROM128X1 => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : i_fpga_clock_c, loads : 288
Clock Enable Nets
Number of Clock Enables: 30
Top 10 highest fanout Clock Enables:
  Net : fsk_gen_inst/s_state_0, loads : 44
  Net : fsk_gen_inst/dut_PDM1/i_fpga_clock_c_enable_33, loads : 41
  Net : fsk_gen_inst/dut_PDM1/i_fpga_clock_c_enable_64, loads : 41
  Net : SPI_inst/SPI_Master_Device/SPI_Master_Inst/r_Leading_Edge, loads : 6
  Net : SPI_inst/SPI_Master_Device/SPI_Master_Inst/r_Trailing_Edge, loads : 6
  Net : SPI_inst/SPI_Master_Device/SPI_Master_Inst/i_fpga_clock_c_enable_36, loads : 4
  Net : SPI_inst/SPI_Master_Device/SPI_Master_Inst/i_fpga_clock_c_enable_69, loads : 3
  Net : SPI_inst/r_TX_Valid, loads : 3
  Net : RESET/resetCounter_2__N_7, loads : 3
  Net : SPI_inst/SPI_Master_Device/o_SPI_CS_n_N_260, loads : 2
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SPI_inst/SPI_Master_Device/SPI_Master_Inst/n3824, loads : 134
  Net : fsk_gen_inst/s_state_0, loads : 44
  Net : fsk_gen_inst/dut_PDM1/i_fpga_clock_c_enable_64, loads : 41
  Net : fsk_gen_inst/dut_PDM1/i_fpga_clock_c_enable_33, loads : 41
  Net : SPI_inst/n83, loads : 40
  Net : SPI_inst/r_TX_Valid, loads : 35
  Net : fsk_gen_inst/s_state_0__N_430, loads : 34
  Net : fsk_gen_inst/n3784, loads : 34
  Net : fsk_gen_inst/n919, loads : 32
  Net : SPI_inst/SPI_Master_Device/n4055, loads : 29
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk500 [get_nets i_fpga_clock_c]        |  200.000 MHz|   67.227 MHz|     8 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 188.629  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 5.038  secs
--------------------------------------------------------------
