============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Mon Oct 31 22:18:30 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(56)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(60)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(67)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(71)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(78)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(82)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(40)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(141)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(142)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(217)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  1.107849s wall, 1.015625s user + 0.078125s system = 1.093750s CPU (98.7%)

RUN-1004 : used memory is 219 MB, reserved memory is 197 MB, peak memory is 221 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/clk_24m will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[5] will be merged to another kept net display_num[5]
SYN-5055 WARNING: The kept net u_seg_4/data[4] will be merged to another kept net display_num[4]
SYN-5055 WARNING: The kept net u_seg_4/data[3] will be merged to another kept net display_num[3]
SYN-5055 WARNING: The kept net u_seg_4/data[2] will be merged to another kept net display_num[2]
SYN-5055 WARNING: The kept net u_seg_4/data[1] will be merged to another kept net display_num[1]
SYN-5055 WARNING: The kept net u_seg_4/data[0] will be merged to another kept net display_num[0]
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 9781/3 useful/useless nets, 7623/0 useful/useless insts
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 7627 instances
RUN-0007 : 2877 luts, 3031 seqs, 1031 mslices, 491 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 9785 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 6734 nets have 2 pins
RUN-1001 : 2073 nets have [3 - 5] pins
RUN-1001 : 760 nets have [6 - 10] pins
RUN-1001 : 105 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     330     
RUN-1001 :   No   |  No   |  Yes  |    1703     
RUN-1001 :   No   |  Yes  |  No   |     248     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     694     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    61   |  40   |    105     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 205
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7624 instances, 2877 luts, 3031 seqs, 1522 slices, 255 macros(1522 instances: 1031 mslices 491 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 2197 pins
PHY-0007 : Cell area utilization is 30%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37240, tnet num: 9782, tinst num: 7624, tnode num: 46762, tedge num: 70816.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.308691s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (100.3%)

RUN-1004 : used memory is 319 MB, reserved memory is 299 MB, peak memory is 319 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.505748s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.52102e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7624.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.75202e+06, overlap = 95.375
PHY-3002 : Step(2): len = 1.43454e+06, overlap = 109.219
PHY-3002 : Step(3): len = 946861, overlap = 88.4688
PHY-3002 : Step(4): len = 797000, overlap = 106.312
PHY-3002 : Step(5): len = 662759, overlap = 93.9375
PHY-3002 : Step(6): len = 576278, overlap = 118.844
PHY-3002 : Step(7): len = 520349, overlap = 143.938
PHY-3002 : Step(8): len = 470326, overlap = 190.219
PHY-3002 : Step(9): len = 417082, overlap = 200.812
PHY-3002 : Step(10): len = 381232, overlap = 194.719
PHY-3002 : Step(11): len = 347236, overlap = 209.906
PHY-3002 : Step(12): len = 324955, overlap = 233.906
PHY-3002 : Step(13): len = 300433, overlap = 251.75
PHY-3002 : Step(14): len = 277186, overlap = 265.281
PHY-3002 : Step(15): len = 265430, overlap = 259.562
PHY-3002 : Step(16): len = 249815, overlap = 272.844
PHY-3002 : Step(17): len = 238767, overlap = 287.75
PHY-3002 : Step(18): len = 232308, overlap = 302.438
PHY-3002 : Step(19): len = 216649, overlap = 319.531
PHY-3002 : Step(20): len = 205264, overlap = 326.375
PHY-3002 : Step(21): len = 200518, overlap = 335.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.57278e-06
PHY-3002 : Step(22): len = 213407, overlap = 319.438
PHY-3002 : Step(23): len = 217499, overlap = 311.312
PHY-3002 : Step(24): len = 221245, overlap = 297.375
PHY-3002 : Step(25): len = 220155, overlap = 280.969
PHY-3002 : Step(26): len = 215525, overlap = 283.781
PHY-3002 : Step(27): len = 215683, overlap = 251.625
PHY-3002 : Step(28): len = 219221, overlap = 243.781
PHY-3002 : Step(29): len = 219213, overlap = 238.719
PHY-3002 : Step(30): len = 215522, overlap = 229.75
PHY-3002 : Step(31): len = 212429, overlap = 219.188
PHY-3002 : Step(32): len = 210333, overlap = 204.438
PHY-3002 : Step(33): len = 205901, overlap = 207.656
PHY-3002 : Step(34): len = 205095, overlap = 191.812
PHY-3002 : Step(35): len = 200879, overlap = 190.25
PHY-3002 : Step(36): len = 200723, overlap = 182.25
PHY-3002 : Step(37): len = 198365, overlap = 185.281
PHY-3002 : Step(38): len = 195269, overlap = 181.312
PHY-3002 : Step(39): len = 191734, overlap = 174.156
PHY-3002 : Step(40): len = 186709, overlap = 181.875
PHY-3002 : Step(41): len = 183498, overlap = 173.625
PHY-3002 : Step(42): len = 180863, overlap = 162
PHY-3002 : Step(43): len = 178199, overlap = 157.906
PHY-3002 : Step(44): len = 175156, overlap = 151.562
PHY-3002 : Step(45): len = 172354, overlap = 146.562
PHY-3002 : Step(46): len = 170643, overlap = 145.188
PHY-3002 : Step(47): len = 168201, overlap = 140.5
PHY-3002 : Step(48): len = 166030, overlap = 146.344
PHY-3002 : Step(49): len = 163772, overlap = 143.531
PHY-3002 : Step(50): len = 162716, overlap = 146.375
PHY-3002 : Step(51): len = 159472, overlap = 145.219
PHY-3002 : Step(52): len = 159725, overlap = 142.875
PHY-3002 : Step(53): len = 159716, overlap = 143.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.11456e-05
PHY-3002 : Step(54): len = 159131, overlap = 143.812
PHY-3002 : Step(55): len = 159198, overlap = 141.219
PHY-3002 : Step(56): len = 159426, overlap = 139.562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.22911e-05
PHY-3002 : Step(57): len = 163864, overlap = 141.375
PHY-3002 : Step(58): len = 164354, overlap = 144.938
PHY-3002 : Step(59): len = 168937, overlap = 142.406
PHY-3002 : Step(60): len = 170814, overlap = 143
PHY-3002 : Step(61): len = 174171, overlap = 143.062
PHY-3002 : Step(62): len = 177295, overlap = 143.406
PHY-3002 : Step(63): len = 176878, overlap = 141.312
PHY-3002 : Step(64): len = 176595, overlap = 136.844
PHY-3002 : Step(65): len = 176212, overlap = 137.219
PHY-3002 : Step(66): len = 175184, overlap = 138.375
PHY-3002 : Step(67): len = 175142, overlap = 138.594
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.45822e-05
PHY-3002 : Step(68): len = 177755, overlap = 134.156
PHY-3002 : Step(69): len = 178437, overlap = 134.25
PHY-3002 : Step(70): len = 182325, overlap = 133.188
PHY-3002 : Step(71): len = 183720, overlap = 131.531
PHY-3002 : Step(72): len = 185824, overlap = 130.031
PHY-3002 : Step(73): len = 187459, overlap = 121
PHY-3002 : Step(74): len = 188449, overlap = 114.25
PHY-3002 : Step(75): len = 189992, overlap = 112.906
PHY-3002 : Step(76): len = 192138, overlap = 111.562
PHY-3002 : Step(77): len = 194388, overlap = 117.375
PHY-3002 : Step(78): len = 195791, overlap = 117.688
PHY-3002 : Step(79): len = 197844, overlap = 111.688
PHY-3002 : Step(80): len = 199943, overlap = 111.969
PHY-3002 : Step(81): len = 200774, overlap = 115.969
PHY-3002 : Step(82): len = 203109, overlap = 103.75
PHY-3002 : Step(83): len = 205278, overlap = 101.812
PHY-3002 : Step(84): len = 203078, overlap = 96.2188
PHY-3002 : Step(85): len = 201779, overlap = 94.3125
PHY-3002 : Step(86): len = 201946, overlap = 92.625
PHY-3002 : Step(87): len = 202340, overlap = 92.0312
PHY-3002 : Step(88): len = 201373, overlap = 96.3438
PHY-3002 : Step(89): len = 200885, overlap = 96.2812
PHY-3002 : Step(90): len = 201546, overlap = 92.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 8.91644e-05
PHY-3002 : Step(91): len = 203110, overlap = 95.25
PHY-3002 : Step(92): len = 203350, overlap = 95.25
PHY-3002 : Step(93): len = 204312, overlap = 93.2812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017166s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (364.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9785.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 327592, over cnt = 1071(3%), over = 5262, worst = 53
PHY-1001 : End global iterations;  0.495328s wall, 0.703125s user + 0.062500s system = 0.765625s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 68.43, top5 = 49.24, top10 = 40.00, top15 = 34.39.
PHY-3001 : End congestion estimation;  0.627808s wall, 0.828125s user + 0.062500s system = 0.890625s CPU (141.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.231760s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.67925e-06
PHY-3002 : Step(94): len = 290960, overlap = 69
PHY-3002 : Step(95): len = 291102, overlap = 67.4062
PHY-3002 : Step(96): len = 281074, overlap = 80.4375
PHY-3002 : Step(97): len = 281310, overlap = 88.5312
PHY-3002 : Step(98): len = 268931, overlap = 107.219
PHY-3002 : Step(99): len = 267491, overlap = 112.75
PHY-3002 : Step(100): len = 259108, overlap = 110.031
PHY-3002 : Step(101): len = 259173, overlap = 109.781
PHY-3002 : Step(102): len = 253596, overlap = 110.125
PHY-3002 : Step(103): len = 253596, overlap = 110.125
PHY-3002 : Step(104): len = 251858, overlap = 111.531
PHY-3002 : Step(105): len = 251754, overlap = 111.281
PHY-3002 : Step(106): len = 251359, overlap = 110.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.3585e-06
PHY-3002 : Step(107): len = 250861, overlap = 111.312
PHY-3002 : Step(108): len = 250937, overlap = 110.719
PHY-3002 : Step(109): len = 251948, overlap = 101.375
PHY-3002 : Step(110): len = 253396, overlap = 97.375
PHY-3002 : Step(111): len = 253062, overlap = 95.3438
PHY-3002 : Step(112): len = 253157, overlap = 93.7188
PHY-3002 : Step(113): len = 253287, overlap = 95.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.8717e-05
PHY-3002 : Step(114): len = 252500, overlap = 97.0312
PHY-3002 : Step(115): len = 252648, overlap = 97.125
PHY-3002 : Step(116): len = 253233, overlap = 98.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 540/9785.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 276024, over cnt = 1090(3%), over = 5410, worst = 59
PHY-1001 : End global iterations;  0.423519s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (143.9%)

PHY-1001 : Congestion index: top1 = 66.83, top5 = 50.02, top10 = 40.50, top15 = 34.30.
PHY-3001 : End congestion estimation;  0.548143s wall, 0.671875s user + 0.062500s system = 0.734375s CPU (134.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222388s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.52454e-05
PHY-3002 : Step(117): len = 252756, overlap = 306.469
PHY-3002 : Step(118): len = 252958, overlap = 302.344
PHY-3002 : Step(119): len = 257337, overlap = 278.625
PHY-3002 : Step(120): len = 263450, overlap = 257.438
PHY-3002 : Step(121): len = 257460, overlap = 256.344
PHY-3002 : Step(122): len = 257071, overlap = 255.812
PHY-3002 : Step(123): len = 256407, overlap = 255.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.04909e-05
PHY-3002 : Step(124): len = 259883, overlap = 233.875
PHY-3002 : Step(125): len = 261175, overlap = 226.344
PHY-3002 : Step(126): len = 266879, overlap = 196.438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.09818e-05
PHY-3002 : Step(127): len = 273150, overlap = 173.875
PHY-3002 : Step(128): len = 274655, overlap = 171.406
PHY-3002 : Step(129): len = 287941, overlap = 130.375
PHY-3002 : Step(130): len = 283530, overlap = 119.906
PHY-3002 : Step(131): len = 283121, overlap = 121.5
PHY-3002 : Step(132): len = 281264, overlap = 116.844
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000110727
PHY-3002 : Step(133): len = 290192, overlap = 111.094
PHY-3002 : Step(134): len = 296438, overlap = 102.906
PHY-3002 : Step(135): len = 305602, overlap = 85.875
PHY-3002 : Step(136): len = 308017, overlap = 76.6875
PHY-3002 : Step(137): len = 305356, overlap = 69.1875
PHY-3002 : Step(138): len = 305075, overlap = 71.0625
PHY-3002 : Step(139): len = 304405, overlap = 69
PHY-3002 : Step(140): len = 304324, overlap = 67.8125
PHY-3002 : Step(141): len = 304428, overlap = 64.0312
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000221453
PHY-3002 : Step(142): len = 306350, overlap = 64.2188
PHY-3002 : Step(143): len = 311951, overlap = 57.5312
PHY-3002 : Step(144): len = 313394, overlap = 55.75
PHY-3002 : Step(145): len = 316020, overlap = 52.625
PHY-3002 : Step(146): len = 318221, overlap = 53.25
PHY-3002 : Step(147): len = 320258, overlap = 51.375
PHY-3002 : Step(148): len = 321813, overlap = 42.6875
PHY-3002 : Step(149): len = 322135, overlap = 37.1562
PHY-3002 : Step(150): len = 321545, overlap = 36.5938
PHY-3002 : Step(151): len = 320867, overlap = 37.5625
PHY-3002 : Step(152): len = 318096, overlap = 36.0625
PHY-3002 : Step(153): len = 316555, overlap = 30.4688
PHY-3002 : Step(154): len = 316356, overlap = 33.2812
PHY-3002 : Step(155): len = 315859, overlap = 31.7188
PHY-3002 : Step(156): len = 315241, overlap = 29.9062
PHY-3002 : Step(157): len = 314976, overlap = 31.0938
PHY-3002 : Step(158): len = 315020, overlap = 33.7812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000442907
PHY-3002 : Step(159): len = 317380, overlap = 34.0625
PHY-3002 : Step(160): len = 319445, overlap = 33.4375
PHY-3002 : Step(161): len = 322244, overlap = 31.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000774959
PHY-3002 : Step(162): len = 323588, overlap = 31.5625
PHY-3002 : Step(163): len = 325732, overlap = 30.25
PHY-3002 : Step(164): len = 329406, overlap = 26.7812
PHY-3002 : Step(165): len = 336692, overlap = 25.0938
PHY-3002 : Step(166): len = 341341, overlap = 22.5625
PHY-3002 : Step(167): len = 342653, overlap = 23.7188
PHY-3002 : Step(168): len = 343452, overlap = 23.125
PHY-3002 : Step(169): len = 343934, overlap = 24.1562
PHY-3002 : Step(170): len = 344410, overlap = 23.6562
PHY-3002 : Step(171): len = 344677, overlap = 23.2188
PHY-3002 : Step(172): len = 344817, overlap = 22.7188
PHY-3002 : Step(173): len = 344839, overlap = 21.7188
PHY-3002 : Step(174): len = 344895, overlap = 21.6562
PHY-3002 : Step(175): len = 344756, overlap = 20.5
PHY-3002 : Step(176): len = 344479, overlap = 20.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00154992
PHY-3002 : Step(177): len = 345559, overlap = 20.4375
PHY-3002 : Step(178): len = 346451, overlap = 19.3438
PHY-3002 : Step(179): len = 347818, overlap = 19.2188
PHY-3002 : Step(180): len = 349695, overlap = 19.3438
PHY-3002 : Step(181): len = 352488, overlap = 19.6562
PHY-3002 : Step(182): len = 354827, overlap = 18.4688
PHY-3002 : Step(183): len = 355649, overlap = 18.875
PHY-3002 : Step(184): len = 356513, overlap = 19.3438
PHY-3002 : Step(185): len = 357898, overlap = 19.5312
PHY-3002 : Step(186): len = 359012, overlap = 18.8438
PHY-3002 : Step(187): len = 359587, overlap = 18.8125
PHY-3002 : Step(188): len = 359917, overlap = 18.0938
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00309984
PHY-3002 : Step(189): len = 360381, overlap = 17.5938
PHY-3002 : Step(190): len = 361398, overlap = 19
PHY-3002 : Step(191): len = 362753, overlap = 18.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 37240, tnet num: 9782, tinst num: 7624, tnode num: 46762, tedge num: 70816.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.447780s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.4%)

RUN-1004 : used memory is 358 MB, reserved memory is 341 MB, peak memory is 376 MB
OPT-1001 : Total overflow 224.72 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 111/9785.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 416280, over cnt = 1422(4%), over = 4604, worst = 13
PHY-1001 : End global iterations;  0.638961s wall, 1.031250s user + 0.062500s system = 1.093750s CPU (171.2%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 41.08, top10 = 35.55, top15 = 32.05.
PHY-1001 : End incremental global routing;  0.775829s wall, 1.171875s user + 0.062500s system = 1.234375s CPU (159.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.254225s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (98.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.187108s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (138.2%)

OPT-1001 : Current memory(MB): used = 368, reserve = 351, peak = 376.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8223/9785.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 416280, over cnt = 1422(4%), over = 4604, worst = 13
PHY-1002 : len = 430992, over cnt = 958(2%), over = 2563, worst = 13
PHY-1002 : len = 443504, over cnt = 424(1%), over = 1086, worst = 13
PHY-1002 : len = 449944, over cnt = 165(0%), over = 405, worst = 9
PHY-1002 : len = 452608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.618918s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (131.3%)

PHY-1001 : Congestion index: top1 = 45.95, top5 = 37.36, top10 = 33.09, top15 = 30.34.
OPT-1001 : End congestion update;  0.753865s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (126.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9782 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.197260s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.0%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.951272s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (121.5%)

OPT-1001 : Current memory(MB): used = 372, reserve = 355, peak = 376.
OPT-1001 : End physical optimization;  3.664069s wall, 4.265625s user + 0.062500s system = 4.328125s CPU (118.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2877 LUT to BLE ...
SYN-4008 : Packed 2877 LUT and 1623 SEQ to BLE.
SYN-4003 : Packing 1408 remaining SEQ's ...
SYN-4005 : Packed 717 SEQ with LUT/SLICE
SYN-4006 : 750 single LUT's are left
SYN-4006 : 691 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 3568/7371 primitive instances ...
PHY-3001 : End packing;  0.395041s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3771 instances
RUN-1001 : 1787 mslices, 1787 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8252 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5152 nets have 2 pins
RUN-1001 : 2103 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
PHY-3001 : design contains 3768 instances, 3574 slices, 255 macros(1522 instances: 1031 mslices 491 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1260 pins
PHY-3001 : Cell area utilization is 43%
PHY-3001 : After packing: Len = 357590, Over = 64
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 43%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4371/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 430072, over cnt = 476(1%), over = 694, worst = 6
PHY-1002 : len = 431288, over cnt = 324(0%), over = 441, worst = 6
PHY-1002 : len = 433416, over cnt = 172(0%), over = 229, worst = 4
PHY-1002 : len = 435392, over cnt = 18(0%), over = 26, worst = 4
PHY-1002 : len = 435720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.677542s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (124.5%)

PHY-1001 : Congestion index: top1 = 44.48, top5 = 35.77, top10 = 31.37, top15 = 28.76.
PHY-3001 : End congestion estimation;  0.847245s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (119.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32108, tnet num: 8249, tinst num: 3768, tnode num: 39027, tedge num: 65040.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.455002s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (99.9%)

RUN-1004 : used memory is 378 MB, reserved memory is 361 MB, peak memory is 378 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.689448s wall, 1.687500s user + 0.000000s system = 1.687500s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.92268e-05
PHY-3002 : Step(192): len = 342930, overlap = 62.5
PHY-3002 : Step(193): len = 333805, overlap = 68.75
PHY-3002 : Step(194): len = 321644, overlap = 77.25
PHY-3002 : Step(195): len = 315718, overlap = 82.5
PHY-3002 : Step(196): len = 311965, overlap = 88
PHY-3002 : Step(197): len = 309182, overlap = 96.5
PHY-3002 : Step(198): len = 307930, overlap = 102.25
PHY-3002 : Step(199): len = 307936, overlap = 98.25
PHY-3002 : Step(200): len = 307361, overlap = 90.75
PHY-3002 : Step(201): len = 306541, overlap = 90.75
PHY-3002 : Step(202): len = 305939, overlap = 88
PHY-3002 : Step(203): len = 304511, overlap = 84.75
PHY-3002 : Step(204): len = 304138, overlap = 86.5
PHY-3002 : Step(205): len = 303161, overlap = 91.5
PHY-3002 : Step(206): len = 302409, overlap = 92.25
PHY-3002 : Step(207): len = 301919, overlap = 90.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.84535e-05
PHY-3002 : Step(208): len = 307663, overlap = 80.5
PHY-3002 : Step(209): len = 310154, overlap = 76.5
PHY-3002 : Step(210): len = 316154, overlap = 67.25
PHY-3002 : Step(211): len = 317249, overlap = 61.75
PHY-3002 : Step(212): len = 317675, overlap = 58.5
PHY-3002 : Step(213): len = 317199, overlap = 54.75
PHY-3002 : Step(214): len = 316856, overlap = 56.5
PHY-3002 : Step(215): len = 316960, overlap = 58.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000156907
PHY-3002 : Step(216): len = 325088, overlap = 51.75
PHY-3002 : Step(217): len = 329152, overlap = 46.5
PHY-3002 : Step(218): len = 334773, overlap = 41.5
PHY-3002 : Step(219): len = 337809, overlap = 40.75
PHY-3002 : Step(220): len = 336427, overlap = 37.5
PHY-3002 : Step(221): len = 335275, overlap = 38.75
PHY-3002 : Step(222): len = 334245, overlap = 36.75
PHY-3002 : Step(223): len = 334133, overlap = 34.25
PHY-3002 : Step(224): len = 334171, overlap = 37.25
PHY-3002 : Step(225): len = 334246, overlap = 35.5
PHY-3002 : Step(226): len = 334221, overlap = 35.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000313814
PHY-3002 : Step(227): len = 339865, overlap = 34.75
PHY-3002 : Step(228): len = 345722, overlap = 32
PHY-3002 : Step(229): len = 348243, overlap = 32
PHY-3002 : Step(230): len = 348722, overlap = 28.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000623633
PHY-3002 : Step(231): len = 352466, overlap = 29.25
PHY-3002 : Step(232): len = 357122, overlap = 26.5
PHY-3002 : Step(233): len = 361737, overlap = 25.5
PHY-3002 : Step(234): len = 360888, overlap = 24.75
PHY-3002 : Step(235): len = 360646, overlap = 23.5
PHY-3002 : Step(236): len = 360965, overlap = 23.75
PHY-3002 : Step(237): len = 361887, overlap = 24.25
PHY-3002 : Step(238): len = 362212, overlap = 24.5
PHY-3002 : Step(239): len = 362352, overlap = 25.25
PHY-3002 : Step(240): len = 362570, overlap = 24.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00117375
PHY-3002 : Step(241): len = 365066, overlap = 22.75
PHY-3002 : Step(242): len = 367409, overlap = 22.25
PHY-3002 : Step(243): len = 369940, overlap = 21.25
PHY-3002 : Step(244): len = 371057, overlap = 21.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00221268
PHY-3002 : Step(245): len = 372168, overlap = 20.75
PHY-3002 : Step(246): len = 374094, overlap = 20
PHY-3002 : Step(247): len = 377417, overlap = 18.25
PHY-3002 : Step(248): len = 377889, overlap = 18.75
PHY-3002 : Step(249): len = 377778, overlap = 18.75
PHY-3002 : Step(250): len = 377905, overlap = 18.75
PHY-3002 : Step(251): len = 378319, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.996330s wall, 0.687500s user + 1.796875s system = 2.484375s CPU (249.4%)

PHY-3001 : Trial Legalized: Len = 395357
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 137/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 458976, over cnt = 649(1%), over = 1030, worst = 8
PHY-1002 : len = 462352, over cnt = 384(1%), over = 541, worst = 6
PHY-1002 : len = 464232, over cnt = 209(0%), over = 282, worst = 5
PHY-1002 : len = 465840, over cnt = 101(0%), over = 133, worst = 5
PHY-1002 : len = 467056, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.087159s wall, 1.578125s user + 0.203125s system = 1.781250s CPU (163.8%)

PHY-1001 : Congestion index: top1 = 42.87, top5 = 35.23, top10 = 31.49, top15 = 29.09.
PHY-3001 : End congestion estimation;  1.270217s wall, 1.750000s user + 0.203125s system = 1.953125s CPU (153.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.222276s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109363
PHY-3002 : Step(252): len = 371423, overlap = 5
PHY-3002 : Step(253): len = 359948, overlap = 13
PHY-3002 : Step(254): len = 356410, overlap = 14
PHY-3002 : Step(255): len = 356006, overlap = 15.5
PHY-3002 : Step(256): len = 355017, overlap = 16.25
PHY-3002 : Step(257): len = 354728, overlap = 16.75
PHY-3002 : Step(258): len = 353711, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010596s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.5%)

PHY-3001 : Legalized: Len = 361269, Over = 0
PHY-3001 : Spreading special nets. 34 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028986s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.8%)

PHY-3001 : 43 instances has been re-located, deltaX = 3, deltaY = 25, maxDist = 1.
PHY-3001 : Final: Len = 361793, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32108, tnet num: 8249, tinst num: 3768, tnode num: 39027, tedge num: 65040.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.527351s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.3%)

RUN-1004 : used memory is 378 MB, reserved memory is 365 MB, peak memory is 391 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2370/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 428848, over cnt = 595(1%), over = 860, worst = 7
PHY-1002 : len = 430712, over cnt = 349(0%), over = 474, worst = 5
PHY-1002 : len = 433960, over cnt = 128(0%), over = 164, worst = 4
PHY-1002 : len = 435432, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 435712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.941978s wall, 1.296875s user + 0.171875s system = 1.468750s CPU (155.9%)

PHY-1001 : Congestion index: top1 = 41.79, top5 = 34.14, top10 = 30.39, top15 = 28.06.
PHY-1001 : End incremental global routing;  1.118764s wall, 1.484375s user + 0.171875s system = 1.656250s CPU (148.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.232465s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (94.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.508604s wall, 1.875000s user + 0.171875s system = 2.046875s CPU (135.7%)

OPT-1001 : Current memory(MB): used = 387, reserve = 371, peak = 391.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7166/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 435712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.054032s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (115.7%)

PHY-1001 : Congestion index: top1 = 41.79, top5 = 34.14, top10 = 30.39, top15 = 28.06.
OPT-1001 : End congestion update;  0.201096s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166781s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.1%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.368010s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (97.7%)

OPT-1001 : Current memory(MB): used = 389, reserve = 374, peak = 391.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.167337s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7166/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 435712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052225s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (119.7%)

PHY-1001 : Congestion index: top1 = 41.79, top5 = 34.14, top10 = 30.39, top15 = 28.06.
PHY-1001 : End incremental global routing;  0.197907s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.219420s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (106.8%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7166/8252.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 435712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.052156s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 41.79, top5 = 34.14, top10 = 30.39, top15 = 28.06.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.166825s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 41.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.426332s wall, 4.781250s user + 0.171875s system = 4.953125s CPU (111.9%)

RUN-1003 : finish command "place" in  27.663375s wall, 52.531250s user + 13.843750s system = 66.375000s CPU (239.9%)

RUN-1004 : used memory is 359 MB, reserved memory is 342 MB, peak memory is 391 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3771 instances
RUN-1001 : 1787 mslices, 1787 lslices, 144 pads, 14 brams, 29 dsps
RUN-1001 : There are total 8252 nets
RUN-6004 WARNING: There are 38 nets with only 1 pin.
RUN-1001 : 5152 nets have 2 pins
RUN-1001 : 2103 nets have [3 - 5] pins
RUN-1001 : 785 nets have [6 - 10] pins
RUN-1001 : 104 nets have [11 - 20] pins
RUN-1001 : 60 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 32108, tnet num: 8249, tinst num: 3768, tnode num: 39027, tedge num: 65040.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.539870s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (100.5%)

RUN-1004 : used memory is 132 MB, reserved memory is 362 MB, peak memory is 411 MB
PHY-1001 : 1787 mslices, 1787 lslices, 144 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 418592, over cnt = 740(2%), over = 1172, worst = 8
PHY-1002 : len = 422304, over cnt = 426(1%), over = 598, worst = 7
PHY-1002 : len = 426048, over cnt = 163(0%), over = 208, worst = 5
PHY-1002 : len = 428192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.038621s wall, 1.656250s user + 0.187500s system = 1.843750s CPU (177.5%)

PHY-1001 : Congestion index: top1 = 41.59, top5 = 33.76, top10 = 30.10, top15 = 27.85.
PHY-1001 : End global routing;  1.211850s wall, 1.828125s user + 0.203125s system = 2.031250s CPU (167.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 219, reserve = 393, peak = 411.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/Hu_1[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[29] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[28] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[27] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[26] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[25] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[24] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[23] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/Hu_1[22] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 477, reserve = 646, peak = 477.
PHY-1001 : End build detailed router design. 4.029418s wall, 3.968750s user + 0.062500s system = 4.031250s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 107040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.359453s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 512, reserve = 681, peak = 512.
PHY-1001 : End phase 1; 4.365566s wall, 4.343750s user + 0.015625s system = 4.359375s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 3381 net; 4.904314s wall, 4.875000s user + 0.015625s system = 4.890625s CPU (99.7%)

PHY-1022 : len = 863208, over cnt = 271(0%), over = 271, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 518, reserve = 687, peak = 518.
PHY-1001 : End initial routed; 17.064133s wall, 27.656250s user + 0.234375s system = 27.890625s CPU (163.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6865(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.898270s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 529, reserve = 698, peak = 529.
PHY-1001 : End phase 2; 18.962471s wall, 29.546875s user + 0.250000s system = 29.796875s CPU (157.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 863208, over cnt = 271(0%), over = 271, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.030321s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 862328, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.305787s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (153.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 862576, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.181318s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (146.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 862624, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.066081s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (94.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6865(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.643     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.897977s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 83 feed throughs used by 47 nets
PHY-1001 : End commit to database; 0.909199s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (101.4%)

PHY-1001 : Current memory(MB): used = 572, reserve = 742, peak = 572.
PHY-1001 : End phase 3; 3.581667s wall, 3.828125s user + 0.031250s system = 3.859375s CPU (107.8%)

PHY-1003 : Routed, final wirelength = 862624
PHY-1001 : Current memory(MB): used = 574, reserve = 744, peak = 574.
PHY-1001 : End export database. 0.026237s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.1%)

PHY-1001 : End detail routing;  31.255587s wall, 41.984375s user + 0.359375s system = 42.343750s CPU (135.5%)

RUN-1003 : finish command "route" in  34.356976s wall, 45.687500s user + 0.578125s system = 46.265625s CPU (134.7%)

RUN-1004 : used memory is 574 MB, reserved memory is 744 MB, peak memory is 574 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     6080   out of  19600   31.02%
#reg                     3040   out of  19600   15.51%
#le                      6771
  #lut only              3731   out of   6771   55.10%
  #reg only               691   out of   6771   10.21%
  #lut&reg               2349   out of   6771   34.69%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                       Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                            1459
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                         190
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                         45
#4        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_35.q0                 23
#5        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                         22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_35.q1                 17
#7        clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                         15
#8        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_19.f1    11
#9        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/reg3_syn_48.f0               9
#10       clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                             7
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                         0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |6771   |4558    |1522    |3040    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |675    |472     |123     |397     |2       |0       |
|    command1                          |command                                    |58     |57      |0       |46      |0       |0       |
|    control1                          |control_interface                          |96     |61      |24      |46      |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |80      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |80      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |22      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |36      |0       |39      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |119    |72      |18      |93      |1       |0       |
|      dcfifo_component                |softfifo                                   |119    |72      |18      |93      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |26      |0       |34      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |27      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |14     |14      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |151    |86      |64      |28      |0       |0       |
|  u_camera_init                       |camera_init                                |627    |607     |9       |82      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |200    |195     |0       |40      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |53      |17      |54      |0       |0       |
|  u_image_process                     |image_process                              |4856   |3069    |1226    |2339    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |123     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |113     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |183    |124     |45      |80      |2       |0       |
|      u_three_martix_3                |three_martix                               |173    |114     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1784   |1119    |410     |954     |0       |27      |
|      u_Divider_1                     |Divider                                    |162    |101     |32      |92      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |70      |32      |41      |0       |0       |
|      u_Divider_3                     |Divider_32                                 |270    |136     |46      |167     |0       |0       |
|      u_Divider_4                     |Divider_32                                 |187    |97      |46      |87      |0       |0       |
|      u_Divider_5                     |Divider_32                                 |197    |108     |46      |101     |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |154    |108     |45      |65      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |8       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |146    |100     |45      |57      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |736    |460     |235     |285     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |502    |312     |190     |143     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |32      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |37      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |85     |55      |30      |35      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |148     |45      |142     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |752    |490     |235     |257     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |517    |327     |190     |112     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |91     |61      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |93     |63      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |235    |163     |45      |145     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |403    |259     |85      |216     |0       |1       |
|      u_Divider_1                     |Divider                                    |190    |99      |32      |119     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |131    |54      |14      |109     |0       |1       |
|    u_Sobel_Process                   |Sobel_Process                              |357    |198     |92      |176     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |144    |95      |47      |51      |0       |0       |
|      u_three_martix_2                |three_martix                               |213    |103     |45      |125     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |169    |123     |36      |69      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |34     |22      |5       |23      |0       |0       |
|  u_vga_display                       |vga_display                                |105    |81      |24      |32      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5072  
    #2          2       1109  
    #3          3       607   
    #4          4       339   
    #5        5-10      801   
    #6        11-50     124   
    #7       51-100      14   
    #8       101-500     5    
    #9        >500       1    
  Average     2.70            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.183472s wall, 1.859375s user + 0.031250s system = 1.890625s CPU (159.8%)

RUN-1004 : used memory is 660 MB, reserved memory is 742 MB, peak memory is 712 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3768
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8252, pip num: 73047
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 83
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3116 valid insts, and 216334 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.945995s wall, 75.406250s user + 0.531250s system = 75.937500s CPU (1277.1%)

RUN-1004 : used memory is 678 MB, reserved memory is 743 MB, peak memory is 853 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221031_221830.log"
