 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:57:58 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[50]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX1_RVT)        0.23       0.23 r
  U1252/Y (NBUFFX8_RVT)                    0.12       0.35 r
  U667/Y (XNOR2X2_RVT)                     0.19       0.55 r
  U698/Y (NAND2X0_RVT)                     0.09       0.64 f
  U697/Y (NAND2X0_RVT)                     0.10       0.73 r
  U696/Y (AO22X1_RVT)                      0.13       0.87 r
  U1071/Y (AO21X1_RVT)                     0.15       1.02 r
  U676/Y (NAND2X0_RVT)                     0.06       1.08 f
  U671/Y (AND2X1_RVT)                      0.11       1.19 f
  U1072/Y (OA21X1_RVT)                     0.12       1.31 f
  U1331/Y (OA21X1_RVT)                     0.14       1.45 f
  U987/Y (INVX4_RVT)                       0.09       1.55 r
  U664/Y (NBUFFX8_RVT)                     0.11       1.66 r
  U976/Y (NAND2X0_RVT)                     0.07       1.72 f
  U673/Y (NAND3X0_RVT)                     0.07       1.79 r
  U493/Y (NAND3X0_RVT)                     0.08       1.87 f
  U492/Y (NAND2X0_RVT)                     0.09       1.96 r
  U1006/Y (NAND2X0_RVT)                    0.07       2.03 f
  Delay3_out1_reg[50]/D (DFFX1_RVT)        0.00       2.03 f
  data arrival time                                   2.03

  clock clk (rise edge)                    1.32       1.32
  clock network delay (ideal)              0.00       1.32
  Delay3_out1_reg[50]/CLK (DFFX1_RVT)      0.00       1.32 r
  library setup time                      -0.14       1.18
  data required time                                  1.18
  -----------------------------------------------------------
  data required time                                  1.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.85


1
