Classic Timing Analyzer report for SerialRxTx
Thu May 11 12:13:26 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. Clock Hold: 'Clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.835 ns                         ; PDin[6]               ; SerialTx3:Tx|SR[6]    ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.643 ns                        ; SerialRx4:Rx|PDout[3] ; ParErr                ; Clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 5.002 ns                         ; Clk                   ; SCout                 ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -4.384 ns                        ; PDin[4]               ; SerialTx3:Tx|SR[4]    ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A                                      ; None          ; 201.61 MHz ( period = 4.960 ns ) ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; 0            ;
; Clock Hold: 'Clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; SerialRx4:Rx|SR[4]    ; SerialRx4:Rx|PDout[4] ; Clk        ; Clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                       ;                       ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                 ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                  ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 201.61 MHz ( period = 4.960 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 4.672 ns                ;
; N/A   ; 201.98 MHz ( period = 4.951 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 4.690 ns                ;
; N/A   ; 207.86 MHz ( period = 4.811 ns )               ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 4.550 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 4.382 ns                ;
; N/A   ; 221.19 MHz ( period = 4.521 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 4.233 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A   ; 225.02 MHz ( period = 4.444 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A   ; 225.48 MHz ( period = 4.435 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 4.203 ns                ;
; N/A   ; 225.48 MHz ( period = 4.435 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 4.203 ns                ;
; N/A   ; 225.48 MHz ( period = 4.435 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 4.203 ns                ;
; N/A   ; 228.78 MHz ( period = 4.371 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 4.083 ns                ;
; N/A   ; 232.83 MHz ( period = 4.295 ns )               ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A   ; 232.83 MHz ( period = 4.295 ns )               ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A   ; 232.83 MHz ( period = 4.295 ns )               ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 4.063 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A   ; 240.73 MHz ( period = 4.154 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 3.895 ns                ;
; N/A   ; 242.07 MHz ( period = 4.131 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 3.843 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A   ; 248.20 MHz ( period = 4.029 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.741 ns                ;
; N/A   ; 249.69 MHz ( period = 4.005 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 3.746 ns                ;
; N/A   ; 249.69 MHz ( period = 4.005 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 3.746 ns                ;
; N/A   ; 249.69 MHz ( period = 4.005 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 3.746 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.644 ns                ;
; N/A   ; 257.00 MHz ( period = 3.891 ns )               ; SerialTx3:Tx|Out      ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.589 ns                ;
; N/A   ; 260.35 MHz ( period = 3.841 ns )               ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 3.553 ns                ;
; N/A   ; 260.42 MHz ( period = 3.840 ns )               ; SerialTx3:Tx|Out      ; SerialRx4:Rx|SDin_d1  ; Clk        ; Clk      ; None                        ; None                      ; 3.538 ns                ;
; N/A   ; 263.99 MHz ( period = 3.788 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 3.500 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 266.24 MHz ( period = 3.756 ns )               ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.495 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 266.88 MHz ( period = 3.747 ns )               ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.513 ns                ;
; N/A   ; 267.81 MHz ( period = 3.734 ns )               ; SerialTx3:Tx|Out      ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.459 ns                ;
; N/A   ; 270.86 MHz ( period = 3.692 ns )               ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 3.404 ns                ;
; N/A   ; 273.90 MHz ( period = 3.651 ns )               ; SerialTx3:Tx|Out      ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 3.349 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.373 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.320 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.319 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.318 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.316 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 3.296 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 3.237 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 3.210 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.205 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.140 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.139 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.138 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.136 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 3.125 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Out      ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 3.053 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 3.061 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 3.056 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 3.051 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 3.050 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 3.049 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 3.047 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 2.994 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[0]    ; Clk        ; Clk      ; None                        ; None                      ; 2.762 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 2.761 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 2.760 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 2.758 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 2.739 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.738 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.736 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 2.731 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 2.729 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 2.559 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.558 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.556 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 2.549 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 2.520 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 2.470 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.469 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.467 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 2.462 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 2.460 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 2.428 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 2.181 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 2.180 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.991 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[6]    ; SerialRx4:Rx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.898 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.726 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[2]    ; SerialTx3:Tx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.567 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 1.429 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[7]    ; SerialTx3:Tx|Out      ; Clk        ; Clk      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[2] ; SerialTx3:Tx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.316 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[3]    ; SerialRx4:Rx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.313 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[1] ; SerialRx4:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.281 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[0] ; SerialTx3:Tx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.140 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.139 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[2] ; SerialRx4:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 1.124 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[1]    ; SerialTx3:Tx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 1.123 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[3]    ; SerialTx3:Tx|SR[4]    ; Clk        ; Clk      ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SDin_d1  ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.109 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[1] ; SerialTx3:Tx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|parity   ; SerialRx4:Rx|parity   ; Clk        ; Clk      ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Count[3] ; SerialTx3:Tx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 1.034 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Enable   ; SerialRx4:Rx|Enable   ; Clk        ; Clk      ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|ready    ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 1.025 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[0]    ; SerialTx3:Tx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.016 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|Count[2] ; Clk        ; Clk      ; None                        ; None                      ; 0.900 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|Count[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[0] ; SerialRx4:Rx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SDin_d1  ; SerialRx4:Rx|ready    ; Clk        ; Clk      ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[0]    ; SerialRx4:Rx|SR[1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.864 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|Enable   ; SerialTx3:Tx|Count[0] ; Clk        ; Clk      ; None                        ; None                      ; 0.859 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[1]    ; SerialRx4:Rx|SR[2]    ; Clk        ; Clk      ; None                        ; None                      ; 0.856 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[4]    ; SerialRx4:Rx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[5]    ; SerialTx3:Tx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 0.837 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[4]    ; SerialTx3:Tx|SR[5]    ; Clk        ; Clk      ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialTx3:Tx|SR[6]    ; SerialTx3:Tx|SR[7]    ; Clk        ; Clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|Count[3] ; SerialRx4:Rx|Count[3] ; Clk        ; Clk      ; None                        ; None                      ; 0.830 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[5]    ; SerialRx4:Rx|SR[6]    ; Clk        ; Clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; SerialRx4:Rx|SR[2]    ; SerialRx4:Rx|SR[3]    ; Clk        ; Clk      ; None                        ; None                      ; 0.661 ns                ;
+-------+------------------------------------------------+-----------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Clk'                                                                                                                                                                                  ;
+------------------------------------------+--------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From               ; To                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[4] ; SerialRx4:Rx|PDout[4] ; Clk        ; Clk      ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[7] ; SerialRx4:Rx|PDout[7] ; Clk        ; Clk      ; None                       ; None                       ; 1.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[5] ; SerialRx4:Rx|PDout[5] ; Clk        ; Clk      ; None                       ; None                       ; 1.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[0] ; SerialRx4:Rx|PDout[0] ; Clk        ; Clk      ; None                       ; None                       ; 0.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[3] ; SerialRx4:Rx|PDout[3] ; Clk        ; Clk      ; None                       ; None                       ; 1.490 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[6] ; SerialRx4:Rx|PDout[6] ; Clk        ; Clk      ; None                       ; None                       ; 1.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[2] ; SerialRx4:Rx|PDout[2] ; Clk        ; Clk      ; None                       ; None                       ; 1.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; SerialRx4:Rx|SR[1] ; SerialRx4:Rx|PDout[1] ; Clk        ; Clk      ; None                       ; None                       ; 2.088 ns                 ;
+------------------------------------------+--------------------+-----------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+---------+---------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                  ; To Clock ;
+-------+--------------+------------+---------+---------------------+----------+
; N/A   ; None         ; 6.835 ns   ; PDin[6] ; SerialTx3:Tx|SR[6]  ; Clk      ;
; N/A   ; None         ; 6.296 ns   ; PDin[0] ; SerialTx3:Tx|SR[0]  ; Clk      ;
; N/A   ; None         ; 5.846 ns   ; Send    ; SerialTx3:Tx|SR[0]  ; Clk      ;
; N/A   ; None         ; 5.845 ns   ; Send    ; SerialTx3:Tx|SR[1]  ; Clk      ;
; N/A   ; None         ; 5.844 ns   ; Send    ; SerialTx3:Tx|Enable ; Clk      ;
; N/A   ; None         ; 5.842 ns   ; Send    ; SerialTx3:Tx|SR[2]  ; Clk      ;
; N/A   ; None         ; 5.520 ns   ; Send    ; SerialTx3:Tx|Out    ; Clk      ;
; N/A   ; None         ; 5.333 ns   ; PDin[7] ; SerialTx3:Tx|SR[7]  ; Clk      ;
; N/A   ; None         ; 5.316 ns   ; PDin[2] ; SerialTx3:Tx|SR[2]  ; Clk      ;
; N/A   ; None         ; 5.265 ns   ; Send    ; SerialTx3:Tx|SR[6]  ; Clk      ;
; N/A   ; None         ; 5.264 ns   ; Send    ; SerialTx3:Tx|SR[7]  ; Clk      ;
; N/A   ; None         ; 5.262 ns   ; Send    ; SerialTx3:Tx|SR[3]  ; Clk      ;
; N/A   ; None         ; 5.257 ns   ; Send    ; SerialTx3:Tx|SR[5]  ; Clk      ;
; N/A   ; None         ; 5.255 ns   ; Send    ; SerialTx3:Tx|SR[4]  ; Clk      ;
; N/A   ; None         ; 5.161 ns   ; PDin[3] ; SerialTx3:Tx|SR[3]  ; Clk      ;
; N/A   ; None         ; 4.851 ns   ; PDin[5] ; SerialTx3:Tx|SR[5]  ; Clk      ;
; N/A   ; None         ; 4.536 ns   ; PDin[1] ; SerialTx3:Tx|SR[1]  ; Clk      ;
; N/A   ; None         ; 4.436 ns   ; PDin[4] ; SerialTx3:Tx|SR[4]  ; Clk      ;
+-------+--------------+------------+---------+---------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+-----------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To       ; From Clock ;
+-------+--------------+------------+-----------------------+----------+------------+
; N/A   ; None         ; 14.643 ns  ; SerialRx4:Rx|PDout[3] ; ParErr   ; Clk        ;
; N/A   ; None         ; 14.496 ns  ; SerialRx4:Rx|PDout[1] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.795 ns  ; SerialRx4:Rx|PDout[4] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.717 ns  ; SerialRx4:Rx|PDout[6] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.410 ns  ; SerialRx4:Rx|PDout[0] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.389 ns  ; SerialRx4:Rx|PDout[5] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.238 ns  ; SerialRx4:Rx|PDout[2] ; ParErr   ; Clk        ;
; N/A   ; None         ; 13.224 ns  ; SerialRx4:Rx|PDout[7] ; ParErr   ; Clk        ;
; N/A   ; None         ; 12.870 ns  ; SerialRx4:Rx|PDout[0] ; PDout[0] ; Clk        ;
; N/A   ; None         ; 11.809 ns  ; SerialRx4:Rx|PDout[6] ; PDout[6] ; Clk        ;
; N/A   ; None         ; 11.733 ns  ; SerialRx4:Rx|PDout[5] ; PDout[5] ; Clk        ;
; N/A   ; None         ; 11.633 ns  ; SerialRx4:Rx|PDout[7] ; PDout[7] ; Clk        ;
; N/A   ; None         ; 11.376 ns  ; SerialRx4:Rx|PDout[4] ; PDout[4] ; Clk        ;
; N/A   ; None         ; 11.375 ns  ; SerialRx4:Rx|PDout[2] ; PDout[2] ; Clk        ;
; N/A   ; None         ; 10.992 ns  ; SerialRx4:Rx|PDout[3] ; PDout[3] ; Clk        ;
; N/A   ; None         ; 10.875 ns  ; SerialRx4:Rx|PDout[1] ; PDout[1] ; Clk        ;
; N/A   ; None         ; 9.024 ns   ; SerialTx3:Tx|Out      ; SDout    ; Clk        ;
; N/A   ; None         ; 8.182 ns   ; SerialRx4:Rx|parity   ; ParErr   ; Clk        ;
; N/A   ; None         ; 7.330 ns   ; SerialRx4:Rx|ready    ; ready    ; Clk        ;
+-------+--------------+------------+-----------------------+----------+------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To    ;
+-------+-------------------+-----------------+------+-------+
; N/A   ; None              ; 5.002 ns        ; Clk  ; SCout ;
+-------+-------------------+-----------------+------+-------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+---------+---------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                  ; To Clock ;
+---------------+-------------+-----------+---------+---------------------+----------+
; N/A           ; None        ; -4.384 ns ; PDin[4] ; SerialTx3:Tx|SR[4]  ; Clk      ;
; N/A           ; None        ; -4.484 ns ; PDin[1] ; SerialTx3:Tx|SR[1]  ; Clk      ;
; N/A           ; None        ; -4.799 ns ; PDin[5] ; SerialTx3:Tx|SR[5]  ; Clk      ;
; N/A           ; None        ; -5.109 ns ; PDin[3] ; SerialTx3:Tx|SR[3]  ; Clk      ;
; N/A           ; None        ; -5.203 ns ; Send    ; SerialTx3:Tx|SR[4]  ; Clk      ;
; N/A           ; None        ; -5.205 ns ; Send    ; SerialTx3:Tx|SR[5]  ; Clk      ;
; N/A           ; None        ; -5.210 ns ; Send    ; SerialTx3:Tx|SR[3]  ; Clk      ;
; N/A           ; None        ; -5.212 ns ; Send    ; SerialTx3:Tx|SR[7]  ; Clk      ;
; N/A           ; None        ; -5.213 ns ; Send    ; SerialTx3:Tx|SR[6]  ; Clk      ;
; N/A           ; None        ; -5.264 ns ; PDin[2] ; SerialTx3:Tx|SR[2]  ; Clk      ;
; N/A           ; None        ; -5.281 ns ; PDin[7] ; SerialTx3:Tx|SR[7]  ; Clk      ;
; N/A           ; None        ; -5.468 ns ; Send    ; SerialTx3:Tx|Out    ; Clk      ;
; N/A           ; None        ; -5.790 ns ; Send    ; SerialTx3:Tx|SR[2]  ; Clk      ;
; N/A           ; None        ; -5.792 ns ; Send    ; SerialTx3:Tx|Enable ; Clk      ;
; N/A           ; None        ; -5.793 ns ; Send    ; SerialTx3:Tx|SR[1]  ; Clk      ;
; N/A           ; None        ; -5.794 ns ; Send    ; SerialTx3:Tx|SR[0]  ; Clk      ;
; N/A           ; None        ; -6.244 ns ; PDin[0] ; SerialTx3:Tx|SR[0]  ; Clk      ;
; N/A           ; None        ; -6.783 ns ; PDin[6] ; SerialTx3:Tx|SR[6]  ; Clk      ;
+---------------+-------------+-----------+---------+---------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu May 11 12:13:26 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SerialRxTx -c SerialRxTx --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SerialRx4:Rx|PDout[3]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[4]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[1]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[2]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[6]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[7]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[5]" is a latch
    Warning: Node "SerialRx4:Rx|PDout[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SerialRx4:Rx|ready" as buffer
Info: Clock "Clk" has Internal fmax of 201.61 MHz between source register "SerialRx4:Rx|Count[1]" and destination register "SerialRx4:Rx|SR[7]" (period= 4.96 ns)
    Info: + Longest register to register delay is 4.672 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N6; Fanout = 4; REG Node = 'SerialRx4:Rx|Count[1]'
        Info: 2: + IC(0.549 ns) + CELL(0.590 ns) = 1.139 ns; Loc. = LC_X3_Y10_N7; Fanout = 5; COMB Node = 'SerialRx4:Rx|Equal1~0'
        Info: 3: + IC(0.433 ns) + CELL(0.590 ns) = 2.162 ns; Loc. = LC_X3_Y10_N8; Fanout = 8; COMB Node = 'SerialRx4:Rx|always3~0'
        Info: 4: + IC(1.643 ns) + CELL(0.867 ns) = 4.672 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'SerialRx4:Rx|SR[7]'
        Info: Total cell delay = 2.047 ns ( 43.81 % )
        Info: Total interconnect delay = 2.625 ns ( 56.19 % )
    Info: - Smallest clock skew is -0.027 ns
        Info: + Shortest clock path from clock "Clk" to destination register is 2.741 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
            Info: 2: + IC(0.561 ns) + CELL(0.711 ns) = 2.741 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'SerialRx4:Rx|SR[7]'
            Info: Total cell delay = 2.180 ns ( 79.53 % )
            Info: Total interconnect delay = 0.561 ns ( 20.47 % )
        Info: - Longest clock path from clock "Clk" to source register is 2.768 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
            Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X3_Y10_N6; Fanout = 4; REG Node = 'SerialRx4:Rx|Count[1]'
            Info: Total cell delay = 2.180 ns ( 78.76 % )
            Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "Clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "SerialRx4:Rx|SR[4]" and destination pin or register "SerialRx4:Rx|PDout[4]" for clock "Clk" (Hold time is 3.24 ns)
    Info: + Largest clock skew is 4.431 ns
        Info: + Longest clock path from clock "Clk" to destination register is 7.201 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
            Info: 2: + IC(0.561 ns) + CELL(0.935 ns) = 2.965 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx4:Rx|ready'
            Info: 3: + IC(4.122 ns) + CELL(0.114 ns) = 7.201 ns; Loc. = LC_X4_Y9_N8; Fanout = 2; REG Node = 'SerialRx4:Rx|PDout[4]'
            Info: Total cell delay = 2.518 ns ( 34.97 % )
            Info: Total interconnect delay = 4.683 ns ( 65.03 % )
        Info: - Shortest clock path from clock "Clk" to source register is 2.770 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
            Info: 2: + IC(0.590 ns) + CELL(0.711 ns) = 2.770 ns; Loc. = LC_X4_Y9_N0; Fanout = 2; REG Node = 'SerialRx4:Rx|SR[4]'
            Info: Total cell delay = 2.180 ns ( 78.70 % )
            Info: Total interconnect delay = 0.590 ns ( 21.30 % )
    Info: - Micro clock to output delay of source is 0.224 ns
    Info: - Shortest register to register delay is 0.967 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N0; Fanout = 2; REG Node = 'SerialRx4:Rx|SR[4]'
        Info: 2: + IC(0.525 ns) + CELL(0.442 ns) = 0.967 ns; Loc. = LC_X4_Y9_N8; Fanout = 2; REG Node = 'SerialRx4:Rx|PDout[4]'
        Info: Total cell delay = 0.442 ns ( 45.71 % )
        Info: Total interconnect delay = 0.525 ns ( 54.29 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "SerialTx3:Tx|SR[6]" (data pin = "PDin[6]", clock pin = "Clk") is 6.835 ns
    Info: + Longest pin to register delay is 9.580 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'PDin[6]'
        Info: 2: + IC(7.498 ns) + CELL(0.607 ns) = 9.580 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; REG Node = 'SerialTx3:Tx|SR[6]'
        Info: Total cell delay = 2.082 ns ( 21.73 % )
        Info: Total interconnect delay = 7.498 ns ( 78.27 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X25_Y9_N5; Fanout = 1; REG Node = 'SerialTx3:Tx|SR[6]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
Info: tco from clock "Clk" to destination pin "ParErr" through register "SerialRx4:Rx|PDout[3]" is 14.643 ns
    Info: + Longest clock path from clock "Clk" to source register is 7.203 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
        Info: 2: + IC(0.561 ns) + CELL(0.935 ns) = 2.965 ns; Loc. = LC_X8_Y6_N4; Fanout = 10; REG Node = 'SerialRx4:Rx|ready'
        Info: 3: + IC(4.124 ns) + CELL(0.114 ns) = 7.203 ns; Loc. = LC_X4_Y9_N1; Fanout = 2; REG Node = 'SerialRx4:Rx|PDout[3]'
        Info: Total cell delay = 2.518 ns ( 34.96 % )
        Info: Total interconnect delay = 4.685 ns ( 65.04 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.440 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y9_N1; Fanout = 2; REG Node = 'SerialRx4:Rx|PDout[3]'
        Info: 2: + IC(1.110 ns) + CELL(0.590 ns) = 1.700 ns; Loc. = LC_X4_Y9_N7; Fanout = 1; COMB Node = 'SerialRx4:Rx|ParErr~0'
        Info: 3: + IC(1.615 ns) + CELL(0.292 ns) = 3.607 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'SerialRx4:Rx|ParErr~2'
        Info: 4: + IC(1.725 ns) + CELL(2.108 ns) = 7.440 ns; Loc. = PIN_48; Fanout = 0; PIN Node = 'ParErr'
        Info: Total cell delay = 2.990 ns ( 40.19 % )
        Info: Total interconnect delay = 4.450 ns ( 59.81 % )
Info: Longest tpd from source pin "Clk" to destination pin "SCout" is 5.002 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
    Info: 2: + IC(1.425 ns) + CELL(2.108 ns) = 5.002 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'SCout'
    Info: Total cell delay = 3.577 ns ( 71.51 % )
    Info: Total interconnect delay = 1.425 ns ( 28.49 % )
Info: th for register "SerialTx3:Tx|SR[4]" (data pin = "PDin[4]", clock pin = "Clk") is -4.384 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.782 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 31; CLK Node = 'Clk'
        Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; REG Node = 'SerialTx3:Tx|SR[4]'
        Info: Total cell delay = 2.180 ns ( 78.36 % )
        Info: Total interconnect delay = 0.602 ns ( 21.64 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.181 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'PDin[4]'
        Info: 2: + IC(4.974 ns) + CELL(0.738 ns) = 7.181 ns; Loc. = LC_X25_Y9_N0; Fanout = 1; REG Node = 'SerialTx3:Tx|SR[4]'
        Info: Total cell delay = 2.207 ns ( 30.73 % )
        Info: Total interconnect delay = 4.974 ns ( 69.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 201 megabytes
    Info: Processing ended: Thu May 11 12:13:26 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


