

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Mon Dec 21 20:08:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_cordic_prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.791 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      161|      161| 0.805 us | 0.805 us |  161|  161|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      160|      160|         5|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    150|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      10|     10|    -|
|Multiplexer      |        -|      -|       -|     83|    -|
|Register         |        -|      -|     107|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     117|    243|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cordic_mac_muladdcud_U1  |cordic_mac_muladdcud  | i0 + i1 * i2 |
    |cordic_mac_mulsubdEe_U2  |cordic_mac_mulsubdEe  | i0 - i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |cordic_phase_V_U  |cordic_cordic_phabkb  |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  10|  10|    0|    64|   10|     1|          640|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |j_fu_170_p2             |     +    |      0|  0|  15|           6|           1|
    |ret_V_fu_283_p2         |     +    |      0|  0|  13|           1|           4|
    |sub_ln1118_fu_180_p2    |     -    |      0|  0|  17|           1|          13|
    |sub_ln1148_fu_223_p2    |     -    |      0|  0|  12|           1|          12|
    |sub_ln703_2_fu_311_p2   |     -    |      0|  0|  13|           1|          11|
    |sub_ln703_fu_328_p2     |     -    |      0|  0|  12|          12|          12|
    |icmp_ln18_fu_164_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln851_fu_277_p2    |   icmp   |      0|  0|  13|          10|           1|
    |factor_V_fu_229_p3      |  select  |      0|  0|  12|           1|          12|
    |r_V_fu_245_p3           |  select  |      0|  0|  13|           1|          13|
    |select_ln703_fu_317_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln850_fu_297_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln851_fu_289_p3  |  select  |      0|  0|   4|           1|           4|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 150|          43|         105|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |j_0_reg_153       |   9|          2|    6|         12|
    |p_Val2_1_reg_140  |   9|          2|   12|         24|
    |p_Val2_3_reg_127  |   9|          2|   12|         24|
    |t_V_reg_116       |   9|          2|   12|         24|
    |theta_V_o         |   9|          2|   12|         24|
    +------------------+----+-----------+-----+-----------+
    |Total             |  83|         17|   55|        115|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |cordic_phase_V_load_reg_393  |  10|   0|   10|          0|
    |factor_V_reg_373             |  12|   0|   12|          0|
    |j_0_reg_153                  |   6|   0|    6|          0|
    |j_reg_353                    |   6|   0|    6|          0|
    |p_Val2_1_reg_140             |  12|   0|   12|          0|
    |p_Val2_3_reg_127             |  12|   0|   12|          0|
    |select_ln850_reg_388         |   4|   0|    4|          0|
    |sext_ln1118_reg_358          |  13|   0|   13|          0|
    |sub_ln1118_reg_363           |  13|   0|   13|          0|
    |t_V_reg_116                  |  12|   0|   12|          0|
    |tmp_1_reg_383                |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 107|   0|  107|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    cordic    | return value |
|ap_done           | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    cordic    | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    cordic    | return value |
|theta_V_i         |  in |   12|   ap_ovld  |    theta_V   |    pointer   |
|theta_V_o         | out |   12|   ap_ovld  |    theta_V   |    pointer   |
|theta_V_o_ap_vld  | out |    1|   ap_ovld  |    theta_V   |    pointer   |
|s_V               | out |   12|   ap_vld   |      s_V     |    pointer   |
|s_V_ap_vld        | out |    1|   ap_vld   |      s_V     |    pointer   |
|c_V               | out |   12|   ap_vld   |      c_V     |    pointer   |
|c_V_ap_vld        | out |    1|   ap_vld   |      c_V     |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

