* Run Block Automation
* PS-PL Configuration -> AXI Non Secure Enablement -> GP Master AXI Interface -Z M AXI GP0 interface (Uncheck)
* Create HDL wrapper
* Generate Output products (design_1_i)
* Export Hardware (without bitstream)
