<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p299" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_299{left:527px;bottom:1140px;letter-spacing:-0.11px;}
#t2_299{left:560px;bottom:1140px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t3_299{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_299{left:830px;bottom:81px;letter-spacing:-0.14px;}
#t5_299{left:83px;bottom:1076px;letter-spacing:0.19px;}
#t6_299{left:135px;bottom:1076px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t7_299{left:138px;bottom:1034px;letter-spacing:0.12px;word-spacing:0.03px;}
#t8_299{left:264px;bottom:1034px;letter-spacing:0.04px;}
#t9_299{left:323px;bottom:1034px;letter-spacing:0.11px;word-spacing:-0.02px;}
#ta_299{left:487px;bottom:1034px;letter-spacing:0.12px;}
#tb_299{left:545px;bottom:1034px;letter-spacing:0.12px;}
#tc_299{left:137px;bottom:997px;letter-spacing:0.11px;}
#td_299{left:165px;bottom:998px;letter-spacing:-0.46px;}
#te_299{left:206px;bottom:997px;letter-spacing:0.08px;}
#tf_299{left:232px;bottom:998px;letter-spacing:-0.47px;}
#tg_299{left:271px;bottom:997px;letter-spacing:0.09px;word-spacing:-0.09px;}
#th_299{left:138px;bottom:979px;letter-spacing:0.08px;word-spacing:-0.27px;}
#ti_299{left:564px;bottom:980px;letter-spacing:-0.46px;}
#tj_299{left:606px;bottom:979px;letter-spacing:0.09px;}
#tk_299{left:631px;bottom:980px;letter-spacing:-0.47px;}
#tl_299{left:670px;bottom:979px;letter-spacing:0.1px;word-spacing:-0.29px;}
#tm_299{left:138px;bottom:961px;letter-spacing:0.07px;word-spacing:-0.03px;}
#tn_299{left:138px;bottom:924px;letter-spacing:0.11px;word-spacing:-0.03px;}
#to_299{left:285px;bottom:925px;letter-spacing:-0.46px;}
#tp_299{left:326px;bottom:924px;letter-spacing:0.11px;}
#tq_299{left:352px;bottom:925px;letter-spacing:-0.47px;}
#tr_299{left:391px;bottom:924px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_299{left:137px;bottom:906px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tt_299{left:137px;bottom:887px;letter-spacing:0.11px;}
#tu_299{left:355px;bottom:888px;letter-spacing:-0.46px;}
#tv_299{left:397px;bottom:887px;letter-spacing:0.09px;}
#tw_299{left:423px;bottom:888px;letter-spacing:-0.47px;}
#tx_299{left:462px;bottom:887px;letter-spacing:0.09px;}
#ty_299{left:138px;bottom:869px;letter-spacing:0.07px;word-spacing:0.01px;}
#tz_299{left:736px;bottom:870px;letter-spacing:-0.41px;}
#t10_299{left:787px;bottom:869px;letter-spacing:0.08px;word-spacing:0.03px;}
#t11_299{left:137px;bottom:851px;letter-spacing:0.09px;word-spacing:-0.25px;}
#t12_299{left:137px;bottom:832px;letter-spacing:0.09px;}
#t13_299{left:137px;bottom:796px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t14_299{left:484px;bottom:796px;letter-spacing:-0.46px;}
#t15_299{left:526px;bottom:796px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t16_299{left:138px;bottom:777px;letter-spacing:0.11px;}
#t17_299{left:199px;bottom:778px;letter-spacing:-0.46px;}
#t18_299{left:241px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.33px;}
#t19_299{left:453px;bottom:778px;letter-spacing:-0.46px;}
#t1a_299{left:494px;bottom:777px;letter-spacing:0.11px;word-spacing:-0.3px;}
#t1b_299{left:137px;bottom:759px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1c_299{left:137px;bottom:741px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1d_299{left:260px;bottom:741px;letter-spacing:-0.46px;}
#t1e_299{left:301px;bottom:741px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1f_299{left:138px;bottom:722px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1g_299{left:280px;bottom:723px;letter-spacing:-0.46px;}
#t1h_299{left:321px;bottom:722px;letter-spacing:0.11px;}
#t1i_299{left:307px;bottom:658px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t1j_299{left:396px;bottom:658px;letter-spacing:0.1px;}
#t1k_299{left:136px;bottom:639px;letter-spacing:-0.25px;}
#t1l_299{left:604px;bottom:639px;}
#t1m_299{left:625px;bottom:639px;}
#t1n_299{left:646px;bottom:639px;}
#t1o_299{left:671px;bottom:639px;}
#t1p_299{left:697px;bottom:639px;}
#t1q_299{left:723px;bottom:639px;}
#t1r_299{left:750px;bottom:639px;}
#t1s_299{left:772px;bottom:639px;}
#t1t_299{left:793px;bottom:639px;}
#t1u_299{left:353px;bottom:608px;letter-spacing:-0.33px;}
#t1v_299{left:621px;bottom:608px;letter-spacing:-0.17px;}
#t1w_299{left:670px;bottom:608px;}
#t1x_299{left:702px;bottom:608px;letter-spacing:-0.1px;}
#t1y_299{left:760px;bottom:608px;}
#t1z_299{left:792px;bottom:608px;}
#t20_299{left:248px;bottom:487px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t21_299{left:159px;bottom:455px;letter-spacing:-0.12px;}
#t22_299{left:372px;bottom:423px;letter-spacing:-0.14px;}
#t23_299{left:584px;bottom:440px;letter-spacing:-0.15px;}
#t24_299{left:585px;bottom:423px;letter-spacing:-0.21px;}
#t25_299{left:645px;bottom:423px;letter-spacing:-0.21px;word-spacing:0.12px;}
#t26_299{left:739px;bottom:423px;letter-spacing:-0.15px;}
#t27_299{left:127px;bottom:423px;letter-spacing:-0.21px;}
#t28_299{left:205px;bottom:423px;letter-spacing:-0.24px;}
#t29_299{left:124px;bottom:391px;letter-spacing:-0.34px;}
#t2a_299{left:203px;bottom:391px;letter-spacing:-0.1px;}
#t2b_299{left:259px;bottom:391px;letter-spacing:-0.1px;word-spacing:-0.32px;}
#t2c_299{left:259px;bottom:374px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2d_299{left:259px;bottom:357px;letter-spacing:-0.11px;}
#t2e_299{left:259px;bottom:341px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t2f_299{left:589px;bottom:391px;letter-spacing:-0.19px;}
#t2g_299{left:653px;bottom:391px;letter-spacing:-0.13px;}
#t2h_299{left:754px;bottom:391px;letter-spacing:-0.12px;}
#t2i_299{left:128px;bottom:312px;letter-spacing:-0.16px;}
#t2j_299{left:209px;bottom:312px;letter-spacing:-0.11px;}
#t2k_299{left:259px;bottom:312px;letter-spacing:-0.1px;}
#t2l_299{left:259px;bottom:295px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2m_299{left:259px;bottom:278px;letter-spacing:-0.1px;}
#t2n_299{left:589px;bottom:312px;letter-spacing:-0.19px;}
#t2o_299{left:653px;bottom:312px;letter-spacing:-0.13px;}
#t2p_299{left:754px;bottom:312px;letter-spacing:-0.12px;}
#t2q_299{left:142px;bottom:249px;}
#t2r_299{left:214px;bottom:249px;}
#t2s_299{left:259px;bottom:249px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t2t_299{left:259px;bottom:232px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2u_299{left:259px;bottom:215px;letter-spacing:-0.1px;}
#t2v_299{left:589px;bottom:249px;letter-spacing:-0.19px;}
#t2w_299{left:653px;bottom:249px;letter-spacing:-0.13px;}
#t2x_299{left:754px;bottom:249px;letter-spacing:-0.12px;}
#t2y_299{left:133px;bottom:186px;letter-spacing:-0.12px;}
#t2z_299{left:208px;bottom:186px;letter-spacing:-0.11px;}
#t30_299{left:259px;bottom:186px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t31_299{left:653px;bottom:186px;letter-spacing:-0.12px;}
#t32_299{left:754px;bottom:186px;letter-spacing:-0.12px;}
#t33_299{left:142px;bottom:157px;}
#t34_299{left:208px;bottom:157px;letter-spacing:-0.1px;}
#t35_299{left:259px;bottom:157px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t36_299{left:599px;bottom:157px;}
#t37_299{left:679px;bottom:157px;}
#t38_299{left:753px;bottom:157px;letter-spacing:-0.12px;}

.s1_299{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_299{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_299{font-size:21px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s4_299{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_299{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s6_299{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s7_299{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s8_299{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s9_299{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sa_299{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sb_299{font-size:17px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts299" type="text/css" >

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg299Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg299" style="-webkit-user-select: none;"><object width="935" height="1210" data="299/299.svg" type="image/svg+xml" id="pdf299" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_299" class="t s1_299">9.64 </span><span id="t2_299" class="t s1_299">TagLo Register (CP0 Register 28, Select 0, 2) </span>
<span id="t3_299" class="t s2_299">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span><span id="t4_299" class="t s2_299">299 </span>
<span id="t5_299" class="t s3_299">9.64 </span><span id="t6_299" class="t s3_299">TagLo Register (CP0 Register 28, Select 0, 2) </span>
<span id="t7_299" class="t s4_299">Compliance Level: </span><span id="t8_299" class="t s5_299">Required </span><span id="t9_299" class="t s6_299">if a cache is implemented; </span><span id="ta_299" class="t s5_299">Optional </span><span id="tb_299" class="t s6_299">otherwise. </span>
<span id="tc_299" class="t s6_299">The </span><span id="td_299" class="t s7_299">TagLo </span><span id="te_299" class="t s6_299">and </span><span id="tf_299" class="t s7_299">TagHi </span><span id="tg_299" class="t s6_299">registers are read/write registers that act as the interface to the cache tag array. The Index Store </span>
<span id="th_299" class="t s6_299">Tag and Index Load Tag operations of the CACHE instruction use the </span><span id="ti_299" class="t s7_299">TagLo </span><span id="tj_299" class="t s6_299">and </span><span id="tk_299" class="t s7_299">TagHi </span><span id="tl_299" class="t s6_299">registers as the source or sink </span>
<span id="tm_299" class="t s6_299">of tag information, respectively. </span>
<span id="tn_299" class="t s6_299">The exact format of the </span><span id="to_299" class="t s7_299">TagLo </span><span id="tp_299" class="t s6_299">and </span><span id="tq_299" class="t s7_299">TagHi </span><span id="tr_299" class="t s6_299">registers is implementation-dependent. Refer to the processor core specifi- </span>
<span id="ts_299" class="t s6_299">cation for the format of this register and a description of the register fields. However, in all implementations. software </span>
<span id="tt_299" class="t s6_299">must be able to write zeros into the </span><span id="tu_299" class="t s7_299">TagLo </span><span id="tv_299" class="t s6_299">and </span><span id="tw_299" class="t s7_299">TagHi </span><span id="tx_299" class="t s6_299">registers, and then use the Index Store Tag cache operation to </span>
<span id="ty_299" class="t s6_299">initialize the cache tags to a valid state at power-up.If there is support for XPA (PA &gt; 36 bits), the </span><span id="tz_299" class="t s7_299">PTagLo </span><span id="t10_299" class="t s6_299">field is </span>
<span id="t11_299" class="t s6_299">extended to support up to a 59-bit PA, as specified in the MIPS64 definition. The number of additional bits supported </span>
<span id="t12_299" class="t s6_299">is a function of the implemented physical address size. XPA is a Release 5 feature. </span>
<span id="t13_299" class="t s6_299">It is implementation-dependent whether there is a single </span><span id="t14_299" class="t s7_299">TagLo </span><span id="t15_299" class="t s6_299">register that acts as the interface to all caches, or a </span>
<span id="t16_299" class="t s6_299">dedicated </span><span id="t17_299" class="t s7_299">TagLo </span><span id="t18_299" class="t s6_299">register for each cache. If multiple </span><span id="t19_299" class="t s7_299">TagLo </span><span id="t1a_299" class="t s6_299">registers are implemented, they occupy the even select val- </span>
<span id="t1b_299" class="t s6_299">ues for this register encoding, with select 0 addressing the instruction cache and select 2 addressing the data cache. </span>
<span id="t1c_299" class="t s6_299">Whether individual </span><span id="t1d_299" class="t s7_299">TagLo </span><span id="t1e_299" class="t s6_299">registers are implemented or not for each cache, processors must accept a write of zero to </span>
<span id="t1f_299" class="t s6_299">select 0 and select 2 of </span><span id="t1g_299" class="t s7_299">TagLo </span><span id="t1h_299" class="t s6_299">as part of the software process of initializing the cache tags at powerup. </span>
<span id="t1i_299" class="t s8_299">Figure 9-62 </span><span id="t1j_299" class="t s8_299">Example TagLo Register Format </span>
<span id="t1k_299" class="t s9_299">31 </span><span id="t1l_299" class="t s9_299">8 </span><span id="t1m_299" class="t s9_299">7 </span><span id="t1n_299" class="t s9_299">6 </span><span id="t1o_299" class="t s9_299">5 </span><span id="t1p_299" class="t s9_299">4 </span><span id="t1q_299" class="t s9_299">3 </span><span id="t1r_299" class="t s9_299">2 </span><span id="t1s_299" class="t s9_299">1 </span><span id="t1t_299" class="t s9_299">0 </span>
<span id="t1u_299" class="t sa_299">PTagLo </span><span id="t1v_299" class="t sa_299">PState </span><span id="t1w_299" class="t sa_299">L </span><span id="t1x_299" class="t sa_299">Impl </span><span id="t1y_299" class="t sa_299">0 </span><span id="t1z_299" class="t sa_299">P </span>
<span id="t20_299" class="t sb_299">Table 9.82 Example TagLo Register Field Descriptions </span>
<span id="t21_299" class="t s1_299">Fields </span>
<span id="t22_299" class="t s1_299">Description </span>
<span id="t23_299" class="t s1_299">Read/ </span>
<span id="t24_299" class="t s1_299">Write </span><span id="t25_299" class="t s1_299">Reset State </span><span id="t26_299" class="t s1_299">Compliance </span><span id="t27_299" class="t s1_299">Name </span><span id="t28_299" class="t s1_299">Bits </span>
<span id="t29_299" class="t sa_299">PTagLo </span><span id="t2a_299" class="t sa_299">31..8 </span><span id="t2b_299" class="t sa_299">Specifies the upper address bits of the cache tag. Refer </span>
<span id="t2c_299" class="t sa_299">to the processor-specific description for the detailed </span>
<span id="t2d_299" class="t sa_299">definition. With a page size of 4 kBs, the field as </span>
<span id="t2e_299" class="t sa_299">shown can contain a physical address of up to 36 bits. </span>
<span id="t2f_299" class="t sa_299">R/W </span><span id="t2g_299" class="t sa_299">Undefined </span><span id="t2h_299" class="t sa_299">Optional </span>
<span id="t2i_299" class="t sa_299">PState </span><span id="t2j_299" class="t sa_299">7:6 </span><span id="t2k_299" class="t sa_299">Specifies the state bits for the cache tag. Refer to the </span>
<span id="t2l_299" class="t sa_299">processor-specific description for the detailed defini- </span>
<span id="t2m_299" class="t sa_299">tion. </span>
<span id="t2n_299" class="t sa_299">R/W </span><span id="t2o_299" class="t sa_299">Undefined </span><span id="t2p_299" class="t sa_299">Optional </span>
<span id="t2q_299" class="t sa_299">L </span><span id="t2r_299" class="t sa_299">5 </span><span id="t2s_299" class="t sa_299">Specifies the lock bit for the cache tag. Refer to the </span>
<span id="t2t_299" class="t sa_299">processor-specific description for the detailed defini- </span>
<span id="t2u_299" class="t sa_299">tion. </span>
<span id="t2v_299" class="t sa_299">R/W </span><span id="t2w_299" class="t sa_299">Undefined </span><span id="t2x_299" class="t sa_299">Optional </span>
<span id="t2y_299" class="t sa_299">Impl </span><span id="t2z_299" class="t sa_299">4:3 </span><span id="t30_299" class="t sa_299">This field is reserved for implementations. </span><span id="t31_299" class="t sa_299">Undefined </span><span id="t32_299" class="t sa_299">Optional </span>
<span id="t33_299" class="t sa_299">0 </span><span id="t34_299" class="t sa_299">2:1 </span><span id="t35_299" class="t sa_299">Must be written as zero; returns zero on read. </span><span id="t36_299" class="t sa_299">0 </span><span id="t37_299" class="t sa_299">0 </span><span id="t38_299" class="t sa_299">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
