xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/halfAdderusingBehaviouralModel/halfAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/halfAdderusingBehaviouralModel/halfAdder.syr" 
xst -intstyle ise -ifn "/home/sandeep/git_workspace/Verilog-VHDL/halfAdderusingBehaviouralModel/halfAdder.xst" -ofn "/home/sandeep/git_workspace/Verilog-VHDL/halfAdderusingBehaviouralModel/halfAdder.syr" 
