multiline_comment|/*&n; * linux/arch/arm/omap/mcbsp.c&n; *&n; * Copyright (C) 2004 Nokia Corporation&n; * Author: Samuel Ortiz &lt;samuel.ortiz@nokia.com&gt;&n; *&n; *&n; * This program is free software; you can redistribute it and/or modify&n; * it under the terms of the GNU General Public License version 2 as&n; * published by the Free Software Foundation.&n; *&n; * Multichannel mode not supported.&n; */
macro_line|#include &lt;linux/module.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;linux/device.h&gt;
macro_line|#include &lt;linux/wait.h&gt;
macro_line|#include &lt;linux/completion.h&gt;
macro_line|#include &lt;linux/interrupt.h&gt;
macro_line|#include &lt;asm/delay.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/irq.h&gt;
macro_line|#include &lt;asm/arch/dma.h&gt;
macro_line|#include &lt;asm/arch/mux.h&gt;
macro_line|#include &lt;asm/arch/irqs.h&gt;
macro_line|#include &lt;asm/arch/mcbsp.h&gt;
macro_line|#ifdef CONFIG_MCBSP_DEBUG
DECL|macro|DBG
mdefine_line|#define DBG(x...)&t;printk(x)
macro_line|#else
DECL|macro|DBG
mdefine_line|#define DBG(x...)&t;do { } while (0)
macro_line|#endif
DECL|struct|omap_mcbsp
r_struct
id|omap_mcbsp
(brace
DECL|member|io_base
id|u32
id|io_base
suffix:semicolon
DECL|member|id
id|u8
id|id
suffix:semicolon
DECL|member|free
id|u8
id|free
suffix:semicolon
DECL|member|rx_word_length
id|omap_mcbsp_word_length
id|rx_word_length
suffix:semicolon
DECL|member|tx_word_length
id|omap_mcbsp_word_length
id|tx_word_length
suffix:semicolon
multiline_comment|/* IRQ based TX/RX */
DECL|member|rx_irq
r_int
id|rx_irq
suffix:semicolon
DECL|member|tx_irq
r_int
id|tx_irq
suffix:semicolon
multiline_comment|/* DMA stuff */
DECL|member|dma_rx_sync
id|u8
id|dma_rx_sync
suffix:semicolon
DECL|member|dma_rx_lch
r_int
id|dma_rx_lch
suffix:semicolon
DECL|member|dma_tx_sync
id|u8
id|dma_tx_sync
suffix:semicolon
DECL|member|dma_tx_lch
r_int
id|dma_tx_lch
suffix:semicolon
multiline_comment|/* Completion queues */
DECL|member|tx_irq_completion
r_struct
id|completion
id|tx_irq_completion
suffix:semicolon
DECL|member|rx_irq_completion
r_struct
id|completion
id|rx_irq_completion
suffix:semicolon
DECL|member|tx_dma_completion
r_struct
id|completion
id|tx_dma_completion
suffix:semicolon
DECL|member|rx_dma_completion
r_struct
id|completion
id|rx_dma_completion
suffix:semicolon
DECL|member|lock
id|spinlock_t
id|lock
suffix:semicolon
)brace
suffix:semicolon
DECL|variable|mcbsp
r_static
r_struct
id|omap_mcbsp
id|mcbsp
(braket
id|OMAP_MAX_MCBSP_COUNT
)braket
suffix:semicolon
DECL|function|omap_mcbsp_dump_reg
r_static
r_void
id|omap_mcbsp_dump_reg
c_func
(paren
id|u8
id|id
)paren
(brace
id|DBG
c_func
(paren
l_string|&quot;**** MCBSP%d regs ****&bslash;n&quot;
comma
id|mcbsp
(braket
id|id
)braket
dot
id|id
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;DRR2:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|DRR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;DRR1:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|DRR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;DXR2:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|DXR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;DXR1:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|DXR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;SPCR2: 0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|SPCR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;SPCR1: 0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|SPCR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;RCR2:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|RCR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;RCR1:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|RCR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;XCR2:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|XCR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;XCR1:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|XCR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;SRGR2: 0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|SRGR2
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;SRGR1: 0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|SRGR1
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;PCR0:  0x%04x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
comma
id|PCR0
)paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;***********************&bslash;n&quot;
)paren
suffix:semicolon
)brace
DECL|function|omap_mcbsp_tx_irq_handler
r_static
id|irqreturn_t
id|omap_mcbsp_tx_irq_handler
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|omap_mcbsp
op_star
id|mcbsp_tx
op_assign
(paren
r_struct
id|omap_mcbsp
op_star
)paren
(paren
id|dev_id
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;TX IRQ callback : 0x%x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp_tx-&gt;io_base
comma
id|SPCR2
)paren
)paren
suffix:semicolon
id|complete
c_func
(paren
op_amp
id|mcbsp_tx-&gt;tx_irq_completion
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|function|omap_mcbsp_rx_irq_handler
r_static
id|irqreturn_t
id|omap_mcbsp_rx_irq_handler
c_func
(paren
r_int
id|irq
comma
r_void
op_star
id|dev_id
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|omap_mcbsp
op_star
id|mcbsp_rx
op_assign
(paren
r_struct
id|omap_mcbsp
op_star
)paren
(paren
id|dev_id
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;RX IRQ callback : 0x%x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp_rx-&gt;io_base
comma
id|SPCR2
)paren
)paren
suffix:semicolon
id|complete
c_func
(paren
op_amp
id|mcbsp_rx-&gt;rx_irq_completion
)paren
suffix:semicolon
r_return
id|IRQ_HANDLED
suffix:semicolon
)brace
DECL|function|omap_mcbsp_tx_dma_callback
r_static
r_void
id|omap_mcbsp_tx_dma_callback
c_func
(paren
r_int
id|lch
comma
id|u16
id|ch_status
comma
r_void
op_star
id|data
)paren
(brace
r_struct
id|omap_mcbsp
op_star
id|mcbsp_dma_tx
op_assign
(paren
r_struct
id|omap_mcbsp
op_star
)paren
(paren
id|data
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;TX DMA callback : 0x%x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp_dma_tx-&gt;io_base
comma
id|SPCR2
)paren
)paren
suffix:semicolon
multiline_comment|/* We can free the channels */
id|omap_free_dma
c_func
(paren
id|mcbsp_dma_tx-&gt;dma_tx_lch
)paren
suffix:semicolon
id|mcbsp_dma_tx-&gt;dma_tx_lch
op_assign
op_minus
l_int|1
suffix:semicolon
id|complete
c_func
(paren
op_amp
id|mcbsp_dma_tx-&gt;tx_dma_completion
)paren
suffix:semicolon
)brace
DECL|function|omap_mcbsp_rx_dma_callback
r_static
r_void
id|omap_mcbsp_rx_dma_callback
c_func
(paren
r_int
id|lch
comma
id|u16
id|ch_status
comma
r_void
op_star
id|data
)paren
(brace
r_struct
id|omap_mcbsp
op_star
id|mcbsp_dma_rx
op_assign
(paren
r_struct
id|omap_mcbsp
op_star
)paren
(paren
id|data
)paren
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;RX DMA callback : 0x%x&bslash;n&quot;
comma
id|OMAP_MCBSP_READ
c_func
(paren
id|mcbsp_dma_rx-&gt;io_base
comma
id|SPCR2
)paren
)paren
suffix:semicolon
multiline_comment|/* We can free the channels */
id|omap_free_dma
c_func
(paren
id|mcbsp_dma_rx-&gt;dma_rx_lch
)paren
suffix:semicolon
id|mcbsp_dma_rx-&gt;dma_rx_lch
op_assign
op_minus
l_int|1
suffix:semicolon
id|complete
c_func
(paren
op_amp
id|mcbsp_dma_rx-&gt;rx_dma_completion
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * omap_mcbsp_config simply write a config to the&n; * appropriate McBSP.&n; * You either call this function or set the McBSP registers&n; * by yourself before calling omap_mcbsp_start().&n; */
DECL|function|omap_mcbsp_config
r_void
id|omap_mcbsp_config
c_func
(paren
r_int
r_int
id|id
comma
r_const
r_struct
id|omap_mcbsp_reg_cfg
op_star
id|config
)paren
(brace
id|u32
id|io_base
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;OMAP-McBSP: McBSP%d  io_base: 0x%8x&bslash;n&quot;
comma
id|id
op_plus
l_int|1
comma
id|io_base
)paren
suffix:semicolon
multiline_comment|/* We write the given config */
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|config-&gt;spcr2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR1
comma
id|config-&gt;spcr1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|RCR2
comma
id|config-&gt;rcr2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|RCR1
comma
id|config-&gt;rcr1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|XCR2
comma
id|config-&gt;xcr2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|XCR1
comma
id|config-&gt;xcr1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SRGR2
comma
id|config-&gt;srgr2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SRGR1
comma
id|config-&gt;srgr1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SRGR2
comma
id|config-&gt;mcr2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SRGR1
comma
id|config-&gt;mcr1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|PCR0
comma
id|config-&gt;pcr0
)paren
suffix:semicolon
)brace
DECL|function|omap_mcbsp_check
r_static
r_int
id|omap_mcbsp_check
c_func
(paren
r_int
r_int
id|id
)paren
(brace
r_if
c_cond
(paren
id|cpu_is_omap730
c_func
(paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|id
OG
id|OMAP_MAX_MCBSP_COUNT
op_minus
l_int|1
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: McBSP%d doesn&squot;t exist&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|cpu_is_omap1510
c_func
(paren
)paren
op_logical_or
id|cpu_is_omap1610
c_func
(paren
)paren
op_logical_or
id|cpu_is_omap1710
c_func
(paren
)paren
)paren
(brace
r_if
c_cond
(paren
id|id
OG
id|OMAP_MAX_MCBSP_COUNT
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: McBSP%d doesn&squot;t exist&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_return
op_minus
l_int|1
suffix:semicolon
)brace
DECL|macro|DSP_RSTCT2
mdefine_line|#define DSP_RSTCT2              0xe1008014
DECL|function|omap_mcbsp_dsp_request
r_static
r_void
id|omap_mcbsp_dsp_request
c_func
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
id|cpu_is_omap1510
c_func
(paren
)paren
op_logical_or
id|cpu_is_omap1610
c_func
(paren
)paren
op_logical_or
id|cpu_is_omap1710
c_func
(paren
)paren
)paren
(brace
id|omap_writew
c_func
(paren
(paren
id|omap_readw
c_func
(paren
id|ARM_RSTCT1
)paren
op_or
(paren
l_int|1
op_lshift
l_int|1
)paren
op_or
(paren
l_int|1
op_lshift
l_int|2
)paren
)paren
comma
id|ARM_RSTCT1
)paren
suffix:semicolon
id|omap_writew
c_func
(paren
(paren
id|omap_readw
c_func
(paren
id|ARM_CKCTL
)paren
op_or
l_int|1
op_lshift
id|EN_DSPCK
)paren
comma
id|ARM_CKCTL
)paren
suffix:semicolon
id|omap_writew
c_func
(paren
(paren
id|omap_readw
c_func
(paren
id|ARM_IDLECT2
)paren
op_or
(paren
l_int|1
op_lshift
id|EN_APICK
)paren
)paren
comma
id|ARM_IDLECT2
)paren
suffix:semicolon
multiline_comment|/* enable 12MHz clock to mcbsp 1 &amp; 3 */
id|__raw_writew
c_func
(paren
id|__raw_readw
c_func
(paren
id|DSP_IDLECT2
)paren
op_or
(paren
l_int|1
op_lshift
id|EN_XORPCK
)paren
comma
id|DSP_IDLECT2
)paren
suffix:semicolon
id|__raw_writew
c_func
(paren
id|__raw_readw
c_func
(paren
id|DSP_RSTCT2
)paren
op_or
l_int|1
op_or
l_int|1
op_lshift
l_int|1
comma
id|DSP_RSTCT2
)paren
suffix:semicolon
)brace
)brace
DECL|function|omap_mcbsp_dsp_free
r_static
r_void
id|omap_mcbsp_dsp_free
c_func
(paren
r_void
)paren
(brace
multiline_comment|/* Useless for now */
)brace
DECL|function|omap_mcbsp_request
r_int
id|omap_mcbsp_request
c_func
(paren
r_int
r_int
id|id
)paren
(brace
r_int
id|err
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
multiline_comment|/*&n;&t; * On 1510, 1610 and 1710, McBSP1 and McBSP3&n;&t; * are DSP public peripherals.&n;&t; */
r_if
c_cond
(paren
id|id
op_eq
id|OMAP_MCBSP1
op_logical_or
id|id
op_eq
id|OMAP_MCBSP3
)paren
id|omap_mcbsp_dsp_request
c_func
(paren
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|mcbsp
(braket
id|id
)braket
dot
id|free
)paren
(brace
id|printk
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: McBSP%d is currently in use&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|mcbsp
(braket
id|id
)braket
dot
id|free
op_assign
l_int|0
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
multiline_comment|/* We need to get IRQs here */
id|err
op_assign
id|request_irq
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq
comma
id|omap_mcbsp_tx_irq_handler
comma
l_int|0
comma
l_string|&quot;McBSP&quot;
comma
(paren
r_void
op_star
)paren
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_ne
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: Unable to request TX IRQ %d for McBSP%d&bslash;n&quot;
comma
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq
comma
id|mcbsp
(braket
id|id
)braket
dot
id|id
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|init_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq_completion
)paren
)paren
suffix:semicolon
id|err
op_assign
id|request_irq
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_irq
comma
id|omap_mcbsp_rx_irq_handler
comma
l_int|0
comma
l_string|&quot;McBSP&quot;
comma
(paren
r_void
op_star
)paren
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|err
op_ne
l_int|0
)paren
(brace
id|printk
c_func
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: Unable to request RX IRQ %d for McBSP%d&bslash;n&quot;
comma
id|mcbsp
(braket
id|id
)braket
dot
id|rx_irq
comma
id|mcbsp
(braket
id|id
)braket
dot
id|id
)paren
suffix:semicolon
id|free_irq
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq
comma
(paren
r_void
op_star
)paren
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
)paren
)paren
suffix:semicolon
r_return
id|err
suffix:semicolon
)brace
id|init_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_irq_completion
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|omap_mcbsp_free
r_void
id|omap_mcbsp_free
c_func
(paren
r_int
r_int
id|id
)paren
(brace
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|id
op_eq
id|OMAP_MCBSP1
op_logical_or
id|id
op_eq
id|OMAP_MCBSP3
)paren
id|omap_mcbsp_dsp_free
c_func
(paren
)paren
suffix:semicolon
id|spin_lock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
r_if
c_cond
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|free
)paren
(brace
id|printk
(paren
id|KERN_ERR
l_string|&quot;OMAP-McBSP: McBSP%d was not reserved&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
r_return
suffix:semicolon
)brace
id|mcbsp
(braket
id|id
)braket
dot
id|free
op_assign
l_int|1
suffix:semicolon
id|spin_unlock
c_func
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
dot
id|lock
)paren
suffix:semicolon
multiline_comment|/* Free IRQs */
id|free_irq
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_irq
comma
(paren
r_void
op_star
)paren
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
)paren
)paren
suffix:semicolon
id|free_irq
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq
comma
(paren
r_void
op_star
)paren
(paren
op_amp
id|mcbsp
(braket
id|id
)braket
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Here we start the McBSP, by enabling the sample&n; * generator, both transmitter and receivers,&n; * and the frame sync.&n; */
DECL|function|omap_mcbsp_start
r_void
id|omap_mcbsp_start
c_func
(paren
r_int
r_int
id|id
)paren
(brace
id|u32
id|io_base
suffix:semicolon
id|u16
id|w
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
id|io_base
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
suffix:semicolon
id|mcbsp
(braket
id|id
)braket
dot
id|rx_word_length
op_assign
(paren
(paren
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|RCR1
)paren
op_rshift
l_int|5
)paren
op_amp
l_int|0x7
)paren
suffix:semicolon
id|mcbsp
(braket
id|id
)braket
dot
id|tx_word_length
op_assign
(paren
(paren
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|XCR1
)paren
op_rshift
l_int|5
)paren
op_amp
l_int|0x7
)paren
suffix:semicolon
multiline_comment|/* Start the sample generator */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|w
op_or
(paren
l_int|1
op_lshift
l_int|6
)paren
)paren
suffix:semicolon
multiline_comment|/* Enable transmitter and receiver */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|w
op_or
l_int|1
)paren
suffix:semicolon
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR1
comma
id|w
op_or
l_int|1
)paren
suffix:semicolon
id|udelay
c_func
(paren
l_int|100
)paren
suffix:semicolon
multiline_comment|/* Start frame sync */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|w
op_or
(paren
l_int|1
op_lshift
l_int|7
)paren
)paren
suffix:semicolon
multiline_comment|/* Dump McBSP Regs */
id|omap_mcbsp_dump_reg
c_func
(paren
id|id
)paren
suffix:semicolon
)brace
DECL|function|omap_mcbsp_stop
r_void
id|omap_mcbsp_stop
c_func
(paren
r_int
r_int
id|id
)paren
(brace
id|u32
id|io_base
suffix:semicolon
id|u16
id|w
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
id|io_base
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
suffix:semicolon
multiline_comment|/* Reset transmitter */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|w
op_amp
op_complement
(paren
l_int|1
)paren
)paren
suffix:semicolon
multiline_comment|/* Reset receiver */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR1
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR1
comma
id|w
op_amp
op_complement
(paren
l_int|1
)paren
)paren
suffix:semicolon
multiline_comment|/* Reset the sample rate generator */
id|w
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|SPCR2
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|SPCR2
comma
id|w
op_amp
op_complement
(paren
l_int|1
op_lshift
l_int|6
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * IRQ based word transmission.&n; */
DECL|function|omap_mcbsp_xmit_word
r_void
id|omap_mcbsp_xmit_word
c_func
(paren
r_int
r_int
id|id
comma
id|u32
id|word
)paren
(brace
id|u32
id|io_base
suffix:semicolon
id|omap_mcbsp_word_length
id|word_length
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|tx_word_length
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
id|io_base
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
suffix:semicolon
id|wait_for_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_irq_completion
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|word_length
OG
id|OMAP_MCBSP_WORD_16
)paren
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|DXR2
comma
id|word
op_rshift
l_int|16
)paren
suffix:semicolon
id|OMAP_MCBSP_WRITE
c_func
(paren
id|io_base
comma
id|DXR1
comma
id|word
op_amp
l_int|0xffff
)paren
suffix:semicolon
)brace
DECL|function|omap_mcbsp_recv_word
id|u32
id|omap_mcbsp_recv_word
c_func
(paren
r_int
r_int
id|id
)paren
(brace
id|u32
id|io_base
suffix:semicolon
id|u16
id|word_lsb
comma
id|word_msb
op_assign
l_int|0
suffix:semicolon
id|omap_mcbsp_word_length
id|word_length
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|rx_word_length
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
id|io_base
op_assign
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
suffix:semicolon
id|wait_for_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_irq_completion
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|word_length
OG
id|OMAP_MCBSP_WORD_16
)paren
id|word_msb
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|DRR2
)paren
suffix:semicolon
id|word_lsb
op_assign
id|OMAP_MCBSP_READ
c_func
(paren
id|io_base
comma
id|DRR1
)paren
suffix:semicolon
r_return
(paren
id|word_lsb
op_or
(paren
id|word_msb
op_lshift
l_int|16
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Simple DMA based buffer rx/tx routines.&n; * Nothing fancy, just a single buffer tx/rx through DMA.&n; * The DMA resources are released once the transfer is done.&n; * For anything fancier, you should use your own customized DMA&n; * routines and callbacks.&n; */
DECL|function|omap_mcbsp_xmit_buffer
r_int
id|omap_mcbsp_xmit_buffer
c_func
(paren
r_int
r_int
id|id
comma
id|dma_addr_t
id|buffer
comma
r_int
r_int
id|length
)paren
(brace
r_int
id|dma_tx_ch
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|omap_request_dma
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_sync
comma
l_string|&quot;McBSP TX&quot;
comma
id|omap_mcbsp_tx_dma_callback
comma
op_amp
id|mcbsp
(braket
id|id
)braket
comma
op_amp
id|dma_tx_ch
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;OMAP-McBSP: Unable to request DMA channel for McBSP%d TX. Trying IRQ based TX&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
r_return
op_minus
id|EAGAIN
suffix:semicolon
)brace
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_lch
op_assign
id|dma_tx_ch
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;TX DMA on channel %d&bslash;n&quot;
comma
id|dma_tx_ch
)paren
suffix:semicolon
id|init_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_dma_completion
)paren
)paren
suffix:semicolon
id|omap_set_dma_transfer_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_lch
comma
id|OMAP_DMA_DATA_TYPE_S16
comma
id|length
op_rshift
l_int|1
comma
l_int|1
comma
id|OMAP_DMA_SYNC_ELEMENT
)paren
suffix:semicolon
id|omap_set_dma_dest_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_lch
comma
id|OMAP_DMA_PORT_TIPB
comma
id|OMAP_DMA_AMODE_CONSTANT
comma
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
op_plus
id|OMAP_MCBSP_REG_DXR1
)paren
suffix:semicolon
id|omap_set_dma_src_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_lch
comma
id|OMAP_DMA_PORT_EMIFF
comma
id|OMAP_DMA_AMODE_POST_INC
comma
id|buffer
)paren
suffix:semicolon
id|omap_start_dma
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_tx_lch
)paren
suffix:semicolon
id|wait_for_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|tx_dma_completion
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|omap_mcbsp_recv_buffer
r_int
id|omap_mcbsp_recv_buffer
c_func
(paren
r_int
r_int
id|id
comma
id|dma_addr_t
id|buffer
comma
r_int
r_int
id|length
)paren
(brace
r_int
id|dma_rx_ch
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
op_minus
id|EINVAL
suffix:semicolon
r_if
c_cond
(paren
id|omap_request_dma
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_sync
comma
l_string|&quot;McBSP RX&quot;
comma
id|omap_mcbsp_rx_dma_callback
comma
op_amp
id|mcbsp
(braket
id|id
)braket
comma
op_amp
id|dma_rx_ch
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;Unable to request DMA channel for McBSP%d RX. Trying IRQ based RX&bslash;n&quot;
comma
id|id
op_plus
l_int|1
)paren
suffix:semicolon
r_return
op_minus
id|EAGAIN
suffix:semicolon
)brace
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_lch
op_assign
id|dma_rx_ch
suffix:semicolon
id|DBG
c_func
(paren
l_string|&quot;RX DMA on channel %d&bslash;n&quot;
comma
id|dma_rx_ch
)paren
suffix:semicolon
id|init_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_dma_completion
)paren
)paren
suffix:semicolon
id|omap_set_dma_transfer_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_lch
comma
id|OMAP_DMA_DATA_TYPE_S16
comma
id|length
op_rshift
l_int|1
comma
l_int|1
comma
id|OMAP_DMA_SYNC_ELEMENT
)paren
suffix:semicolon
id|omap_set_dma_src_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_lch
comma
id|OMAP_DMA_PORT_TIPB
comma
id|OMAP_DMA_AMODE_CONSTANT
comma
id|mcbsp
(braket
id|id
)braket
dot
id|io_base
op_plus
id|OMAP_MCBSP_REG_DRR1
)paren
suffix:semicolon
id|omap_set_dma_dest_params
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_lch
comma
id|OMAP_DMA_PORT_EMIFF
comma
id|OMAP_DMA_AMODE_POST_INC
comma
id|buffer
)paren
suffix:semicolon
id|omap_start_dma
c_func
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|dma_rx_lch
)paren
suffix:semicolon
id|wait_for_completion
c_func
(paren
op_amp
(paren
id|mcbsp
(braket
id|id
)braket
dot
id|rx_dma_completion
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * SPI wrapper.&n; * Since SPI setup is much simpler than the generic McBSP one,&n; * this wrapper just need an omap_mcbsp_spi_cfg structure as an input.&n; * Once this is done, you can call omap_mcbsp_start().&n; */
DECL|function|omap_mcbsp_set_spi_mode
r_void
id|omap_mcbsp_set_spi_mode
c_func
(paren
r_int
r_int
id|id
comma
r_const
r_struct
id|omap_mcbsp_spi_cfg
op_star
id|spi_cfg
)paren
(brace
r_struct
id|omap_mcbsp_reg_cfg
id|mcbsp_cfg
suffix:semicolon
r_if
c_cond
(paren
id|omap_mcbsp_check
c_func
(paren
id|id
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|mcbsp_cfg
comma
l_int|0
comma
r_sizeof
(paren
r_struct
id|omap_mcbsp_reg_cfg
)paren
)paren
suffix:semicolon
multiline_comment|/* SPI has only one frame */
id|mcbsp_cfg.rcr1
op_or_assign
(paren
id|RWDLEN1
c_func
(paren
id|spi_cfg-&gt;word_length
)paren
op_or
id|RFRLEN1
c_func
(paren
l_int|0
)paren
)paren
suffix:semicolon
id|mcbsp_cfg.xcr1
op_or_assign
(paren
id|XWDLEN1
c_func
(paren
id|spi_cfg-&gt;word_length
)paren
op_or
id|XFRLEN1
c_func
(paren
l_int|0
)paren
)paren
suffix:semicolon
multiline_comment|/* Clock stop mode */
r_if
c_cond
(paren
id|spi_cfg-&gt;clk_stp_mode
op_eq
id|OMAP_MCBSP_CLK_STP_MODE_NO_DELAY
)paren
id|mcbsp_cfg.spcr1
op_or_assign
(paren
l_int|1
op_lshift
l_int|12
)paren
suffix:semicolon
r_else
id|mcbsp_cfg.spcr1
op_or_assign
(paren
l_int|3
op_lshift
l_int|11
)paren
suffix:semicolon
multiline_comment|/* Set clock parities */
r_if
c_cond
(paren
id|spi_cfg-&gt;rx_clock_polarity
op_eq
id|OMAP_MCBSP_CLK_RISING
)paren
id|mcbsp_cfg.pcr0
op_or_assign
id|CLKRP
suffix:semicolon
r_else
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|CLKRP
suffix:semicolon
r_if
c_cond
(paren
id|spi_cfg-&gt;tx_clock_polarity
op_eq
id|OMAP_MCBSP_CLK_RISING
)paren
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|CLKXP
suffix:semicolon
r_else
id|mcbsp_cfg.pcr0
op_or_assign
id|CLKXP
suffix:semicolon
multiline_comment|/* Set SCLKME to 0 and CLKSM to 1 */
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|SCLKME
suffix:semicolon
id|mcbsp_cfg.srgr2
op_or_assign
id|CLKSM
suffix:semicolon
multiline_comment|/* Set FSXP */
r_if
c_cond
(paren
id|spi_cfg-&gt;fsx_polarity
op_eq
id|OMAP_MCBSP_FS_ACTIVE_HIGH
)paren
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|FSXP
suffix:semicolon
r_else
id|mcbsp_cfg.pcr0
op_or_assign
id|FSXP
suffix:semicolon
r_if
c_cond
(paren
id|spi_cfg-&gt;spi_mode
op_eq
id|OMAP_MCBSP_SPI_MASTER
)paren
(brace
id|mcbsp_cfg.pcr0
op_or_assign
id|CLKXM
suffix:semicolon
id|mcbsp_cfg.srgr1
op_or_assign
id|CLKGDV
c_func
(paren
id|spi_cfg-&gt;clk_div
op_minus
l_int|1
)paren
suffix:semicolon
id|mcbsp_cfg.pcr0
op_or_assign
id|FSXM
suffix:semicolon
id|mcbsp_cfg.srgr2
op_and_assign
op_complement
id|FSGM
suffix:semicolon
id|mcbsp_cfg.xcr2
op_or_assign
id|XDATDLY
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|mcbsp_cfg.rcr2
op_or_assign
id|RDATDLY
c_func
(paren
l_int|1
)paren
suffix:semicolon
)brace
r_else
(brace
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|CLKXM
suffix:semicolon
id|mcbsp_cfg.srgr1
op_or_assign
id|CLKGDV
c_func
(paren
l_int|1
)paren
suffix:semicolon
id|mcbsp_cfg.pcr0
op_and_assign
op_complement
id|FSXM
suffix:semicolon
id|mcbsp_cfg.xcr2
op_and_assign
op_complement
id|XDATDLY
c_func
(paren
l_int|3
)paren
suffix:semicolon
id|mcbsp_cfg.rcr2
op_and_assign
op_complement
id|RDATDLY
c_func
(paren
l_int|3
)paren
suffix:semicolon
)brace
id|mcbsp_cfg.xcr2
op_and_assign
op_complement
id|XPHASE
suffix:semicolon
id|mcbsp_cfg.rcr2
op_and_assign
op_complement
id|RPHASE
suffix:semicolon
id|omap_mcbsp_config
c_func
(paren
id|id
comma
op_amp
id|mcbsp_cfg
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * McBSP1 and McBSP3 are directly mapped on 1610 and 1510.&n; * 730 has only 2 McBSP, and both of them are MPU peripherals.&n; */
DECL|struct|omap_mcbsp_info
r_struct
id|omap_mcbsp_info
(brace
DECL|member|virt_base
id|u32
id|virt_base
suffix:semicolon
DECL|member|dma_rx_sync
DECL|member|dma_tx_sync
id|u8
id|dma_rx_sync
comma
id|dma_tx_sync
suffix:semicolon
DECL|member|rx_irq
DECL|member|tx_irq
id|u16
id|rx_irq
comma
id|tx_irq
suffix:semicolon
)brace
suffix:semicolon
macro_line|#ifdef CONFIG_ARCH_OMAP730
DECL|variable|mcbsp_730
r_static
r_const
r_struct
id|omap_mcbsp_info
id|mcbsp_730
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|io_p2v
c_func
(paren
id|OMAP730_MCBSP1_BASE
)paren
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP1_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP1_TX
comma
dot
id|rx_irq
op_assign
id|INT_730_McBSP1RX
comma
dot
id|tx_irq
op_assign
id|INT_730_McBSP1TX
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|io_p2v
c_func
(paren
id|OMAP730_MCBSP2_BASE
)paren
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP3_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP3_TX
comma
dot
id|rx_irq
op_assign
id|INT_730_McBSP2RX
comma
dot
id|tx_irq
op_assign
id|INT_730_McBSP2TX
)brace
comma
)brace
suffix:semicolon
macro_line|#endif
macro_line|#ifdef CONFIG_ARCH_OMAP1510
DECL|variable|mcbsp_1510
r_static
r_const
r_struct
id|omap_mcbsp_info
id|mcbsp_1510
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|OMAP1510_MCBSP1_BASE
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP1_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP1_TX
comma
dot
id|rx_irq
op_assign
id|INT_McBSP1RX
comma
dot
id|tx_irq
op_assign
id|INT_McBSP1TX
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|io_p2v
c_func
(paren
id|OMAP1510_MCBSP2_BASE
)paren
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP2_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP2_TX
comma
dot
id|rx_irq
op_assign
id|INT_1510_SPI_RX
comma
dot
id|tx_irq
op_assign
id|INT_1510_SPI_TX
)brace
comma
(braket
l_int|2
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|OMAP1510_MCBSP3_BASE
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP3_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP3_TX
comma
dot
id|rx_irq
op_assign
id|INT_McBSP3RX
comma
dot
id|tx_irq
op_assign
id|INT_McBSP3TX
)brace
comma
)brace
suffix:semicolon
macro_line|#endif
macro_line|#if defined(CONFIG_ARCH_OMAP1610) || defined(CONFIG_ARCH_OMAP1710)
DECL|variable|mcbsp_1610
r_static
r_const
r_struct
id|omap_mcbsp_info
id|mcbsp_1610
(braket
)braket
op_assign
(brace
(braket
l_int|0
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|OMAP1610_MCBSP1_BASE
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP1_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP1_TX
comma
dot
id|rx_irq
op_assign
id|INT_McBSP1RX
comma
dot
id|tx_irq
op_assign
id|INT_McBSP1TX
)brace
comma
(braket
l_int|1
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|io_p2v
c_func
(paren
id|OMAP1610_MCBSP2_BASE
)paren
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP2_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP2_TX
comma
dot
id|rx_irq
op_assign
id|INT_1610_McBSP2_RX
comma
dot
id|tx_irq
op_assign
id|INT_1610_McBSP2_TX
)brace
comma
(braket
l_int|2
)braket
op_assign
(brace
dot
id|virt_base
op_assign
id|OMAP1610_MCBSP3_BASE
comma
dot
id|dma_rx_sync
op_assign
id|OMAP_DMA_MCBSP3_RX
comma
dot
id|dma_tx_sync
op_assign
id|OMAP_DMA_MCBSP3_TX
comma
dot
id|rx_irq
op_assign
id|INT_McBSP3RX
comma
dot
id|tx_irq
op_assign
id|INT_McBSP3TX
)brace
comma
)brace
suffix:semicolon
macro_line|#endif
DECL|function|omap_mcbsp_init
r_static
r_int
id|__init
id|omap_mcbsp_init
c_func
(paren
r_void
)paren
(brace
r_int
id|mcbsp_count
op_assign
l_int|0
comma
id|i
suffix:semicolon
r_static
r_const
r_struct
id|omap_mcbsp_info
op_star
id|mcbsp_info
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;Initializing OMAP McBSP system&bslash;n&quot;
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_ARCH_OMAP730
r_if
c_cond
(paren
id|cpu_is_omap730
c_func
(paren
)paren
)paren
(brace
id|mcbsp_info
op_assign
id|mcbsp_730
suffix:semicolon
id|mcbsp_count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|mcbsp_730
)paren
suffix:semicolon
)brace
macro_line|#endif
macro_line|#ifdef CONFIG_ARCH_OMAP1510
r_if
c_cond
(paren
id|cpu_is_omap1510
c_func
(paren
)paren
)paren
(brace
id|mcbsp_info
op_assign
id|mcbsp_1510
suffix:semicolon
id|mcbsp_count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|mcbsp_1510
)paren
suffix:semicolon
)brace
macro_line|#endif
macro_line|#if defined(CONFIG_ARCH_OMAP1610) || defined(CONFIG_ARCH_OMAP1710)
r_if
c_cond
(paren
id|cpu_is_omap1610
c_func
(paren
)paren
op_logical_or
id|cpu_is_omap1710
c_func
(paren
)paren
)paren
(brace
id|mcbsp_info
op_assign
id|mcbsp_1610
suffix:semicolon
id|mcbsp_count
op_assign
id|ARRAY_SIZE
c_func
(paren
id|mcbsp_1610
)paren
suffix:semicolon
)brace
macro_line|#endif
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|OMAP_MAX_MCBSP_COUNT
suffix:semicolon
id|i
op_increment
)paren
(brace
r_if
c_cond
(paren
id|i
op_ge
id|mcbsp_count
)paren
(brace
id|mcbsp
(braket
id|i
)braket
dot
id|io_base
op_assign
l_int|0
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|free
op_assign
l_int|0
suffix:semicolon
r_continue
suffix:semicolon
)brace
id|mcbsp
(braket
id|i
)braket
dot
id|id
op_assign
id|i
op_plus
l_int|1
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|free
op_assign
l_int|1
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|dma_tx_lch
op_assign
op_minus
l_int|1
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|dma_rx_lch
op_assign
op_minus
l_int|1
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|io_base
op_assign
id|mcbsp_info
(braket
id|i
)braket
dot
id|virt_base
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|tx_irq
op_assign
id|mcbsp_info
(braket
id|i
)braket
dot
id|tx_irq
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|rx_irq
op_assign
id|mcbsp_info
(braket
id|i
)braket
dot
id|rx_irq
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|dma_rx_sync
op_assign
id|mcbsp_info
(braket
id|i
)braket
dot
id|dma_rx_sync
suffix:semicolon
id|mcbsp
(braket
id|i
)braket
dot
id|dma_tx_sync
op_assign
id|mcbsp_info
(braket
id|i
)braket
dot
id|dma_tx_sync
suffix:semicolon
id|spin_lock_init
c_func
(paren
op_amp
id|mcbsp
(braket
id|i
)braket
dot
id|lock
)paren
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
DECL|variable|omap_mcbsp_init
id|arch_initcall
c_func
(paren
id|omap_mcbsp_init
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_config
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_config
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_request
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_request
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_free
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_free
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_start
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_start
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_stop
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_stop
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_xmit_word
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_xmit_word
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_recv_word
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_recv_word
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_xmit_buffer
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_xmit_buffer
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_recv_buffer
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_recv_buffer
)paren
suffix:semicolon
DECL|variable|omap_mcbsp_set_spi_mode
id|EXPORT_SYMBOL
c_func
(paren
id|omap_mcbsp_set_spi_mode
)paren
suffix:semicolon
eof
