sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).


Processor Parameters:
Issue Width: 4
Window Size: 256
Number of Virtual Registers: 32
Number of Physical Registers: 256
Datapath Width: 64
Total Power Consumption: 100.49
Branch Predictor Power Consumption: 3.33649  (3.39%)
 branch target buffer power (W): 2.49493
 local predict power (W): 0.574771
 global predict power (W): 0.0996078
 chooser power (W): 0.0702439
 RAS power (W): 0.0969383
Rename Logic Power Consumption: 0.683325  (0.694%)
 Instruction Decode Power (W): 0.0159915
 RAT decode_power (W): 0.113514
 RAT wordline_power (W): 0.0493708
 RAT bitline_power (W): 0.493541
 DCL Comparators (W): 0.0109075
Instruction Window Power Consumption: 16.2962  (16.5%)
 tagdrive (W): 2.10657
 tagmatch (W): 0.961505
 Selection Logic (W): 0.228169
 decode_power (W): 1.16922
 wordline_power (W): 0.0844643
 bitline_power (W): 11.7463
Load/Store Queue Power Consumption: 2.73089  (2.77%)
 tagdrive (W): 0.457232
 tagmatch (W): 0.100774
 decode_power (W): 0.00799577
 wordline_power (W): 0.0150119
 bitline_power (W): 2.14988
Arch. Register File Power Consumption: 3.57247  (3.63%)
 decode_power (W): 0.113514
 wordline_power (W): 0.0844643
 bitline_power (W): 3.37449
Result Bus Power Consumption: 9.01293  (9.15%)
Total Clock Power: 31.3421  (31.8%)
Int ALU Power: 4.66013  (4.73%)
FP ALU Power: 14.281  (14.5%)
Instruction Cache Power Consumption: 2.76773  (2.81%)
 decode_power (W): 0.151353
 wordline_power (W): 0.180479
 bitline_power (W): 1.42251
 senseamp_power (W): 0.768
 tagarray_power (W): 0.245382
Itlb_power (W): 0.264834 (0.269%)
Data Cache Power Consumption: 5.53546  (5.62%)
 decode_power (W): 0.302705
 wordline_power (W): 0.360958
 bitline_power (W): 2.84503
 senseamp_power (W): 1.536
 tagarray_power (W): 0.490764
Dtlb_power (W): 0.903238 (0.917%)
Level 2 Cache Power Consumption: 3.10298 (3.15%)
 decode_power (W): 0.19487
 wordline_power (W): 0.0430878
 bitline_power (W): 1.77274
 senseamp_power (W): 0.192
 tagarray_power (W): 0.900275
sim: loading EIO file: ../benchmarks/255.vortex.two-ref.eio.gz
sim: command line: ./sim-outorder -config ../configs/current.config ../benchmarks/255.vortex.two-ref.eio.gz 

sim: simulation started @ Tue Nov 24 10:20:08 2015, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim     ../results/16_15_ruu/255.vortex.two-ref.eio.gz.out # redirect simulator output to file (non-interactive only)
# -redir:prog       /dev/null # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-freq            600000000.0000 # frequency             
-max:inst           100000000 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat               15 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                perfect # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 16384 4 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-ruu:size                 256 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:32:64:8:f # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       dl2:256:64:8:f # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               2 # l2 data cache hit latency (in cycles)
-cache:il1       il1:32:64:8:f # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               2 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         103 1 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **

sim: ** simulation statistics **
sim_num_insn              100000001 # total number of instructions committed
sim_num_refs               38466235 # total number of loads and stores committed
sim_num_loads              26218244 # total number of loads committed
sim_num_stores         12247991.0000 # total number of stores committed
sim_num_branches           17896986 # total number of branches committed
sim_elapsed_time                109 # total simulation time in seconds
sim_inst_rate           917431.2018 # simulation speed (in insts/sec)
sim_total_insn            100000001 # total number of instructions executed
sim_total_refs             38466235 # total number of loads and stores executed
sim_total_loads            26218244 # total number of loads executed
sim_total_stores       12247991.0000 # total number of stores executed
sim_total_branches         17896986 # total number of branches executed
sim_cycle                  84663503 # total simulation time in cycles
sim_IPC                      1.1811 # instructions per cycle
sim_CPI                      0.8466 # cycles per instruction
sim_exec_BW                  1.1811 # total instructions (mis-spec + committed) per cycle
sim_IPB                      5.5875 # instruction per branch
IFQ_count                 276055087 # cumulative IFQ occupancy
IFQ_fcount                 68855803 # cumulative IFQ full count
ifq_occupancy                3.2606 # avg IFQ occupancy (insn's)
ifq_rate                     1.1811 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  2.7606 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8133 # fraction of time (cycle's) IFQ was full
RUU_count                1408784450 # cumulative RUU occupancy
RUU_fcount                        0 # cumulative RUU full count
ruu_occupancy               16.6398 # avg RUU occupancy (insn's)
ruu_rate                     1.1811 # avg RUU dispatch rate (insn/cycle)
ruu_latency                 14.0878 # avg RUU occupant latency (cycle's)
ruu_full                     0.0000 # fraction of time (cycle's) RUU was full
LSQ_count                 514517623 # cumulative LSQ occupancy
LSQ_fcount                 47947336 # cumulative LSQ full count
lsq_occupancy                6.0772 # avg LSQ occupancy (insn's)
lsq_rate                     1.1811 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  5.1452 # avg LSQ occupant latency (cycle's)
lsq_full                     0.5663 # fraction of time (cycle's) LSQ was full
sim_slip                 2061768063 # total number of slip cycles
avg_sim_slip                20.6177 # the average slip between issue and retirement
il1.accesses              112017196 # total number of accesses
il1.hits                  111621918 # total number of hits
il1.misses                   395278 # total number of misses
il1.replacements             395022 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0035 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0035 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               38214237 # total number of accesses
dl1.hits                   37693830 # total number of hits
dl1.misses                   520407 # total number of misses
dl1.replacements             520151 # total number of replacements
dl1.writebacks                61341 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0136 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0136 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0016 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl2.accesses                 977026 # total number of accesses
dl2.hits                     507162 # total number of hits
dl2.misses                   469864 # total number of misses
dl2.replacements             467816 # total number of replacements
dl2.writebacks                31152 # total number of writebacks
dl2.invalidations                 0 # total number of invalidations
dl2.miss_rate                0.4809 # miss rate (i.e., misses/ref)
dl2.repl_rate                0.4788 # replacement rate (i.e., repls/ref)
dl2.wb_rate                  0.0319 # writeback rate (i.e., wrbks/ref)
dl2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             112017196 # total number of accesses
itlb.hits                 112013293 # total number of hits
itlb.misses                    3903 # total number of misses
itlb.replacements              3841 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              38466230 # total number of accesses
dtlb.hits                  38345836 # total number of hits
dtlb.misses                  120394 # total number of misses
dtlb.replacements            120266 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0031 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0031 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           57852715.9513 # total power usage of rename unit
bpred_power            282478805.5719 # total power usage of bpred unit
window_power           1379694846.4052 # total power usage of instruction window
lsq_power              231207135.6074 # total power usage of load/store queue
regfile_power          302458002.4217 # total power usage of arch. regfile
icache_power           256747411.6093 # total power usage of icache
dcache_power           545122540.1222 # total power usage of dcache
dcache2_power          262708883.0467 # total power usage of dcache2
alu_power              1603626263.7612 # total power usage of alu
falu_power             1209083292.6764 # total power usage of falu
resultbus_power        763065905.2955 # total power usage of resultbus
clock_power            2653529943.6831 # total power usage of clock
avg_rename_power             0.6833 # avg power usage of rename unit
avg_bpred_power              3.3365 # avg power usage of bpred unit
avg_window_power            16.2962 # avg power usage of instruction window
avg_lsq_power                2.7309 # avg power usage of lsq
avg_regfile_power            3.5725 # avg power usage of arch. regfile
avg_icache_power             3.0326 # avg power usage of icache
avg_dcache_power             6.4387 # avg power usage of dcache
avg_dcache2_power            3.1030 # avg power usage of dcache2
avg_alu_power               18.9412 # avg power usage of alu
avg_falu_power              14.2810 # avg power usage of falu
avg_resultbus_power          9.0129 # avg power usage of resultbus
avg_clock_power             31.3421 # avg power usage of clock
fetch_stage_power      539226217.1812 # total power usage of fetch stage
dispatch_stage_power   57852715.9513 # total power usage of dispatch stage
issue_stage_power      4785425574.2381 # total power usage of issue stage
avg_fetch_power              6.3691 # average power of fetch unit per cycle
avg_dispatch_power           0.6833 # average power of dispatch unit per cycle
avg_issue_power             56.5229 # average power of issue unit per cycle
total_power            8338492453.4753 # total power per cycle
avg_total_power_cycle       98.4898 # average total power per cycle
avg_total_power_cycle_nofp_nod2      81.1058 # average total power per cycle
avg_total_power_insn        83.3849 # average total power per insn
avg_total_power_insn_nofp_nod2      68.6670 # average total power per insn
rename_power_cc1       22366472.7520 # total power usage of rename unit_cc1
bpred_power_cc1              0.0000 # total power usage of bpred unit_cc1
window_power_cc1       667117274.5556 # total power usage of instruction window_cc1
lsq_power_cc1          28256016.9461 # total power usage of lsq_cc1
regfile_power_cc1      113956743.4219 # total power usage of arch. regfile_cc1
icache_power_cc1       99964259.2227 # total power usage of icache_cc1
dcache_power_cc1       164553130.0700 # total power usage of dcache_cc1
dcache2_power_cc1      2797262.1916 # total power usage of dcache2_cc1
alu_power_cc1          175034592.4026 # total power usage of alu_cc1
resultbus_power_cc1    326060130.1768 # total power usage of resultbus_cc1
clock_power_cc1        784211615.4933 # total power usage of clock_cc1
avg_rename_power_cc1         0.2642 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          0.0000 # avg power usage of bpred unit_cc1
avg_window_power_cc1         7.8796 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.3337 # avg power usage of lsq_cc1
avg_regfile_power_cc1        1.3460 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         1.1807 # avg power usage of icache_cc1
avg_dcache_power_cc1         1.9436 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0330 # avg power usage of dcache2_cc1
avg_alu_power_cc1            2.0674 # avg power usage of alu_cc1
avg_resultbus_power_cc1       3.8512 # avg power usage of resultbus_cc1
avg_clock_power_cc1          9.2627 # avg power usage of clock_cc1
fetch_stage_power_cc1  99964259.2227 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 22366472.7520 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  1363818406.3427 # total power usage of issue stage_cc1
avg_fetch_power_cc1          1.1807 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.2642 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         16.1087 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  2384317497.2324 # total power per cycle_cc1
avg_total_power_cycle_cc1      28.1623 # average total power per cycle_cc1
avg_total_power_insn_cc1      23.8432 # average total power per insn_cc1
rename_power_cc2       17083133.3687 # total power usage of rename unit_cc2
bpred_power_cc2              0.0000 # total power usage of bpred unit_cc2
window_power_cc2       580807071.7092 # total power usage of instruction window_cc2
lsq_power_cc2          19386047.2158 # total power usage of lsq_cc2
regfile_power_cc2      34904056.1955 # total power usage of arch. regfile_cc2
icache_power_cc2       99964259.2227 # total power usage of icache_cc2
dcache_power_cc2       123024923.3471 # total power usage of dcache_cc2
dcache2_power_cc2      1515844.4919 # total power usage of dcache2_cc2
alu_power_cc2          116632079.9559 # total power usage of alu_cc2
resultbus_power_cc2    228818272.5176 # total power usage of resultbus_cc2
clock_power_cc2        599803883.1328 # total power usage of clock_cc2
avg_rename_power_cc2         0.2018 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.0000 # avg power usage of bpred unit_cc2
avg_window_power_cc2         6.8602 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.2290 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.4123 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         1.1807 # avg power usage of icache_cc2
avg_dcache_power_cc2         1.4531 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0179 # avg power usage of dcache2_cc2
avg_alu_power_cc2            1.3776 # avg power usage of alu_cc2
avg_resultbus_power_cc2       2.7027 # avg power usage of resultbus_cc2
avg_clock_power_cc2          7.0846 # avg power usage of clock_cc2
fetch_stage_power_cc2  99964259.2227 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 17083133.3687 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  1070184239.2375 # total power usage of issue stage_cc2
avg_fetch_power_cc2          1.1807 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.2018 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2         12.6404 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  1821939571.1571 # total power per cycle_cc2
avg_total_power_cycle_cc2      21.5198 # average total power per cycle_cc2
avg_total_power_insn_cc2      18.2194 # average total power per insn_cc2
rename_power_cc3       20631757.6890 # total power usage of rename unit_cc3
bpred_power_cc3        28247880.5926 # total power usage of bpred unit_cc3
window_power_cc3       653680816.1684 # total power usage of instruction window_cc3
lsq_power_cc3          39628406.5261 # total power usage of lsq_cc3
regfile_power_cc3      52436579.3222 # total power usage of arch. regfile_cc3
icache_power_cc3       115642574.3720 # total power usage of icache_cc3
dcache_power_cc3       161450878.8976 # total power usage of dcache_cc3
dcache2_power_cc3      27507561.3560 # total power usage of dcache2_cc3
alu_power_cc3          259491246.4004 # total power usage of alu_cc3
resultbus_power_cc3    270366221.1154 # total power usage of resultbus_cc3
clock_power_cc3        785991334.0828 # total power usage of clock_cc3
avg_rename_power_cc3         0.2437 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.3336 # avg power usage of bpred unit_cc3
avg_window_power_cc3         7.7209 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.4681 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.6194 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         1.3659 # avg power usage of icache_cc3
avg_dcache_power_cc3         1.9070 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.3249 # avg power usage of dcache2_cc3
avg_alu_power_cc3            3.0650 # avg power usage of alu_cc3
avg_resultbus_power_cc3       3.1934 # avg power usage of resultbus_cc3
avg_clock_power_cc3          9.2837 # avg power usage of clock_cc3
fetch_stage_power_cc3  143890454.9646 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 20631757.6890 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  1412125130.4638 # total power usage of issue stage_cc3
avg_fetch_power_cc3          1.6996 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.2437 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3         16.6793 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  2415075256.5224 # total power per cycle_cc3
avg_total_power_cycle_cc3      28.5256 # average total power per cycle_cc3
avg_total_power_insn_cc3      24.1508 # average total power per insn_cc3
total_rename_access       100000001 # total number accesses of rename unit
total_bpred_access                0 # total number accesses of bpred unit
total_window_access       379637337 # total number accesses of instruction window
total_lsq_access           38718223 # total number accesses of load/store queue
total_regfile_access      131261748 # total number accesses of arch. regfile
total_icache_access       112017196 # total number accesses of icache
total_dcache_access        38214237 # total number accesses of dcache
total_dcache2_access         977026 # total number accesses of dcache2
total_alu_access           99950513 # total number accesses of alu
total_resultbus_access    108321235 # total number accesses of resultbus
avg_rename_access            1.1811 # avg number accesses of rename unit
avg_bpred_access             0.0000 # avg number accesses of bpred unit
avg_window_access            4.4841 # avg number accesses of instruction window
avg_lsq_access               0.4573 # avg number accesses of lsq
avg_regfile_access           1.5504 # avg number accesses of arch. regfile
avg_icache_access            1.3231 # avg number accesses of icache
avg_dcache_access            0.4514 # avg number accesses of dcache
avg_dcache2_access           0.0115 # avg number accesses of dcache2
avg_alu_access               1.1806 # avg number accesses of alu
avg_resultbus_access         1.2794 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  0 # max number accesses of bpred unit
max_window_access                18 # max number accesses of instruction window
max_lsq_access                    6 # max number accesses of load/store queue
max_regfile_access               12 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                6 # max number accesses of dcache2
max_alu_access                    4 # max number accesses of alu
max_resultbus_access              8 # max number accesses of resultbus
max_cycle_power_cc1         77.3782 # maximum cycle power usage of cc1
max_cycle_power_cc2         63.8463 # maximum cycle power usage of cc2
max_cycle_power_cc3         68.0242 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 819200 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 118976 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012005fd04 # program entry point (initial PC)
ld_environ_base        0x011ff961e0 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                 7673 # total number of pages allocated
mem.page_mem                 61384k # total size of memory pages allocated
mem.ptab_misses                8134 # total first level page table misses
mem.ptab_accesses         804483834 # total page table accesses
mem.ptab_miss_rate           0.0000 # first level page table miss rate

