//exhandler
load(7,1);  
load(8,2);

//interrupt7
load(23,17); 
load(24,18);

//interrupt3
load(15,9);
load(16,10);

//timerinterrupt
load(9,3);
load(10,4);


[READY_LIST + 0] = 0;
 
load(25,21);	// Load 1st page of code from disk to memory
load(26,22);	// Load 2nd page of code from disk to memory
load(27,23);	// Load 3rd page of code from disk to memory

PTBR = 1032;
PTLR = 4;

[PTBR + 0] = 25; // Physical Page Number for Logical Page 0
[PTBR + 1] = "01"; // Auxiliary Information for Logical Page 0
[PTBR + 2] = -1; // Physical Page Number for Logical Page 0
[PTBR + 3] = "00"; // Auxiliary Information for Logical Page 0
[PTBR + 4] = -1; // Physical Page Number for Logical Page 0
[PTBR + 5] = "00"; // Auxiliary Information for Logical Page 0
[PTBR + 6] = 26; // Physical Page Number for Logical Page 0
[PTBR + 7] = "01"; // Auxiliary Information for Logical Page 0

[READY_LIST + 1] = 2;

SP = 3 * 512;
[26 * 512] = 0;

[READY_LIST + 32] = 1; // Sets the entry for PID as 1

load(29,25);
alias PTBR_Process1 S0;
PTBR_Process1 = 1024 + 1 * 8;

[PTBR_Process1 + 0] = 29; // Physical Page Number for Logical Page 0
[PTBR_Process1 + 1] = "01"; // Not referenced and Valid
[PTBR_Process1 + 2] = -1; // Invalid Page Number for Logical Page 1
[PTBR_Process1 + 3] = "00"; // Not referenced and Not Valid
[PTBR_Process1 + 4] = -1; // Invalid Page Number for Logical Page 1
[PTBR_Process1 + 5] = "00"; // Not referenced and Not Valid
[PTBR_Process1 + 6] = 30; // Physical Page Number for Logical Page 3 
[PTBR_Process1 + 7] = "01"; // Not referenced and Valid

[READY_LIST + 33] = 1;	// STATE is READY
[READY_LIST + 37] = PTBR_Process1;	// PTBR 
[READY_LIST + 38] = 4;	// PTLR
[READY_LIST + 34] = 3 * 512; // Sets the entry for BP in the PCB
[READY_LIST + 35] = 3 * 512;	// Sets the entry for SP in the PCB
[READY_LIST + 36] = 0;	// Sets the entry for IP to logical address 0 in the PCB

[READY_LIST + 64] = 2; // Sets the entry for PID as 2

load(31,27);

alias PTBR_Process2 S3;
PTBR_Process2 = 1024 + 2 * 8;

[PTBR_Process2 + 0] = 31; // Physical Page Number for Logical Page 0
[PTBR_Process2 + 1] = "01"; // Not referenced and Valid
[PTBR_Process2 + 2] = -1; // Invalid Page Number for Logical Page 1
[PTBR_Process2 + 3] = "00"; // Not referenced and Not Valid
[PTBR_Process2 + 4] = -1; // Invalid Page Number for Logical Page 1
[PTBR_Process2 + 5] = "00"; // Not referenced and Not Valid
[PTBR_Process2 + 6] = 32; // Physical Page Number for Logical Page 3 
[PTBR_Process2 + 7] = "01"; // Not referenced and Valid

[READY_LIST + 33+32] = 1;	// STATE is READY
[READY_LIST + 37+32] = PTBR_Process2;	// PTBR 
[READY_LIST + 38+32] = 4;	// PTLR
[READY_LIST + 34+32] = 3 * 512; // Sets the entry for BP in the PCB
[READY_LIST + 35+32] = 3 * 512;	// Sets the entry for SP in the PCB
[READY_LIST + 36+32] = 0;	// Sets the entry for IP to logical address 0 in the PCB

ireturn;
