{"vcs1":{"timestamp_begin":1681418968.421612105, "rt":1.01, "ut":0.22, "st":0.13}}
{"vcselab":{"timestamp_begin":1681418969.470169740, "rt":1.27, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681418970.768481375, "rt":0.77, "ut":0.07, "st":0.32}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681418968.129152592}
{"VCS_COMP_START_TIME": 1681418968.129152592}
{"VCS_COMP_END_TIME": 1681418972.519647187}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 239064}}
