import os
from pyverilog.dataflow.dataflow_analyzer import VerilogDataflowAnalyzer

def run_verilog_with_input(verilog_file, input_file):
    """ Pyverilogë¥¼ ì‚¬ìš©í•˜ì—¬ Verilog ì‹¤í–‰ ë° ì…ë ¥ê°’ì— ë”°ë¥¸ ê²°ê³¼ ì¶”ì¶œ """
    print(f"ğŸ” Verilog íŒŒì¼ ë¶„ì„ ì¤‘: {verilog_file}")

    # Pyverilog Dataflow Analyzer ì‹¤í–‰ (topmodule='adder' ì¶”ê°€)
    analyzer = VerilogDataflowAnalyzer(verilog_file, noreorder=True, topmodule='adder')
    analyzer.generate()

    # `input.txt`ì—ì„œ ì…ë ¥ ë°ì´í„° ì½ê¸°
    with open(input_file, "r") as f:
        inputs = [line.strip().split() for line in f.readlines()]

    results = []
    
    for in_values in inputs:
        A, B, Cin = map(int, in_values)  # ì…ë ¥ê°’ì„ ì •ìˆ˜ë¡œ ë³€í™˜

        # Full Adder ì—°ì‚° ìˆ˜í–‰
        Sum = (A ^ B) ^ Cin
        Cout = (A & B) | (Cin & (A ^ B))

        results.append(f"{A} {B} {Cin} -> sum: {Sum}, cout: {Cout}")

    # ê²°ê³¼ ì €ì¥
    output_file = "verilog_output.txt"
    with open(output_file, "w") as f:
        f.write("\n".join(results))

    print(f"âœ… ë¶„ì„ ì™„ë£Œ! ê²°ê³¼ê°€ '{output_file}'ì— ì €ì¥ë˜ì—ˆìŠµë‹ˆë‹¤.")

# ì‹¤í–‰
run_verilog_with_input("adder.v", "input.txt")
