

================================================================
== Synthesis Summary Report of 'lab4_z2'
================================================================
+ General Information: 
    * Date:           Sun Oct 22 02:36:19 2023
    * Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
    * Project:        lab4_z2
    * Solution:       sol2 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xa7a12t-csg325-1Q
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |  Modules  | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |          |          |     |
    |  & Loops  | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |    FF    |    LUT   | URAM|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+----------+-----+
    |+ lab4_z2  |     -|  0.53|      163|  1.630e+03|         -|      164|     -|        no|     -|  4 (10%)|  297 (1%)|  268 (3%)|    -|
    | o Loop1   |     -|  9.00|       64|    640.000|         4|        -|    16|        no|     -|        -|         -|         -|    -|
    | o Loop2   |     -|  9.00|       64|    640.000|         4|        -|    16|        no|     -|        -|         -|         -|    -|
    | o Loop3   |     -|  9.00|       32|    320.000|         2|        -|    16|        no|     -|        -|         -|         -|    -|
    +-----------+------+------+---------+-----------+----------+---------+------+----------+------+---------+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| data_in_address0   | 4        |
| data_in_q0         | 32       |
| data_out1_address0 | 4        |
| data_out1_d0       | 32       |
| data_out2_address0 | 4        |
| data_out2_d0       | 32       |
+--------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| scale     | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------+
| Argument  | Direction | Datatype |
+-----------+-----------+----------+
| data_in   | in        | int*     |
| scale     | in        | int      |
| data_out1 | out       | int*     |
| data_out2 | out       | int*     |
+-----------+-----------+----------+

* SW-to-HW Mapping
+-----------+--------------------+---------+----------+
| Argument  | HW Interface       | HW Type | HW Usage |
+-----------+--------------------+---------+----------+
| data_in   | data_in_address0   | port    | offset   |
| data_in   | data_in_ce0        | port    |          |
| data_in   | data_in_q0         | port    |          |
| scale     | scale              | port    |          |
| data_out1 | data_out1_address0 | port    | offset   |
| data_out1 | data_out1_ce0      | port    |          |
| data_out1 | data_out1_we0      | port    |          |
| data_out1 | data_out1_d0       | port    |          |
| data_out2 | data_out2_address0 | port    | offset   |
| data_out2 | data_out2_ce0      | port    |          |
| data_out2 | data_out2_we0      | port    |          |
| data_out2 | data_out2_d0       | port    |          |
+-----------+--------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable | Op  | Impl   | Latency |
+-------------------------+-----+--------+----------+-----+--------+---------+
| + lab4_z2               | 4   |        |          |     |        |         |
|   add_ln5_fu_178_p2     | -   |        | add_ln5  | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1 | 3   |        | res      | mul | auto   | 0       |
|   add_ln11_fu_212_p2    | -   |        | add_ln11 | add | fabric | 0       |
|   mul_32s_6ns_32_1_1_U2 | 1   |        | mul_ln13 | mul | auto   | 0       |
|   add_ln15_fu_247_p2    | -   |        | add_ln15 | add | fabric | 0       |
|   data_out2_d0          | -   |        | add_ln17 | add | fabric | 0       |
+-------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------+------+------+--------+----------+---------+------+---------+
| Name       | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+------------+------+------+--------+----------+---------+------+---------+
| + lab4_z2  | 0    | 0    |        |          |         |      |         |
|   tempA1_U | -    | -    |        | tempA1   | ram_1p  | auto | 1       |
|   tempA2_U | -    | -    |        | tempA2   | ram_1p  | auto | 1       |
+------------+------+------+--------+----------+---------+------+---------+


================================================================
== User Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+------------------------------------+
| Type     | Options | Location                           |
+----------+---------+------------------------------------+
| pipeline | off     | ./source/lab4_z2.cpp:6 in lab4_z2  |
| pipeline | off     | ./source/lab4_z2.cpp:12 in lab4_z2 |
| pipeline | off     | ./source/lab4_z2.cpp:16 in lab4_z2 |
+----------+---------+------------------------------------+


