<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Standard for Scalable Coherent Interface (SCI)</title>
  <title type="main" format="text/plain">IEEE Standard for Scalable Coherent Interface (SCI)</title>
  <uri type="src">https://ieeexplore.ieee.org/document/6182605</uri>
  <docidentifier type="IEEE">IEEE Std 1596-1992 (Adopted by ISO/IEC and redesignated as ISO/IEC 13961:2000)</docidentifier>
  <docidentifier type="ISBN">978-0-7381-1206-0</docidentifier>
  <docidentifier type="DOI">10.1109/IEEESTD.2012.6182605</docidentifier>
  <docnumber>1596-1992</docnumber>
  <date type="updated">
    <on>2012-04-27</on>
  </date>
  <date type="created">
    <on>2012</on>
  </date>
  <date type="issued">
    <on>1992-03-19</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
      <address>
        <city/>
        <country>USA</country>
      </address>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The scalable coherent interface (SCI) provides computer-bus-like services but, instead of a bus, uses a collection of fast point-to-point unidirectional links to provide the far higher through- put needed for high-performance multiprocessor systems. SCI supports distributed, shared memory with optional cache coherence for tightly coupled systems, and message-passing for loosely coupled systems. Initial SCI links are defined at 1 Gbyte/s (16-bit parallel) and 1 Gb/s (serial). For applications requiring modular packaging, an interchangeable module is specified along with connector and power. The packets and protocols that implement transactions are defined and their formal specification is provided in the form of computer programs. In addition to the usual read-and-write transactions, SCI supports efficient multiprocessor lock transactions. The distributed cache-coherence protocols are efficient and can recover from an arbitrary number of transmission failures. SCI protocols ensure forward progress despite multiprocessor conflicts (no deadlocks or starvation).</abstract>
  <abstract format="text/plain" language="en" script="Latn">The scalable coherent interface (SCI) provides computer-bus-like services but, instead of a bus, uses a collection of fast point-to-point unidirectional links to provide the far higher throughput needed for high-performance multiprocessor systems. SCI supports distributed, shared memory with optional cache coherence for tightly coupled systems, and message-passing for loosely coupled systems. Initial SCI links are defined at 1 Gbyte/s (16-bit parallel) and 1 Gb/s (serial). For applications requiring modular packaging, an interchangeable module is specified along with connector and power. The packets and protocols that implement transactions are defined and their formal specification is provided in the form of computer programs. In addition to the usual read-and-write transactions, SCI supports efficient multiprocessor lock transactions. The distributed cache-coherence protocols are efficient and can recover from an arbitrary number of transmission failures. SCI protocols ensure forward progress despite multiprocessor conflicts (no deadlocks or starvation).</abstract>
  <copyright>
    <from>1992</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <keyword>IEEE standards</keyword>
  <keyword>Optical fiber communication</keyword>
  <keyword>Distributed processing</keyword>
  <keyword>System buses</keyword>
  <keyword>Cache storage</keyword>
  <keyword>Multiprocessing systems</keyword>
  <keyword>scalable</keyword>
  <keyword>coherent</keyword>
  <keyword>interface</keyword>
  <keyword>bus architecture</keyword>
  <keyword>bus standard</keyword>
  <keyword>cache coherence</keyword>
  <keyword>distributed memory</keyword>
  <keyword>fiber optic</keyword>
  <keyword>interconnect</keyword>
  <keyword>IO system</keyword>
  <keyword>link</keyword>
  <keyword>mesh</keyword>
  <keyword>multiprocessor</keyword>
  <keyword>network</keyword>
  <keyword>packet protocol</keyword>
  <keyword>ring</keyword>
  <keyword>shared memory</keyword>
  <keyword>switch</keyword>
  <keyword>transaction set</keyword>
  <keyword>Seamless distributed computer</keyword>
  <keyword>I/O system</keyword>
</bibdata>