Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Dropbox\Develop\Projects\WOLF-Lite\FPGA\tx_nco.qsys --block-symbol-file --output-directory=D:\Dropbox\Develop\Projects\WOLF-Lite\FPGA\tx_nco --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading FPGA/tx_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\Develop\Projects\WOLF-Lite\FPGA\tx_nco.qsys --synthesis=VERILOG --output-directory=D:\Dropbox\Develop\Projects\WOLF-Lite\FPGA\tx_nco\synthesis --family="Cyclone IV E" --part=EP4CE10E22C8
Progress: Loading FPGA/tx_nco.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: tx_nco: Generating tx_nco "tx_nco" for QUARTUS_SYNTH
Info: nco_ii_0: "tx_nco" instantiated altera_nco_ii "nco_ii_0"
Info: tx_nco: Done "tx_nco" with 2 modules, 18 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
