# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Syst_Info.srcs/sources_1/new/BM_I.vhd" \
"../../../../Syst_Info.srcs/sim_1/new/BM_I_test.vhd" \

# Do not sort compile order
nosort
