$date
	Sat Oct 22 18:57:30 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583957
b11101 !
1"
#583958
b11101 &
b11101 %
1$
#583959
0"
#583962
b1011000 &
b1011000 %
#583966
b101100 &
b101100 %
#583970
b10110 &
b10110 %
#583974
b1011 &
b1011 %
#583978
b100010 &
b100010 %
#583982
b10001 &
b10001 %
#583986
b110100 &
b110100 %
#583990
b11010 &
b11010 %
#583994
b1101 &
b1101 %
#583998
b101000 &
b101000 %
#584002
b10100 &
b10100 %
#584006
b1010 &
b1010 %
#584010
b101 &
b101 %
#584014
b10000 &
b10000 %
#584018
b1000 &
b1000 %
#584022
b100 &
b100 %
#584026
b10 &
b10 %
#584030
b1 &
1#
b1 %
#584034
b0 &
b0 %
0#
0$
#1604416
b101 !
1"
#1604418
b101 &
b101 %
1$
#1604419
0"
#1604422
b10000 &
b10000 %
#1604426
b1000 &
b1000 %
#1604430
b100 &
b100 %
#1604434
b10 &
b10 %
#1604438
b1 &
1#
b1 %
#1604442
b0 &
b0 %
0#
0$
#2648986
b10101 &
b10101 %
1$
b10101 !
1"
#2648987
0"
#2648990
b1000000 &
b1000000 %
#2648994
b100000 &
b100000 %
#2648998
b10000 &
b10000 %
#2649002
b1000 &
b1000 %
#2649006
b100 &
b100 %
#2649010
b10 &
b10 %
#2649014
b1 &
1#
b1 %
#2649018
b0 &
b0 %
0#
0$
#4500012
