
OLED_SPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002ed4  00000000  00000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000108  20000000  00002ed4  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000008e8  20000108  00002fdc  00010108  2**2
                  ALLOC
  3 .stack        00002000  200009f0  000038c4  00010108  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00010108  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010130  2**0
                  CONTENTS, READONLY
  6 .debug_info   0002329c  00000000  00000000  0001018b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000038fe  00000000  00000000  00033427  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00009555  00000000  00000000  00036d25  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000620  00000000  00000000  0004027a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000009e0  00000000  00000000  0004089a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001aad9  00000000  00000000  0004127a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000118b2  00000000  00000000  0005bd53  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00086b22  00000000  00000000  0006d605  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000f1c  00000000  00000000  000f4128  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	200029f0 	.word	0x200029f0
       4:	00001ebd 	.word	0x00001ebd
       8:	00001eb9 	.word	0x00001eb9
       c:	00001eb9 	.word	0x00001eb9
	...
      2c:	00001eb9 	.word	0x00001eb9
	...
      38:	00001eb9 	.word	0x00001eb9
      3c:	00001eb9 	.word	0x00001eb9
      40:	00001eb9 	.word	0x00001eb9
      44:	00001eb9 	.word	0x00001eb9
      48:	00001eb9 	.word	0x00001eb9
      4c:	00001eb9 	.word	0x00001eb9
      50:	00001eb9 	.word	0x00001eb9
      54:	00001eb9 	.word	0x00001eb9
      58:	00001eb9 	.word	0x00001eb9
      5c:	00001eb9 	.word	0x00001eb9
      60:	00001eb9 	.word	0x00001eb9
      64:	00001795 	.word	0x00001795
      68:	000017a5 	.word	0x000017a5
      6c:	000017b5 	.word	0x000017b5
      70:	000017c5 	.word	0x000017c5
      74:	00001eb9 	.word	0x00001eb9
      78:	00001eb9 	.word	0x00001eb9
      7c:	00001eb9 	.word	0x00001eb9
      80:	00001eb9 	.word	0x00001eb9
      84:	00001eb9 	.word	0x00001eb9
      88:	000004c5 	.word	0x000004c5
      8c:	000004d5 	.word	0x000004d5
      90:	000004e5 	.word	0x000004e5
      94:	00001eb9 	.word	0x00001eb9
      98:	00001eb9 	.word	0x00001eb9
      9c:	00001eb9 	.word	0x00001eb9
      a0:	00001eb9 	.word	0x00001eb9
      a4:	00001eb9 	.word	0x00001eb9
      a8:	00001eb9 	.word	0x00001eb9
      ac:	00001eb9 	.word	0x00001eb9

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000108 	.word	0x20000108
      d0:	00000000 	.word	0x00000000
      d4:	00002ed4 	.word	0x00002ed4

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00002ed4 	.word	0x00002ed4
     104:	2000010c 	.word	0x2000010c
     108:	00002ed4 	.word	0x00002ed4
     10c:	00000000 	.word	0x00000000

00000110 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
     110:	b5f0      	push	{r4, r5, r6, r7, lr}
     112:	b083      	sub	sp, #12
     114:	466f      	mov	r7, sp
     116:	71f8      	strb	r0, [r7, #7]
     118:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     11a:	4c0b      	ldr	r4, [pc, #44]	; (148 <ssd1306_write_command+0x38>)
     11c:	4e0b      	ldr	r6, [pc, #44]	; (14c <ssd1306_write_command+0x3c>)
     11e:	1c20      	adds	r0, r4, #0
     120:	1c31      	adds	r1, r6, #0
     122:	2201      	movs	r2, #1
     124:	4d0a      	ldr	r5, [pc, #40]	; (150 <ssd1306_write_command+0x40>)
     126:	47a8      	blx	r5

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     128:	2280      	movs	r2, #128	; 0x80
     12a:	03d2      	lsls	r2, r2, #15
     12c:	4b09      	ldr	r3, [pc, #36]	; (154 <ssd1306_write_command+0x44>)
     12e:	615a      	str	r2, [r3, #20]
	port_pin_set_output_level(SSD1306_DC_PIN, false);
	spi_write_buffer_wait(&ssd1306_master, &command, 1);
     130:	1c20      	adds	r0, r4, #0
     132:	1c39      	adds	r1, r7, #0
     134:	2201      	movs	r2, #1
     136:	4b08      	ldr	r3, [pc, #32]	; (158 <ssd1306_write_command+0x48>)
     138:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     13a:	1c20      	adds	r0, r4, #0
     13c:	1c31      	adds	r1, r6, #0
     13e:	2200      	movs	r2, #0
     140:	47a8      	blx	r5
}
     142:	b003      	add	sp, #12
     144:	bdf0      	pop	{r4, r5, r6, r7, pc}
     146:	46c0      	nop			; (mov r8, r8)
     148:	20000164 	.word	0x20000164
     14c:	200009a0 	.word	0x200009a0
     150:	0000123d 	.word	0x0000123d
     154:	41004400 	.word	0x41004400
     158:	00001329 	.word	0x00001329

0000015c <ssd1306_init>:

	ssd1306_display_on();
}*/

void ssd1306_init(void)
{
     15c:	b5f0      	push	{r4, r5, r6, r7, lr}
     15e:	b091      	sub	sp, #68	; 0x44
	// Initialize delay routine
	delay_init();
     160:	4b64      	ldr	r3, [pc, #400]	; (2f4 <ssd1306_init+0x198>)
     162:	4798      	blx	r3
 *
 * This functions will reset the OLED controller by setting the reset pin low.
 */
static inline void ssd1306_hard_reset(void)
{
	uint32_t delay_10us = 10 * (system_gclk_gen_get_hz(0)/1000000);
     164:	2000      	movs	r0, #0
     166:	4b64      	ldr	r3, [pc, #400]	; (2f8 <ssd1306_init+0x19c>)
     168:	4798      	blx	r3
     16a:	4964      	ldr	r1, [pc, #400]	; (2fc <ssd1306_init+0x1a0>)
     16c:	4b64      	ldr	r3, [pc, #400]	; (300 <ssd1306_init+0x1a4>)
     16e:	4798      	blx	r3
     170:	0083      	lsls	r3, r0, #2
     172:	1818      	adds	r0, r3, r0
     174:	0040      	lsls	r0, r0, #1
     176:	2280      	movs	r2, #128	; 0x80
     178:	0412      	lsls	r2, r2, #16
     17a:	4b62      	ldr	r3, [pc, #392]	; (304 <ssd1306_init+0x1a8>)
     17c:	615a      	str	r2, [r3, #20]
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     17e:	2800      	cmp	r0, #0
     180:	d100      	bne.n	184 <ssd1306_init+0x28>
     182:	e0a3      	b.n	2cc <ssd1306_init+0x170>
		SysTick->LOAD = n;
     184:	4b60      	ldr	r3, [pc, #384]	; (308 <ssd1306_init+0x1ac>)
     186:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     188:	2200      	movs	r2, #0
     18a:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18c:	1c19      	adds	r1, r3, #0
     18e:	2280      	movs	r2, #128	; 0x80
     190:	0252      	lsls	r2, r2, #9
     192:	680b      	ldr	r3, [r1, #0]
     194:	4213      	tst	r3, r2
     196:	d0fc      	beq.n	192 <ssd1306_init+0x36>
     198:	e09d      	b.n	2d6 <ssd1306_init+0x17a>
     19a:	680b      	ldr	r3, [r1, #0]
     19c:	4213      	tst	r3, r2
     19e:	d0fc      	beq.n	19a <ssd1306_init+0x3e>
		struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     1a0:	4c5a      	ldr	r4, [pc, #360]	; (30c <ssd1306_init+0x1b0>)
     1a2:	2318      	movs	r3, #24
     1a4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     1a6:	2300      	movs	r3, #0
     1a8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     1aa:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1ac:	a902      	add	r1, sp, #8
     1ae:	2201      	movs	r2, #1
     1b0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     1b2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     1b4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     1b6:	2018      	movs	r0, #24
     1b8:	4b55      	ldr	r3, [pc, #340]	; (310 <ssd1306_init+0x1b4>)
     1ba:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     1bc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1be:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     1c0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     1c2:	2900      	cmp	r1, #0
     1c4:	d103      	bne.n	1ce <ssd1306_init+0x72>
		return &(ports[port_index]->Group[group_index]);
     1c6:	095a      	lsrs	r2, r3, #5
     1c8:	01d2      	lsls	r2, r2, #7
     1ca:	494e      	ldr	r1, [pc, #312]	; (304 <ssd1306_init+0x1a8>)
     1cc:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     1ce:	271f      	movs	r7, #31
     1d0:	403b      	ands	r3, r7
     1d2:	2401      	movs	r4, #1
     1d4:	1c21      	adds	r1, r4, #0
     1d6:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1d8:	6191      	str	r1, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     1da:	aa02      	add	r2, sp, #8
     1dc:	7014      	strb	r4, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     1de:	2300      	movs	r3, #0
     1e0:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     1e2:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     1e4:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     1e6:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     1e8:	7494      	strb	r4, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     1ea:	74d4      	strb	r4, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     1ec:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     1ee:	2124      	movs	r1, #36	; 0x24
     1f0:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     1f2:	9309      	str	r3, [sp, #36]	; 0x24
     1f4:	930a      	str	r3, [sp, #40]	; 0x28
	slave_config.ss_pin = SSD1306_CS_PIN;
	spi_attach_slave(&ssd1306_slave, &slave_config);

	spi_get_config_defaults(&config);

	config.mux_setting = SSD1306_SPI_PINMUX_SETTING;
     1f6:	2380      	movs	r3, #128	; 0x80
     1f8:	025b      	lsls	r3, r3, #9
     1fa:	60d3      	str	r3, [r2, #12]
	config.pinmux_pad0 = SSD1306_SPI_PINMUX_PAD0;
     1fc:	4b45      	ldr	r3, [pc, #276]	; (314 <ssd1306_init+0x1b8>)
     1fe:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = SSD1306_SPI_PINMUX_PAD1;
     200:	4b45      	ldr	r3, [pc, #276]	; (318 <ssd1306_init+0x1bc>)
     202:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = SSD1306_SPI_PINMUX_PAD2;
     204:	4b45      	ldr	r3, [pc, #276]	; (31c <ssd1306_init+0x1c0>)
     206:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = SSD1306_SPI_PINMUX_PAD3;
     208:	4b45      	ldr	r3, [pc, #276]	; (320 <ssd1306_init+0x1c4>)
     20a:	6353      	str	r3, [r2, #52]	; 0x34
	config.mode_specific.master.baudrate = SSD1306_CLOCK_SPEED;
     20c:	4b3b      	ldr	r3, [pc, #236]	; (2fc <ssd1306_init+0x1a0>)
     20e:	6193      	str	r3, [r2, #24]

	spi_init(&ssd1306_master, SSD1306_SPI, &config);
     210:	4e44      	ldr	r6, [pc, #272]	; (324 <ssd1306_init+0x1c8>)
     212:	1c30      	adds	r0, r6, #0
     214:	4944      	ldr	r1, [pc, #272]	; (328 <ssd1306_init+0x1cc>)
     216:	4b45      	ldr	r3, [pc, #276]	; (32c <ssd1306_init+0x1d0>)
     218:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     21a:	6835      	ldr	r5, [r6, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     21c:	1c28      	adds	r0, r5, #0
     21e:	4b44      	ldr	r3, [pc, #272]	; (330 <ssd1306_init+0x1d4>)
     220:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     222:	4007      	ands	r7, r0
     224:	40bc      	lsls	r4, r7
     226:	4b43      	ldr	r3, [pc, #268]	; (334 <ssd1306_init+0x1d8>)
     228:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     22a:	6832      	ldr	r2, [r6, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     22c:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     22e:	2b00      	cmp	r3, #0
     230:	d1fc      	bne.n	22c <ssd1306_init+0xd0>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     232:	682a      	ldr	r2, [r5, #0]
     234:	2302      	movs	r3, #2
     236:	4313      	orrs	r3, r2
     238:	602b      	str	r3, [r5, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     23a:	ac01      	add	r4, sp, #4
     23c:	2301      	movs	r3, #1
     23e:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
     240:	2200      	movs	r2, #0
     242:	70a2      	strb	r2, [r4, #2]
	spi_enable(&ssd1306_master);

	struct port_config pin;
	port_get_config_defaults(&pin);
	pin.direction = PORT_PIN_DIR_OUTPUT;
     244:	7023      	strb	r3, [r4, #0]

	port_pin_set_config(SSD1306_DC_PIN, &pin);
     246:	2016      	movs	r0, #22
     248:	1c21      	adds	r1, r4, #0
     24a:	4d31      	ldr	r5, [pc, #196]	; (310 <ssd1306_init+0x1b4>)
     24c:	47a8      	blx	r5
	port_pin_set_config(SSD1306_RES_PIN, &pin);
     24e:	2017      	movs	r0, #23
     250:	1c21      	adds	r1, r4, #0
     252:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     254:	2280      	movs	r2, #128	; 0x80
     256:	0412      	lsls	r2, r2, #16
     258:	4b2a      	ldr	r3, [pc, #168]	; (304 <ssd1306_init+0x1a8>)
     25a:	619a      	str	r2, [r3, #24]

	// Set the reset pin to the default state
	port_pin_set_output_level(SSD1306_RES_PIN, true);
	
	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
     25c:	20d5      	movs	r0, #213	; 0xd5
     25e:	4c36      	ldr	r4, [pc, #216]	; (338 <ssd1306_init+0x1dc>)
     260:	47a0      	blx	r4
	ssd1306_write_command(0x80);
     262:	2080      	movs	r0, #128	; 0x80
     264:	47a0      	blx	r4

	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
     266:	20a8      	movs	r0, #168	; 0xa8
     268:	47a0      	blx	r4
	ssd1306_write_command(0x3F);
     26a:	203f      	movs	r0, #63	; 0x3f
     26c:	47a0      	blx	r4

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
     26e:	20d3      	movs	r0, #211	; 0xd3
     270:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     272:	2000      	movs	r0, #0
     274:	47a0      	blx	r4

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
     276:	2040      	movs	r0, #64	; 0x40
     278:	47a0      	blx	r4
	
	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
     27a:	208d      	movs	r0, #141	; 0x8d
     27c:	47a0      	blx	r4
	ssd1306_write_command(0x14);
     27e:	2014      	movs	r0, #20
     280:	47a0      	blx	r4

	// Set Column Address 0 Mapped to SEG0
	//ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
	
	
	ssd1306_write_command(SSD1306_CMD_SET_MEMORY_ADDRESSING_MODE);
     282:	2020      	movs	r0, #32
     284:	47a0      	blx	r4
	ssd1306_write_command(0x00);
     286:	2000      	movs	r0, #0
     288:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL0_SEG0 | 0x01);
     28a:	20a1      	movs	r0, #161	; 0xa1
     28c:	47a0      	blx	r4
	
	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
     28e:	20c8      	movs	r0, #200	; 0xc8
     290:	47a0      	blx	r4

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
     292:	20da      	movs	r0, #218	; 0xda
     294:	47a0      	blx	r4
	ssd1306_write_command(0x12); //Annars kastas linjerna om fel, kolla upp varför
     296:	2012      	movs	r0, #18
     298:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
     29a:	2081      	movs	r0, #129	; 0x81
     29c:	47a0      	blx	r4
	ssd1306_write_command(contrast);
     29e:	20ff      	movs	r0, #255	; 0xff
     2a0:	47a0      	blx	r4

	ssd1306_set_contrast(0xFF);

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
     2a2:	20a4      	movs	r0, #164	; 0xa4
     2a4:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
     2a6:	20a6      	movs	r0, #166	; 0xa6
     2a8:	47a0      	blx	r4

	ssd1306_display_invert_disable();

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
     2aa:	20db      	movs	r0, #219	; 0xdb
     2ac:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
     2ae:	2040      	movs	r0, #64	; 0x40
     2b0:	47a0      	blx	r4

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
     2b2:	20d9      	movs	r0, #217	; 0xd9
     2b4:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
     2b6:	20f1      	movs	r0, #241	; 0xf1
     2b8:	47a0      	blx	r4
	
	//Clear display buffer:
	memset(&ssd1306_buffer[0], 0, sizeof(ssd1306_buffer));
     2ba:	4820      	ldr	r0, [pc, #128]	; (33c <ssd1306_init+0x1e0>)
     2bc:	2100      	movs	r1, #0
     2be:	2280      	movs	r2, #128	; 0x80
     2c0:	00d2      	lsls	r2, r2, #3
     2c2:	4b1f      	ldr	r3, [pc, #124]	; (340 <ssd1306_init+0x1e4>)
     2c4:	4798      	blx	r3
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
     2c6:	20af      	movs	r0, #175	; 0xaf
     2c8:	47a0      	blx	r4
     2ca:	e010      	b.n	2ee <ssd1306_init+0x192>
     2cc:	2280      	movs	r2, #128	; 0x80
     2ce:	0412      	lsls	r2, r2, #16
     2d0:	4b0c      	ldr	r3, [pc, #48]	; (304 <ssd1306_init+0x1a8>)
     2d2:	619a      	str	r2, [r3, #24]
     2d4:	e764      	b.n	1a0 <ssd1306_init+0x44>
     2d6:	2280      	movs	r2, #128	; 0x80
     2d8:	0412      	lsls	r2, r2, #16
     2da:	4b0a      	ldr	r3, [pc, #40]	; (304 <ssd1306_init+0x1a8>)
     2dc:	619a      	str	r2, [r3, #24]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     2de:	4b0a      	ldr	r3, [pc, #40]	; (308 <ssd1306_init+0x1ac>)
     2e0:	6058      	str	r0, [r3, #4]
		SysTick->VAL = 0;
     2e2:	2200      	movs	r2, #0
     2e4:	609a      	str	r2, [r3, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     2e6:	1c19      	adds	r1, r3, #0
     2e8:	2280      	movs	r2, #128	; 0x80
     2ea:	0252      	lsls	r2, r2, #9
     2ec:	e755      	b.n	19a <ssd1306_init+0x3e>

	ssd1306_display_on();
}
     2ee:	b011      	add	sp, #68	; 0x44
     2f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	000017d5 	.word	0x000017d5
     2f8:	00001c71 	.word	0x00001c71
     2fc:	000f4240 	.word	0x000f4240
     300:	000020a5 	.word	0x000020a5
     304:	41004400 	.word	0x41004400
     308:	e000e010 	.word	0xe000e010
     30c:	200009a0 	.word	0x200009a0
     310:	00001811 	.word	0x00001811
     314:	00100002 	.word	0x00100002
     318:	00110002 	.word	0x00110002
     31c:	00120002 	.word	0x00120002
     320:	00130002 	.word	0x00130002
     324:	20000164 	.word	0x20000164
     328:	42000c00 	.word	0x42000c00
     32c:	00001025 	.word	0x00001025
     330:	00001769 	.word	0x00001769
     334:	e000e100 	.word	0xe000e100
     338:	00000111 	.word	0x00000111
     33c:	200001a0 	.word	0x200001a0
     340:	000021a3 	.word	0x000021a3

00000344 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
     344:	b5f0      	push	{r4, r5, r6, r7, lr}
     346:	b083      	sub	sp, #12
     348:	466f      	mov	r7, sp
     34a:	71f8      	strb	r0, [r7, #7]
     34c:	3707      	adds	r7, #7
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     34e:	4c0b      	ldr	r4, [pc, #44]	; (37c <ssd1306_write_data+0x38>)
     350:	4e0b      	ldr	r6, [pc, #44]	; (380 <ssd1306_write_data+0x3c>)
     352:	1c20      	adds	r0, r4, #0
     354:	1c31      	adds	r1, r6, #0
     356:	2201      	movs	r2, #1
     358:	4d0a      	ldr	r5, [pc, #40]	; (384 <ssd1306_write_data+0x40>)
     35a:	47a8      	blx	r5
     35c:	2280      	movs	r2, #128	; 0x80
     35e:	03d2      	lsls	r2, r2, #15
     360:	4b09      	ldr	r3, [pc, #36]	; (388 <ssd1306_write_data+0x44>)
     362:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(SSD1306_DC_PIN, true);
	spi_write_buffer_wait(&ssd1306_master, &data, 1);
     364:	1c20      	adds	r0, r4, #0
     366:	1c39      	adds	r1, r7, #0
     368:	2201      	movs	r2, #1
     36a:	4b08      	ldr	r3, [pc, #32]	; (38c <ssd1306_write_data+0x48>)
     36c:	4798      	blx	r3
	spi_select_slave(&ssd1306_master, &ssd1306_slave, false);
     36e:	1c20      	adds	r0, r4, #0
     370:	1c31      	adds	r1, r6, #0
     372:	2200      	movs	r2, #0
     374:	47a8      	blx	r5
}
     376:	b003      	add	sp, #12
     378:	bdf0      	pop	{r4, r5, r6, r7, pc}
     37a:	46c0      	nop			; (mov r8, r8)
     37c:	20000164 	.word	0x20000164
     380:	200009a0 	.word	0x200009a0
     384:	0000123d 	.word	0x0000123d
     388:	41004400 	.word	0x41004400
     38c:	00001329 	.word	0x00001329

00000390 <ssd1306_write_display>:





void ssd1306_write_display() {
     390:	b570      	push	{r4, r5, r6, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     392:	480e      	ldr	r0, [pc, #56]	; (3cc <ssd1306_write_display+0x3c>)
     394:	490e      	ldr	r1, [pc, #56]	; (3d0 <ssd1306_write_display+0x40>)
     396:	2201      	movs	r2, #1
     398:	4b0e      	ldr	r3, [pc, #56]	; (3d4 <ssd1306_write_display+0x44>)
     39a:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     39c:	2021      	movs	r0, #33	; 0x21
     39e:	4c0e      	ldr	r4, [pc, #56]	; (3d8 <ssd1306_write_display+0x48>)
     3a0:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3a2:	2000      	movs	r0, #0
     3a4:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3a6:	207f      	movs	r0, #127	; 0x7f
     3a8:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3aa:	2022      	movs	r0, #34	; 0x22
     3ac:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     3ae:	2000      	movs	r0, #0
     3b0:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     3b2:	2007      	movs	r0, #7
     3b4:	47a0      	blx	r4
     3b6:	4c09      	ldr	r4, [pc, #36]	; (3dc <ssd1306_write_display+0x4c>)
     3b8:	2380      	movs	r3, #128	; 0x80
     3ba:	00db      	lsls	r3, r3, #3
     3bc:	18e6      	adds	r6, r4, r3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
     3be:	4d08      	ldr	r5, [pc, #32]	; (3e0 <ssd1306_write_display+0x50>)
     3c0:	7820      	ldrb	r0, [r4, #0]
     3c2:	47a8      	blx	r5
     3c4:	3401      	adds	r4, #1
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < GFX_MONO_LCD_FRAMEBUFFER_SIZE; i++) {
     3c6:	42b4      	cmp	r4, r6
     3c8:	d1fa      	bne.n	3c0 <ssd1306_write_display+0x30>
		//ssd1306_write_data(ssd1306_buffer[i]);
		ssd1306_write_data(gfx_framebuffer[i]);
	}
}
     3ca:	bd70      	pop	{r4, r5, r6, pc}
     3cc:	20000164 	.word	0x20000164
     3d0:	200009a0 	.word	0x200009a0
     3d4:	0000123d 	.word	0x0000123d
     3d8:	00000111 	.word	0x00000111
     3dc:	200005a0 	.word	0x200005a0
     3e0:	00000345 	.word	0x00000345

000003e4 <ssd1306_clear_display>:


void ssd1306_clear_display() {
     3e4:	b538      	push	{r3, r4, r5, lr}
	spi_select_slave(&ssd1306_master, &ssd1306_slave, true);
     3e6:	480e      	ldr	r0, [pc, #56]	; (420 <ssd1306_clear_display+0x3c>)
     3e8:	490e      	ldr	r1, [pc, #56]	; (424 <ssd1306_clear_display+0x40>)
     3ea:	2201      	movs	r2, #1
     3ec:	4b0e      	ldr	r3, [pc, #56]	; (428 <ssd1306_clear_display+0x44>)
     3ee:	4798      	blx	r3
	
	ssd1306_write_command(SSD1306_CMD_SET_COLUMN_ADDRESS);
     3f0:	2021      	movs	r0, #33	; 0x21
     3f2:	4c0e      	ldr	r4, [pc, #56]	; (42c <ssd1306_clear_display+0x48>)
     3f4:	47a0      	blx	r4
	ssd1306_write_command(0); // Column start address (0 = reset)
     3f6:	2000      	movs	r0, #0
     3f8:	47a0      	blx	r4
	ssd1306_write_command(127); // Column end address
     3fa:	207f      	movs	r0, #127	; 0x7f
     3fc:	47a0      	blx	r4
	
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
     3fe:	2022      	movs	r0, #34	; 0x22
     400:	47a0      	blx	r4
	ssd1306_write_command(0); //Page start
     402:	2000      	movs	r0, #0
     404:	47a0      	blx	r4
	ssd1306_write_command(7); //Page end
     406:	2007      	movs	r0, #7
     408:	47a0      	blx	r4
     40a:	2480      	movs	r4, #128	; 0x80
     40c:	00e4      	lsls	r4, r4, #3
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
		ssd1306_write_data(0);
     40e:	4d08      	ldr	r5, [pc, #32]	; (430 <ssd1306_clear_display+0x4c>)
     410:	2000      	movs	r0, #0
     412:	47a8      	blx	r5
     414:	3c01      	subs	r4, #1
     416:	b2a4      	uxth	r4, r4
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_ADDRESS);
	ssd1306_write_command(0); //Page start
	ssd1306_write_command(7); //Page end
	
	//TODO Write complete buffer
	for(uint16_t i = 0; i < 1024; i++) {
     418:	2c00      	cmp	r4, #0
     41a:	d1f9      	bne.n	410 <ssd1306_clear_display+0x2c>
		ssd1306_write_data(0);
	}
	
}
     41c:	bd38      	pop	{r3, r4, r5, pc}
     41e:	46c0      	nop			; (mov r8, r8)
     420:	20000164 	.word	0x20000164
     424:	200009a0 	.word	0x200009a0
     428:	0000123d 	.word	0x0000123d
     42c:	00000111 	.word	0x00000111
     430:	00000345 	.word	0x00000345

00000434 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     434:	1c93      	adds	r3, r2, #2
     436:	009b      	lsls	r3, r3, #2
     438:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     43a:	2a02      	cmp	r2, #2
     43c:	d104      	bne.n	448 <tc_register_callback+0x14>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     43e:	7e02      	ldrb	r2, [r0, #24]
     440:	2310      	movs	r3, #16
     442:	4313      	orrs	r3, r2
     444:	7603      	strb	r3, [r0, #24]
     446:	e00c      	b.n	462 <tc_register_callback+0x2e>
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     448:	2a03      	cmp	r2, #3
     44a:	d104      	bne.n	456 <tc_register_callback+0x22>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     44c:	7e02      	ldrb	r2, [r0, #24]
     44e:	2320      	movs	r3, #32
     450:	4313      	orrs	r3, r2
     452:	7603      	strb	r3, [r0, #24]
     454:	e005      	b.n	462 <tc_register_callback+0x2e>
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     456:	2301      	movs	r3, #1
     458:	4093      	lsls	r3, r2
     45a:	1c1a      	adds	r2, r3, #0
     45c:	7e03      	ldrb	r3, [r0, #24]
     45e:	431a      	orrs	r2, r3
     460:	7602      	strb	r2, [r0, #24]
	}
	return STATUS_OK;
}
     462:	2000      	movs	r0, #0
     464:	4770      	bx	lr
     466:	46c0      	nop			; (mov r8, r8)

00000468 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler.
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     468:	b538      	push	{r3, r4, r5, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     46a:	0080      	lsls	r0, r0, #2
     46c:	4b14      	ldr	r3, [pc, #80]	; (4c0 <_tc_interrupt_handler+0x58>)
     46e:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     470:	6822      	ldr	r2, [r4, #0]
     472:	7b95      	ldrb	r5, [r2, #14]
     474:	7e23      	ldrb	r3, [r4, #24]
     476:	401d      	ands	r5, r3
     478:	7e63      	ldrb	r3, [r4, #25]
     47a:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     47c:	07eb      	lsls	r3, r5, #31
     47e:	d505      	bpl.n	48c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     480:	1c20      	adds	r0, r4, #0
     482:	68a2      	ldr	r2, [r4, #8]
     484:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     486:	2301      	movs	r3, #1
     488:	6822      	ldr	r2, [r4, #0]
     48a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     48c:	07ab      	lsls	r3, r5, #30
     48e:	d505      	bpl.n	49c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
     490:	1c20      	adds	r0, r4, #0
     492:	68e2      	ldr	r2, [r4, #12]
     494:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     496:	2302      	movs	r3, #2
     498:	6822      	ldr	r2, [r4, #0]
     49a:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     49c:	06eb      	lsls	r3, r5, #27
     49e:	d505      	bpl.n	4ac <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     4a0:	1c20      	adds	r0, r4, #0
     4a2:	6922      	ldr	r2, [r4, #16]
     4a4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     4a6:	2310      	movs	r3, #16
     4a8:	6822      	ldr	r2, [r4, #0]
     4aa:	7393      	strb	r3, [r2, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     4ac:	06ab      	lsls	r3, r5, #26
     4ae:	d505      	bpl.n	4bc <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     4b0:	1c20      	adds	r0, r4, #0
     4b2:	6962      	ldr	r2, [r4, #20]
     4b4:	4790      	blx	r2
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     4b6:	6823      	ldr	r3, [r4, #0]
     4b8:	2220      	movs	r2, #32
     4ba:	739a      	strb	r2, [r3, #14]
	}
}
     4bc:	bd38      	pop	{r3, r4, r5, pc}
     4be:	46c0      	nop			; (mov r8, r8)
     4c0:	200009a4 	.word	0x200009a4

000004c4 <TC3_Handler>:
#if (SAML21E) || (SAML21G)
_TC_INTERRUPT_HANDLER(0,0)
_TC_INTERRUPT_HANDLER(1,1)
_TC_INTERRUPT_HANDLER(4,2)
#else
MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     4c4:	b508      	push	{r3, lr}
     4c6:	2000      	movs	r0, #0
     4c8:	4b01      	ldr	r3, [pc, #4]	; (4d0 <TC3_Handler+0xc>)
     4ca:	4798      	blx	r3
     4cc:	bd08      	pop	{r3, pc}
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	00000469 	.word	0x00000469

000004d4 <TC4_Handler>:
     4d4:	b508      	push	{r3, lr}
     4d6:	2001      	movs	r0, #1
     4d8:	4b01      	ldr	r3, [pc, #4]	; (4e0 <TC4_Handler+0xc>)
     4da:	4798      	blx	r3
     4dc:	bd08      	pop	{r3, pc}
     4de:	46c0      	nop			; (mov r8, r8)
     4e0:	00000469 	.word	0x00000469

000004e4 <TC5_Handler>:
     4e4:	b508      	push	{r3, lr}
     4e6:	2002      	movs	r0, #2
     4e8:	4b01      	ldr	r3, [pc, #4]	; (4f0 <TC5_Handler+0xc>)
     4ea:	4798      	blx	r3
     4ec:	bd08      	pop	{r3, pc}
     4ee:	46c0      	nop			; (mov r8, r8)
     4f0:	00000469 	.word	0x00000469

000004f4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     4f4:	b570      	push	{r4, r5, r6, lr}
     4f6:	b084      	sub	sp, #16
     4f8:	1c01      	adds	r1, r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     4fa:	ab01      	add	r3, sp, #4
     4fc:	4a0a      	ldr	r2, [pc, #40]	; (528 <_tc_get_inst_index+0x34>)
     4fe:	ca70      	ldmia	r2!, {r4, r5, r6}
     500:	c370      	stmia	r3!, {r4, r5, r6}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     502:	9b01      	ldr	r3, [sp, #4]
     504:	4283      	cmp	r3, r0
     506:	d00a      	beq.n	51e <_tc_get_inst_index+0x2a>
     508:	9c02      	ldr	r4, [sp, #8]
     50a:	4284      	cmp	r4, r0
     50c:	d005      	beq.n	51a <_tc_get_inst_index+0x26>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     50e:	2000      	movs	r0, #0
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     510:	9d03      	ldr	r5, [sp, #12]
     512:	428d      	cmp	r5, r1
     514:	d105      	bne.n	522 <_tc_get_inst_index+0x2e>
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     516:	2002      	movs	r0, #2
     518:	e002      	b.n	520 <_tc_get_inst_index+0x2c>
     51a:	2001      	movs	r0, #1
     51c:	e000      	b.n	520 <_tc_get_inst_index+0x2c>
     51e:	2000      	movs	r0, #0
		if (hw == tc_modules[i]) {
			return i;
     520:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     522:	b004      	add	sp, #16
     524:	bd70      	pop	{r4, r5, r6, pc}
     526:	46c0      	nop			; (mov r8, r8)
     528:	000021b4 	.word	0x000021b4

0000052c <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     52c:	b5f0      	push	{r4, r5, r6, r7, lr}
     52e:	464f      	mov	r7, r9
     530:	4646      	mov	r6, r8
     532:	b4c0      	push	{r6, r7}
     534:	b087      	sub	sp, #28
     536:	1c04      	adds	r4, r0, #0
     538:	1c0d      	adds	r5, r1, #0
     53a:	4690      	mov	r8, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     53c:	1c08      	adds	r0, r1, #0
     53e:	4b90      	ldr	r3, [pc, #576]	; (780 <tc_init+0x254>)
     540:	4798      	blx	r3
     542:	4681      	mov	r9, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     544:	4f8f      	ldr	r7, [pc, #572]	; (784 <tc_init+0x258>)
     546:	1c39      	adds	r1, r7, #0
     548:	310c      	adds	r1, #12
     54a:	a805      	add	r0, sp, #20
     54c:	2203      	movs	r2, #3
     54e:	4e8e      	ldr	r6, [pc, #568]	; (788 <tc_init+0x25c>)
     550:	47b0      	blx	r6
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     552:	1c39      	adds	r1, r7, #0
     554:	3110      	adds	r1, #16
     556:	a803      	add	r0, sp, #12
     558:	2206      	movs	r2, #6
     55a:	47b0      	blx	r6
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     55c:	2300      	movs	r3, #0
     55e:	60a3      	str	r3, [r4, #8]
     560:	60e3      	str	r3, [r4, #12]
     562:	6123      	str	r3, [r4, #16]
     564:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     566:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     568:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     56a:	4648      	mov	r0, r9
     56c:	0082      	lsls	r2, r0, #2
     56e:	4b87      	ldr	r3, [pc, #540]	; (78c <tc_init+0x260>)
     570:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     572:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     574:	4641      	mov	r1, r8
     576:	788b      	ldrb	r3, [r1, #2]
     578:	2b08      	cmp	r3, #8
     57a:	d104      	bne.n	586 <tc_init+0x5a>
			((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     57c:	2017      	movs	r0, #23
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     57e:	464a      	mov	r2, r9
     580:	07d2      	lsls	r2, r2, #31
     582:	d400      	bmi.n	586 <tc_init+0x5a>
     584:	e0f6      	b.n	774 <tc_init+0x248>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     586:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     588:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     58a:	2005      	movs	r0, #5
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     58c:	07d9      	lsls	r1, r3, #31
     58e:	d500      	bpl.n	592 <tc_init+0x66>
     590:	e0f0      	b.n	774 <tc_init+0x248>
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     592:	7beb      	ldrb	r3, [r5, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
     594:	201c      	movs	r0, #28
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     596:	06da      	lsls	r2, r3, #27
     598:	d500      	bpl.n	59c <tc_init+0x70>
     59a:	e0eb      	b.n	774 <tc_init+0x248>
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     59c:	882b      	ldrh	r3, [r5, #0]
     59e:	0799      	lsls	r1, r3, #30
     5a0:	d500      	bpl.n	5a4 <tc_init+0x78>
     5a2:	e0e7      	b.n	774 <tc_init+0x248>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
     5a4:	4642      	mov	r2, r8
     5a6:	7c13      	ldrb	r3, [r2, #16]
     5a8:	2b00      	cmp	r3, #0
     5aa:	d00c      	beq.n	5c6 <tc_init+0x9a>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     5ac:	a902      	add	r1, sp, #8
     5ae:	2301      	movs	r3, #1
     5b0:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     5b2:	2200      	movs	r2, #0
     5b4:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     5b6:	4640      	mov	r0, r8
     5b8:	6980      	ldr	r0, [r0, #24]
     5ba:	7008      	strb	r0, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     5bc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     5be:	4642      	mov	r2, r8
     5c0:	7d10      	ldrb	r0, [r2, #20]
     5c2:	4b73      	ldr	r3, [pc, #460]	; (790 <tc_init+0x264>)
     5c4:	4798      	blx	r3
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
     5c6:	4640      	mov	r0, r8
     5c8:	7f03      	ldrb	r3, [r0, #28]
     5ca:	2b00      	cmp	r3, #0
     5cc:	d00b      	beq.n	5e6 <tc_init+0xba>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     5ce:	a902      	add	r1, sp, #8
     5d0:	2301      	movs	r3, #1
     5d2:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     5d4:	2200      	movs	r2, #0
     5d6:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     5d8:	6a42      	ldr	r2, [r0, #36]	; 0x24
     5da:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     5dc:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     5de:	6a03      	ldr	r3, [r0, #32]
     5e0:	b2d8      	uxtb	r0, r3
     5e2:	4b6b      	ldr	r3, [pc, #428]	; (790 <tc_init+0x264>)
     5e4:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     5e6:	4b6b      	ldr	r3, [pc, #428]	; (794 <tc_init+0x268>)
     5e8:	6a19      	ldr	r1, [r3, #32]
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
     5ea:	4648      	mov	r0, r9
     5ec:	0042      	lsls	r2, r0, #1
		system_pinmux_pin_set_config(
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     5ee:	a803      	add	r0, sp, #12
     5f0:	5a12      	ldrh	r2, [r2, r0]
     5f2:	430a      	orrs	r2, r1
     5f4:	621a      	str	r2, [r3, #32]
			inst_pm_apbmask[instance]);

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     5f6:	4641      	mov	r1, r8
     5f8:	788b      	ldrb	r3, [r1, #2]
     5fa:	2b08      	cmp	r3, #8
     5fc:	d108      	bne.n	610 <tc_init+0xe4>
     5fe:	4b65      	ldr	r3, [pc, #404]	; (794 <tc_init+0x268>)
     600:	6a1a      	ldr	r2, [r3, #32]
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
     602:	4648      	mov	r0, r9
     604:	3001      	adds	r0, #1
     606:	0040      	lsls	r0, r0, #1

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     608:	a903      	add	r1, sp, #12
     60a:	5a41      	ldrh	r1, [r0, r1]
     60c:	430a      	orrs	r2, r1
     60e:	621a      	str	r2, [r3, #32]
				inst_pm_apbmask[instance + 1]);
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
     610:	a901      	add	r1, sp, #4
     612:	4642      	mov	r2, r8
     614:	7813      	ldrb	r3, [r2, #0]
     616:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     618:	ab05      	add	r3, sp, #20
     61a:	4648      	mov	r0, r9
     61c:	5c1e      	ldrb	r6, [r3, r0]
     61e:	1c30      	adds	r0, r6, #0
     620:	4b5d      	ldr	r3, [pc, #372]	; (798 <tc_init+0x26c>)
     622:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     624:	1c30      	adds	r0, r6, #0
     626:	4b5d      	ldr	r3, [pc, #372]	; (79c <tc_init+0x270>)
     628:	4798      	blx	r3

	/* Set ctrla register */
	ctrla_tmp =
     62a:	4641      	mov	r1, r8
     62c:	8888      	ldrh	r0, [r1, #4]
     62e:	890b      	ldrh	r3, [r1, #8]
     630:	4303      	orrs	r3, r0
     632:	7988      	ldrb	r0, [r1, #6]
     634:	788a      	ldrb	r2, [r1, #2]
     636:	4310      	orrs	r0, r2
     638:	4318      	orrs	r0, r3
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
     63a:	784b      	ldrb	r3, [r1, #1]
     63c:	2b00      	cmp	r3, #0
     63e:	d002      	beq.n	646 <tc_init+0x11a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     640:	2380      	movs	r3, #128	; 0x80
     642:	011b      	lsls	r3, r3, #4
     644:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     646:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     648:	227f      	movs	r2, #127	; 0x7f
     64a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     64c:	4393      	bics	r3, r2
     64e:	d1fc      	bne.n	64a <tc_init+0x11e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     650:	8028      	strh	r0, [r5, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
     652:	4642      	mov	r2, r8
     654:	7b50      	ldrb	r0, [r2, #13]
	/* Temporary variable to hold all updates to the CTRLA
	 * register before they are written to it */
	uint16_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
     656:	1e43      	subs	r3, r0, #1
     658:	4198      	sbcs	r0, r3
     65a:	0080      	lsls	r0, r0, #2
	/* Set ctrlb register */
	if (config->oneshot) {
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
	}

	if (config->count_direction) {
     65c:	7b93      	ldrb	r3, [r2, #14]
     65e:	2b00      	cmp	r3, #0
     660:	d001      	beq.n	666 <tc_init+0x13a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     662:	2301      	movs	r3, #1
     664:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     666:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     668:	227f      	movs	r2, #127	; 0x7f
     66a:	7bcb      	ldrb	r3, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
     66c:	4393      	bics	r3, r2
     66e:	d1fc      	bne.n	66a <tc_init+0x13e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     670:	23ff      	movs	r3, #255	; 0xff
     672:	712b      	strb	r3, [r5, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
     674:	2800      	cmp	r0, #0
     676:	d005      	beq.n	684 <tc_init+0x158>
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     678:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     67a:	227f      	movs	r2, #127	; 0x7f
     67c:	7bcb      	ldrb	r3, [r1, #15]
		while (tc_is_syncing(module_inst)) {
     67e:	4393      	bics	r3, r2
     680:	d1fc      	bne.n	67c <tc_init+0x150>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     682:	7168      	strb	r0, [r5, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
     684:	4643      	mov	r3, r8
     686:	7a98      	ldrb	r0, [r3, #10]
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     688:	7adb      	ldrb	r3, [r3, #11]
     68a:	2b00      	cmp	r3, #0
     68c:	d001      	beq.n	692 <tc_init+0x166>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     68e:	2310      	movs	r3, #16
     690:	4318      	orrs	r0, r3
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
     692:	4641      	mov	r1, r8
     694:	7b0b      	ldrb	r3, [r1, #12]
     696:	2b00      	cmp	r3, #0
     698:	d001      	beq.n	69e <tc_init+0x172>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     69a:	2320      	movs	r3, #32
     69c:	4318      	orrs	r0, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     69e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6a0:	227f      	movs	r2, #127	; 0x7f
     6a2:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     6a4:	4393      	bics	r3, r2
     6a6:	d1fc      	bne.n	6a2 <tc_init+0x176>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     6a8:	71a8      	strb	r0, [r5, #6]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     6aa:	6822      	ldr	r2, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6ac:	217f      	movs	r1, #127	; 0x7f
     6ae:	7bd3      	ldrb	r3, [r2, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
     6b0:	438b      	bics	r3, r1
     6b2:	d1fc      	bne.n	6ae <tc_init+0x182>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     6b4:	7923      	ldrb	r3, [r4, #4]
     6b6:	2b04      	cmp	r3, #4
     6b8:	d005      	beq.n	6c6 <tc_init+0x19a>
     6ba:	2b08      	cmp	r3, #8
     6bc:	d041      	beq.n	742 <tc_init+0x216>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
     6be:	2017      	movs	r0, #23
	while (tc_is_syncing(module_inst)) {
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
     6c0:	2b00      	cmp	r3, #0
     6c2:	d157      	bne.n	774 <tc_init+0x248>
     6c4:	e024      	b.n	710 <tc_init+0x1e4>
     6c6:	217f      	movs	r1, #127	; 0x7f
     6c8:	7bd3      	ldrb	r3, [r2, #15]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
     6ca:	438b      	bics	r3, r1
     6cc:	d1fc      	bne.n	6c8 <tc_init+0x19c>
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
					config->counter_8_bit.value;
     6ce:	2328      	movs	r3, #40	; 0x28
     6d0:	4642      	mov	r2, r8
     6d2:	5cd3      	ldrb	r3, [r2, r3]
		case TC_COUNTER_SIZE_8BIT:
			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.COUNT.reg =
     6d4:	742b      	strb	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     6d6:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6d8:	227f      	movs	r2, #127	; 0x7f
     6da:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.value;


			while (tc_is_syncing(module_inst)) {
     6dc:	4393      	bics	r3, r2
     6de:	d1fc      	bne.n	6da <tc_init+0x1ae>
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
					config->counter_8_bit.period;
     6e0:	2329      	movs	r3, #41	; 0x29
     6e2:	4640      	mov	r0, r8
     6e4:	5cc3      	ldrb	r3, [r0, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.PER.reg =
     6e6:	752b      	strb	r3, [r5, #20]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     6e8:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6ea:	227f      	movs	r2, #127	; 0x7f
     6ec:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.period;

			while (tc_is_syncing(module_inst)) {
     6ee:	4393      	bics	r3, r2
     6f0:	d1fc      	bne.n	6ec <tc_init+0x1c0>
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
					config->counter_8_bit.compare_capture_channel[0];
     6f2:	232a      	movs	r3, #42	; 0x2a
     6f4:	4641      	mov	r1, r8
     6f6:	5ccb      	ldrb	r3, [r1, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[0].reg =
     6f8:	762b      	strb	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     6fa:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     6fc:	227f      	movs	r2, #127	; 0x7f
     6fe:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_8_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     700:	4393      	bics	r3, r2
     702:	d1fc      	bne.n	6fe <tc_init+0x1d2>
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
					config->counter_8_bit.compare_capture_channel[1];
     704:	232b      	movs	r3, #43	; 0x2b
     706:	4642      	mov	r2, r8
     708:	5cd3      	ldrb	r3, [r2, r3]

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT8.CC[1].reg =
     70a:	766b      	strb	r3, [r5, #25]
					config->counter_8_bit.compare_capture_channel[1];

			return STATUS_OK;
     70c:	2000      	movs	r0, #0
     70e:	e031      	b.n	774 <tc_init+0x248>
     710:	217f      	movs	r1, #127	; 0x7f
     712:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_16BIT:
			while (tc_is_syncing(module_inst)) {
     714:	438b      	bics	r3, r1
     716:	d1fc      	bne.n	712 <tc_init+0x1e6>
				/* Wait for sync */
			}

			hw->COUNT16.COUNT.reg
				= config->counter_16_bit.value;
     718:	4640      	mov	r0, r8
     71a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
     71c:	822b      	strh	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     71e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     720:	227f      	movs	r2, #127	; 0x7f
     722:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     724:	4393      	bics	r3, r2
     726:	d1fc      	bne.n	722 <tc_init+0x1f6>
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
					config->counter_16_bit.compare_capture_channel[0];
     728:	4641      	mov	r1, r8
     72a:	8d4b      	ldrh	r3, [r1, #42]	; 0x2a

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[0].reg =
     72c:	832b      	strh	r3, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     72e:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     730:	227f      	movs	r2, #127	; 0x7f
     732:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_16_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     734:	4393      	bics	r3, r2
     736:	d1fc      	bne.n	732 <tc_init+0x206>
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
					config->counter_16_bit.compare_capture_channel[1];
     738:	4642      	mov	r2, r8
     73a:	8d93      	ldrh	r3, [r2, #44]	; 0x2c

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT16.CC[1].reg =
     73c:	836b      	strh	r3, [r5, #26]
					config->counter_16_bit.compare_capture_channel[1];

			return STATUS_OK;
     73e:	2000      	movs	r0, #0
     740:	e018      	b.n	774 <tc_init+0x248>
     742:	217f      	movs	r1, #127	; 0x7f
     744:	7bd3      	ldrb	r3, [r2, #15]

		case TC_COUNTER_SIZE_32BIT:
			while (tc_is_syncing(module_inst)) {
     746:	438b      	bics	r3, r1
     748:	d1fc      	bne.n	744 <tc_init+0x218>
				/* Wait for sync */
			}

			hw->COUNT32.COUNT.reg
				= config->counter_32_bit.value;
     74a:	4643      	mov	r3, r8
     74c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     74e:	612b      	str	r3, [r5, #16]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     750:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     752:	227f      	movs	r2, #127	; 0x7f
     754:	7bcb      	ldrb	r3, [r1, #15]

			while (tc_is_syncing(module_inst)) {
     756:	4393      	bics	r3, r2
     758:	d1fc      	bne.n	754 <tc_init+0x228>
				/* Wait for sync */
			}

			hw->COUNT32.CC[0].reg =
     75a:	4640      	mov	r0, r8
     75c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
     75e:	61a8      	str	r0, [r5, #24]
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     760:	6821      	ldr	r1, [r4, #0]

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     762:	227f      	movs	r2, #127	; 0x7f
     764:	7bcb      	ldrb	r3, [r1, #15]
					config->counter_32_bit.compare_capture_channel[0];

			while (tc_is_syncing(module_inst)) {
     766:	4393      	bics	r3, r2
     768:	d1fc      	bne.n	764 <tc_init+0x238>
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
					config->counter_32_bit.compare_capture_channel[1];
     76a:	4641      	mov	r1, r8
     76c:	6b0b      	ldr	r3, [r1, #48]	; 0x30

			while (tc_is_syncing(module_inst)) {
				/* Wait for sync */
			}

			hw->COUNT32.CC[1].reg =
     76e:	61eb      	str	r3, [r5, #28]
					config->counter_32_bit.compare_capture_channel[1];

			return STATUS_OK;
     770:	2000      	movs	r0, #0
     772:	e7ff      	b.n	774 <tc_init+0x248>
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     774:	b007      	add	sp, #28
     776:	bc0c      	pop	{r2, r3}
     778:	4690      	mov	r8, r2
     77a:	4699      	mov	r9, r3
     77c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     77e:	46c0      	nop			; (mov r8, r8)
     780:	000004f5 	.word	0x000004f5
     784:	000021b4 	.word	0x000021b4
     788:	00002191 	.word	0x00002191
     78c:	200009a4 	.word	0x200009a4
     790:	00001e65 	.word	0x00001e65
     794:	40000400 	.word	0x40000400
     798:	00001d89 	.word	0x00001d89
     79c:	00001cfd 	.word	0x00001cfd

000007a0 <display_menu>:
#include "asf.h"
#include "menus.h"

extern struct gfx_mono_menu menu_list[];

void display_menu(menu_link menu) {
     7a0:	b508      	push	{r3, lr}
	gfx_mono_prev_menu = gfx_mono_active_menu;
     7a2:	4b07      	ldr	r3, [pc, #28]	; (7c0 <display_menu+0x20>)
     7a4:	7819      	ldrb	r1, [r3, #0]
     7a6:	4a07      	ldr	r2, [pc, #28]	; (7c4 <display_menu+0x24>)
     7a8:	7011      	strb	r1, [r2, #0]
	gfx_mono_active_menu = menu;
     7aa:	7018      	strb	r0, [r3, #0]
	gfx_mono_menu_init(&menu_list[menu]);
     7ac:	0083      	lsls	r3, r0, #2
     7ae:	1818      	adds	r0, r3, r0
     7b0:	0080      	lsls	r0, r0, #2
     7b2:	4b05      	ldr	r3, [pc, #20]	; (7c8 <display_menu+0x28>)
     7b4:	18c0      	adds	r0, r0, r3
     7b6:	4b05      	ldr	r3, [pc, #20]	; (7cc <display_menu+0x2c>)
     7b8:	4798      	blx	r3
	ssd1306_write_display();
     7ba:	4b05      	ldr	r3, [pc, #20]	; (7d0 <display_menu+0x30>)
     7bc:	4798      	blx	r3
}
     7be:	bd08      	pop	{r3, pc}
     7c0:	200009b0 	.word	0x200009b0
     7c4:	200009b1 	.word	0x200009b1
     7c8:	20000090 	.word	0x20000090
     7cc:	00000ca1 	.word	0x00000ca1
     7d0:	00000391 	.word	0x00000391

000007d4 <btn_timer_read_callback>:
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
}

void btn_timer_read_callback(struct tc_module *const module_inst) {
	bool nav_down_state = port_pin_get_input_level(btn_nav_down.pin);
     7d4:	4b1e      	ldr	r3, [pc, #120]	; (850 <btn_timer_read_callback+0x7c>)
     7d6:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7d8:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     7da:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7dc:	2900      	cmp	r1, #0
     7de:	d103      	bne.n	7e8 <btn_timer_read_callback+0x14>
		return &(ports[port_index]->Group[group_index]);
     7e0:	095a      	lsrs	r2, r3, #5
     7e2:	01d2      	lsls	r2, r2, #7
     7e4:	481b      	ldr	r0, [pc, #108]	; (854 <btn_timer_read_callback+0x80>)
     7e6:	1812      	adds	r2, r2, r0
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
     7e8:	6a12      	ldr	r2, [r2, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     7ea:	211f      	movs	r1, #31
     7ec:	400b      	ands	r3, r1
     7ee:	2101      	movs	r1, #1
     7f0:	4099      	lsls	r1, r3

	return (port_base->IN.reg & pin_mask);
     7f2:	400a      	ands	r2, r1
     7f4:	1e53      	subs	r3, r2, #1
     7f6:	419a      	sbcs	r2, r3
     7f8:	b2d2      	uxtb	r2, r2
	bool nav_select_state = port_pin_get_input_level(btn_nav_select.pin);
     7fa:	4b17      	ldr	r3, [pc, #92]	; (858 <btn_timer_read_callback+0x84>)
     7fc:	785b      	ldrb	r3, [r3, #1]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     7fe:	09d8      	lsrs	r0, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     800:	2100      	movs	r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     802:	2800      	cmp	r0, #0
     804:	d103      	bne.n	80e <btn_timer_read_callback+0x3a>
		return &(ports[port_index]->Group[group_index]);
     806:	0959      	lsrs	r1, r3, #5
     808:	01c9      	lsls	r1, r1, #7
     80a:	4812      	ldr	r0, [pc, #72]	; (854 <btn_timer_read_callback+0x80>)
     80c:	1809      	adds	r1, r1, r0
     80e:	6a09      	ldr	r1, [r1, #32]
 */
static inline bool port_pin_get_input_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     810:	201f      	movs	r0, #31
     812:	4003      	ands	r3, r0
     814:	2001      	movs	r0, #1
     816:	4098      	lsls	r0, r3
     818:	1c03      	adds	r3, r0, #0

	return (port_base->IN.reg & pin_mask);
     81a:	400b      	ands	r3, r1
     81c:	1e59      	subs	r1, r3, #1
     81e:	418b      	sbcs	r3, r1
     820:	b2db      	uxtb	r3, r3
	
	if(!nav_down_state && btn_nav_down.lastState == true) {
     822:	2a00      	cmp	r2, #0
     824:	d106      	bne.n	834 <btn_timer_read_callback+0x60>
     826:	490a      	ldr	r1, [pc, #40]	; (850 <btn_timer_read_callback+0x7c>)
     828:	7889      	ldrb	r1, [r1, #2]
     82a:	2901      	cmp	r1, #1
     82c:	d102      	bne.n	834 <btn_timer_read_callback+0x60>
		btn_nav_down.active = 1;
     82e:	2001      	movs	r0, #1
     830:	4907      	ldr	r1, [pc, #28]	; (850 <btn_timer_read_callback+0x7c>)
     832:	7008      	strb	r0, [r1, #0]
	}
	if(!nav_select_state &&  btn_nav_select.lastState == true) {
     834:	2b00      	cmp	r3, #0
     836:	d106      	bne.n	846 <btn_timer_read_callback+0x72>
     838:	4907      	ldr	r1, [pc, #28]	; (858 <btn_timer_read_callback+0x84>)
     83a:	7889      	ldrb	r1, [r1, #2]
     83c:	2901      	cmp	r1, #1
     83e:	d102      	bne.n	846 <btn_timer_read_callback+0x72>
		btn_nav_select.active = 1;
     840:	2001      	movs	r0, #1
     842:	4905      	ldr	r1, [pc, #20]	; (858 <btn_timer_read_callback+0x84>)
     844:	7008      	strb	r0, [r1, #0]
	}
	
	btn_nav_down.lastState = nav_down_state;
     846:	4902      	ldr	r1, [pc, #8]	; (850 <btn_timer_read_callback+0x7c>)
     848:	708a      	strb	r2, [r1, #2]
	btn_nav_select.lastState = nav_select_state;
     84a:	4a03      	ldr	r2, [pc, #12]	; (858 <btn_timer_read_callback+0x84>)
     84c:	7093      	strb	r3, [r2, #2]
}
     84e:	4770      	bx	lr
     850:	200009b8 	.word	0x200009b8
     854:	41004400 	.word	0x41004400
     858:	200009b4 	.word	0x200009b4

0000085c <menu_buttons_init>:
 */ 

#include "menu_buttons.h"
#include "menus.h"

void menu_buttons_init(void) {
     85c:	b538      	push	{r3, r4, r5, lr}
	btn_nav_down.pin = BTN_MENU_NAV_DOWN;
     85e:	490c      	ldr	r1, [pc, #48]	; (890 <menu_buttons_init+0x34>)
     860:	230f      	movs	r3, #15
     862:	704b      	strb	r3, [r1, #1]
	btn_nav_down.lastState = 1;
     864:	2201      	movs	r2, #1
     866:	708a      	strb	r2, [r1, #2]
	btn_nav_down.active = 0;
     868:	2300      	movs	r3, #0
     86a:	700b      	strb	r3, [r1, #0]
	
	btn_nav_select.pin = BTN_MENU_SELECT;
     86c:	4909      	ldr	r1, [pc, #36]	; (894 <menu_buttons_init+0x38>)
     86e:	200e      	movs	r0, #14
     870:	7048      	strb	r0, [r1, #1]
	btn_nav_select.lastState = 1;
     872:	708a      	strb	r2, [r1, #2]
	btn_nav_select.active = 0;
     874:	700b      	strb	r3, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
     876:	4c08      	ldr	r4, [pc, #32]	; (898 <menu_buttons_init+0x3c>)
     878:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
     87a:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
     87c:	70a3      	strb	r3, [r4, #2]
	
	port_get_config_defaults(&pin_cfg);
	pin_cfg.direction = PORT_PIN_DIR_INPUT;
	pin_cfg.input_pull = PORT_PIN_PULL_UP;
	
	port_pin_set_config(BTN_MENU_NAV_DOWN, &pin_cfg);
     87e:	200f      	movs	r0, #15
     880:	1c21      	adds	r1, r4, #0
     882:	4d06      	ldr	r5, [pc, #24]	; (89c <menu_buttons_init+0x40>)
     884:	47a8      	blx	r5
	port_pin_set_config(BTN_MENU_SELECT, &pin_cfg);
     886:	200e      	movs	r0, #14
     888:	1c21      	adds	r1, r4, #0
     88a:	47a8      	blx	r5
}
     88c:	bd38      	pop	{r3, r4, r5, pc}
     88e:	46c0      	nop			; (mov r8, r8)
     890:	200009b8 	.word	0x200009b8
     894:	200009b4 	.word	0x200009b4
     898:	200009d8 	.word	0x200009d8
     89c:	00001811 	.word	0x00001811

000008a0 <btn_timer_config>:
	
	btn_nav_down.lastState = nav_down_state;
	btn_nav_select.lastState = nav_select_state;
}

void btn_timer_config(void) {
     8a0:	b510      	push	{r4, lr}
     8a2:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     8a4:	aa01      	add	r2, sp, #4
     8a6:	2300      	movs	r3, #0
     8a8:	2100      	movs	r1, #0
     8aa:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
     8ac:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     8ae:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     8b0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     8b2:	2000      	movs	r0, #0
     8b4:	7050      	strb	r0, [r2, #1]
#if (SAML21)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     8b6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     8b8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     8ba:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
     8bc:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
     8be:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
     8c0:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     8c2:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     8c4:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     8c6:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     8c8:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     8ca:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
     8cc:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     8ce:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     8d0:	8593      	strh	r3, [r2, #44]	; 0x2c
	struct tc_config config_tc;
	tc_get_config_defaults(&config_tc);
	
	config_tc.counter_size = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_source = GCLK_GENERATOR_0;					// 8 MHZ
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV8;
     8d2:	23c0      	movs	r3, #192	; 0xc0
     8d4:	009b      	lsls	r3, r3, #2
     8d6:	8093      	strh	r3, [r2, #4]
	
	tc_init(&btn_timer, BTN_TIMER_MODULE, &config_tc);
     8d8:	4c07      	ldr	r4, [pc, #28]	; (8f8 <btn_timer_config+0x58>)
     8da:	1c20      	adds	r0, r4, #0
     8dc:	4907      	ldr	r1, [pc, #28]	; (8fc <btn_timer_config+0x5c>)
     8de:	4b08      	ldr	r3, [pc, #32]	; (900 <btn_timer_config+0x60>)
     8e0:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     8e2:	6822      	ldr	r2, [r4, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

#if (SAML21)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     8e4:	217f      	movs	r1, #127	; 0x7f
     8e6:	7bd3      	ldrb	r3, [r2, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     8e8:	438b      	bics	r3, r1
     8ea:	d1fc      	bne.n	8e6 <btn_timer_config+0x46>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     8ec:	8811      	ldrh	r1, [r2, #0]
     8ee:	2302      	movs	r3, #2
     8f0:	430b      	orrs	r3, r1
     8f2:	8013      	strh	r3, [r2, #0]
	tc_enable(&btn_timer);
}
     8f4:	b00e      	add	sp, #56	; 0x38
     8f6:	bd10      	pop	{r4, pc}
     8f8:	200009bc 	.word	0x200009bc
     8fc:	42002c00 	.word	0x42002c00
     900:	0000052d 	.word	0x0000052d

00000904 <btn_timer_config_callbacks>:

void btn_timer_config_callbacks() {
     904:	b510      	push	{r4, lr}
	tc_register_callback(&btn_timer, btn_timer_read_callback, TC_CALLBACK_OVERFLOW);
     906:	4c0d      	ldr	r4, [pc, #52]	; (93c <btn_timer_config_callbacks+0x38>)
     908:	1c20      	adds	r0, r4, #0
     90a:	490d      	ldr	r1, [pc, #52]	; (940 <btn_timer_config_callbacks+0x3c>)
     90c:	2200      	movs	r2, #0
     90e:	4b0d      	ldr	r3, [pc, #52]	; (944 <btn_timer_config_callbacks+0x40>)
     910:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     912:	6820      	ldr	r0, [r4, #0]
     914:	4b0c      	ldr	r3, [pc, #48]	; (948 <btn_timer_config_callbacks+0x44>)
     916:	4798      	blx	r3
#else
			MRECURSION(TC_INST_NUM, _TC_INTERRUPT_VECT_NUM, TC_INST_MAX_ID)
#endif
		};

	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     918:	4b0c      	ldr	r3, [pc, #48]	; (94c <btn_timer_config_callbacks+0x48>)
     91a:	5c1b      	ldrb	r3, [r3, r0]
     91c:	211f      	movs	r1, #31
     91e:	4019      	ands	r1, r3
     920:	2301      	movs	r3, #1
     922:	1c1a      	adds	r2, r3, #0
     924:	408a      	lsls	r2, r1
     926:	1c11      	adds	r1, r2, #0
     928:	4a09      	ldr	r2, [pc, #36]	; (950 <btn_timer_config_callbacks+0x4c>)
     92a:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     92c:	7e61      	ldrb	r1, [r4, #25]
     92e:	2201      	movs	r2, #1
     930:	430a      	orrs	r2, r1
     932:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     934:	6822      	ldr	r2, [r4, #0]
     936:	7353      	strb	r3, [r2, #13]
	tc_enable_callback(&btn_timer, TC_CALLBACK_OVERFLOW);
     938:	bd10      	pop	{r4, pc}
     93a:	46c0      	nop			; (mov r8, r8)
     93c:	200009bc 	.word	0x200009bc
     940:	000007d5 	.word	0x000007d5
     944:	00000435 	.word	0x00000435
     948:	000004f5 	.word	0x000004f5
     94c:	000021cc 	.word	0x000021cc
     950:	e000e100 	.word	0xe000e100

00000954 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
     954:	4b01      	ldr	r3, [pc, #4]	; (95c <gfx_mono_set_framebuffer+0x8>)
     956:	6018      	str	r0, [r3, #0]
}
     958:	4770      	bx	lr
     95a:	46c0      	nop			; (mov r8, r8)
     95c:	20000124 	.word	0x20000124

00000960 <gfx_mono_framebuffer_put_page>:
	gfx_mono_framebuffer_put_page(data_buf, 0, 10, 32);
\endcode
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
     960:	b510      	push	{r4, lr}
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
			((page * GFX_MONO_LCD_WIDTH) + column);
     962:	01c9      	lsls	r1, r1, #7
     964:	188a      	adds	r2, r1, r2
 */
void gfx_mono_framebuffer_put_page(gfx_mono_color_t *data, gfx_coord_t page,
		gfx_coord_t column, gfx_coord_t width)
{
	gfx_mono_color_t *data_pt = data;
	gfx_coord_t *framebuffer_pt = fbpointer +
     966:	4906      	ldr	r1, [pc, #24]	; (980 <gfx_mono_framebuffer_put_page+0x20>)
     968:	6809      	ldr	r1, [r1, #0]
     96a:	188a      	adds	r2, r1, r2
     96c:	1e5c      	subs	r4, r3, #1
     96e:	b2e4      	uxtb	r4, r4
     970:	3401      	adds	r4, #1
     972:	2300      	movs	r3, #0
			((page * GFX_MONO_LCD_WIDTH) + column);

	do {
		*framebuffer_pt++ = *data_pt++;
     974:	5cc1      	ldrb	r1, [r0, r3]
     976:	54d1      	strb	r1, [r2, r3]
     978:	3301      	adds	r3, #1
	} while (--width > 0);
     97a:	42a3      	cmp	r3, r4
     97c:	d1fa      	bne.n	974 <gfx_mono_framebuffer_put_page+0x14>
}
     97e:	bd10      	pop	{r4, pc}
     980:	20000124 	.word	0x20000124

00000984 <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
     984:	4b02      	ldr	r3, [pc, #8]	; (990 <gfx_mono_framebuffer_put_byte+0xc>)
     986:	681b      	ldr	r3, [r3, #0]
     988:	01c0      	lsls	r0, r0, #7
     98a:	1841      	adds	r1, r0, r1
     98c:	54ca      	strb	r2, [r1, r3]
}
     98e:	4770      	bx	lr
     990:	20000124 	.word	0x20000124

00000994 <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
     994:	4b02      	ldr	r3, [pc, #8]	; (9a0 <gfx_mono_framebuffer_get_byte+0xc>)
     996:	681b      	ldr	r3, [r3, #0]
     998:	01c0      	lsls	r0, r0, #7
     99a:	1840      	adds	r0, r0, r1
     99c:	5c18      	ldrb	r0, [r3, r0]
}
     99e:	4770      	bx	lr
     9a0:	20000124 	.word	0x20000124

000009a4 <gfx_mono_framebuffer_draw_pixel>:
 * \param[in] color     Pixel operation
 *
 */
void gfx_mono_framebuffer_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_mono_color_t color)
{
     9a4:	b5f0      	push	{r4, r5, r6, r7, lr}
     9a6:	4647      	mov	r7, r8
     9a8:	b480      	push	{r7}
     9aa:	1c04      	adds	r4, r0, #0
     9ac:	1c15      	adds	r5, r2, #0
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
     9ae:	b243      	sxtb	r3, r0
     9b0:	2b00      	cmp	r3, #0
     9b2:	db22      	blt.n	9fa <gfx_mono_framebuffer_draw_pixel+0x56>
     9b4:	293f      	cmp	r1, #63	; 0x3f
     9b6:	d820      	bhi.n	9fa <gfx_mono_framebuffer_draw_pixel+0x56>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
     9b8:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
     9ba:	00f7      	lsls	r7, r6, #3
     9bc:	1bc9      	subs	r1, r1, r7
     9be:	2701      	movs	r7, #1
     9c0:	408f      	lsls	r7, r1
     9c2:	b2fb      	uxtb	r3, r7
     9c4:	4698      	mov	r8, r3
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_framebuffer_get_byte(page, x);
     9c6:	1c30      	adds	r0, r6, #0
     9c8:	1c21      	adds	r1, r4, #0
     9ca:	4b0d      	ldr	r3, [pc, #52]	; (a00 <gfx_mono_framebuffer_draw_pixel+0x5c>)
     9cc:	4798      	blx	r3
     9ce:	1c02      	adds	r2, r0, #0

	switch (color) {
     9d0:	2d01      	cmp	r5, #1
     9d2:	d004      	beq.n	9de <gfx_mono_framebuffer_draw_pixel+0x3a>
     9d4:	2d00      	cmp	r5, #0
     9d6:	d006      	beq.n	9e6 <gfx_mono_framebuffer_draw_pixel+0x42>
     9d8:	2d02      	cmp	r5, #2
     9da:	d007      	beq.n	9ec <gfx_mono_framebuffer_draw_pixel+0x48>
     9dc:	e009      	b.n	9f2 <gfx_mono_framebuffer_draw_pixel+0x4e>
	case GFX_PIXEL_SET:
		pixel_value |= pixel_mask;
     9de:	4643      	mov	r3, r8
     9e0:	4318      	orrs	r0, r3
     9e2:	b2c2      	uxtb	r2, r0
		break;
     9e4:	e005      	b.n	9f2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_CLR:
		pixel_value &= ~pixel_mask;
     9e6:	43b8      	bics	r0, r7
     9e8:	b2c2      	uxtb	r2, r0
		break;
     9ea:	e002      	b.n	9f2 <gfx_mono_framebuffer_draw_pixel+0x4e>

	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
     9ec:	4643      	mov	r3, r8
     9ee:	4058      	eors	r0, r3
     9f0:	b2c2      	uxtb	r2, r0

	default:
		break;
	}

	gfx_mono_framebuffer_put_byte(page, x, pixel_value);
     9f2:	1c30      	adds	r0, r6, #0
     9f4:	1c21      	adds	r1, r4, #0
     9f6:	4b03      	ldr	r3, [pc, #12]	; (a04 <gfx_mono_framebuffer_draw_pixel+0x60>)
     9f8:	4798      	blx	r3
}
     9fa:	bc04      	pop	{r2}
     9fc:	4690      	mov	r8, r2
     9fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
     a00:	00000995 	.word	0x00000995
     a04:	00000985 	.word	0x00000985

00000a08 <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
     a08:	b5f0      	push	{r4, r5, r6, r7, lr}
     a0a:	4657      	mov	r7, sl
     a0c:	464e      	mov	r6, r9
     a0e:	4645      	mov	r5, r8
     a10:	b4e0      	push	{r5, r6, r7}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
     a12:	1884      	adds	r4, r0, r2
     a14:	2c80      	cmp	r4, #128	; 0x80
     a16:	dd03      	ble.n	a20 <gfx_mono_generic_draw_horizontal_line+0x18>
		length = GFX_MONO_LCD_WIDTH - x;
     a18:	2280      	movs	r2, #128	; 0x80
     a1a:	4252      	negs	r2, r2
     a1c:	1a12      	subs	r2, r2, r0
     a1e:	b2d2      	uxtb	r2, r2
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
     a20:	2a00      	cmp	r2, #0
     a22:	d053      	beq.n	acc <gfx_mono_generic_draw_horizontal_line+0xc4>
	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
		length = GFX_MONO_LCD_WIDTH - x;
	}

	page = y / 8;
     a24:	08cc      	lsrs	r4, r1, #3
	pixelmask = (1 << (y - (page * 8)));
     a26:	00e5      	lsls	r5, r4, #3
     a28:	1b49      	subs	r1, r1, r5
     a2a:	2501      	movs	r5, #1
     a2c:	408d      	lsls	r5, r1
     a2e:	46a8      	mov	r8, r5
     a30:	b2ef      	uxtb	r7, r5
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     a32:	2b01      	cmp	r3, #1
     a34:	d00b      	beq.n	a4e <gfx_mono_generic_draw_horizontal_line+0x46>
     a36:	2b00      	cmp	r3, #0
     a38:	d011      	beq.n	a5e <gfx_mono_generic_draw_horizontal_line+0x56>
     a3a:	2b02      	cmp	r3, #2
     a3c:	d146      	bne.n	acc <gfx_mono_generic_draw_horizontal_line+0xc4>
     a3e:	1c15      	adds	r5, r2, #0
     a40:	3801      	subs	r0, #1
     a42:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     a44:	4b24      	ldr	r3, [pc, #144]	; (ad8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     a46:	4699      	mov	r9, r3
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     a48:	4924      	ldr	r1, [pc, #144]	; (adc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     a4a:	4688      	mov	r8, r1
     a4c:	e02f      	b.n	aae <gfx_mono_generic_draw_horizontal_line+0xa6>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     a4e:	1c15      	adds	r5, r2, #0
     a50:	3801      	subs	r0, #1
     a52:	4682      	mov	sl, r0
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     a54:	4b20      	ldr	r3, [pc, #128]	; (ad8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     a56:	4699      	mov	r9, r3
			temp |= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     a58:	4920      	ldr	r1, [pc, #128]	; (adc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     a5a:	4688      	mov	r8, r1
     a5c:	e006      	b.n	a6c <gfx_mono_generic_draw_horizontal_line+0x64>
	if (length == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
     a5e:	1c15      	adds	r5, r2, #0
     a60:	3801      	subs	r0, #1
     a62:	4682      	mov	sl, r0
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     a64:	4b1c      	ldr	r3, [pc, #112]	; (ad8 <gfx_mono_generic_draw_horizontal_line+0xd0>)
     a66:	4699      	mov	r9, r3
			temp &= ~pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
     a68:	4f1c      	ldr	r7, [pc, #112]	; (adc <gfx_mono_generic_draw_horizontal_line+0xd4>)
     a6a:	e00f      	b.n	a8c <gfx_mono_generic_draw_horizontal_line+0x84>
     a6c:	4651      	mov	r1, sl
     a6e:	186e      	adds	r6, r5, r1
     a70:	b2f6      	uxtb	r6, r6
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     a72:	1c20      	adds	r0, r4, #0
     a74:	1c31      	adds	r1, r6, #0
     a76:	47c8      	blx	r9
			temp |= pixelmask;
     a78:	4338      	orrs	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     a7a:	b2c2      	uxtb	r2, r0
     a7c:	1c20      	adds	r0, r4, #0
     a7e:	1c31      	adds	r1, r6, #0
     a80:	47c0      	blx	r8
     a82:	3d01      	subs	r5, #1
     a84:	b2ed      	uxtb	r5, r5
		return;
	}

	switch (color) {
	case GFX_PIXEL_SET:
		while (length-- > 0) {
     a86:	2d00      	cmp	r5, #0
     a88:	d1f0      	bne.n	a6c <gfx_mono_generic_draw_horizontal_line+0x64>
     a8a:	e01f      	b.n	acc <gfx_mono_generic_draw_horizontal_line+0xc4>
     a8c:	4653      	mov	r3, sl
     a8e:	18ee      	adds	r6, r5, r3
     a90:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     a92:	1c20      	adds	r0, r4, #0
     a94:	1c31      	adds	r1, r6, #0
     a96:	47c8      	blx	r9
			temp &= ~pixelmask;
     a98:	4641      	mov	r1, r8
     a9a:	4388      	bics	r0, r1
			gfx_mono_put_byte(page, x + length, temp);
     a9c:	b2c2      	uxtb	r2, r0
     a9e:	1c20      	adds	r0, r4, #0
     aa0:	1c31      	adds	r1, r6, #0
     aa2:	47b8      	blx	r7
     aa4:	3d01      	subs	r5, #1
     aa6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_CLR:
		while (length-- > 0) {
     aa8:	2d00      	cmp	r5, #0
     aaa:	d1ef      	bne.n	a8c <gfx_mono_generic_draw_horizontal_line+0x84>
     aac:	e00e      	b.n	acc <gfx_mono_generic_draw_horizontal_line+0xc4>
     aae:	4653      	mov	r3, sl
     ab0:	18ee      	adds	r6, r5, r3
     ab2:	b2f6      	uxtb	r6, r6
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
     ab4:	1c20      	adds	r0, r4, #0
     ab6:	1c31      	adds	r1, r6, #0
     ab8:	47c8      	blx	r9
			temp ^= pixelmask;
     aba:	4078      	eors	r0, r7
			gfx_mono_put_byte(page, x + length, temp);
     abc:	b2c2      	uxtb	r2, r0
     abe:	1c20      	adds	r0, r4, #0
     ac0:	1c31      	adds	r1, r6, #0
     ac2:	47c0      	blx	r8
     ac4:	3d01      	subs	r5, #1
     ac6:	b2ed      	uxtb	r5, r5
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
     ac8:	2d00      	cmp	r5, #0
     aca:	d1f0      	bne.n	aae <gfx_mono_generic_draw_horizontal_line+0xa6>
		break;

	default:
		break;
	}
}
     acc:	bc1c      	pop	{r2, r3, r4}
     ace:	4690      	mov	r8, r2
     ad0:	4699      	mov	r9, r3
     ad2:	46a2      	mov	sl, r4
     ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
     ad6:	46c0      	nop			; (mov r8, r8)
     ad8:	00000995 	.word	0x00000995
     adc:	00000985 	.word	0x00000985

00000ae0 <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
     ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     ae2:	464f      	mov	r7, r9
     ae4:	4646      	mov	r6, r8
     ae6:	b4c0      	push	{r6, r7}
     ae8:	1c05      	adds	r5, r0, #0
     aea:	1c16      	adds	r6, r2, #0
     aec:	aa08      	add	r2, sp, #32
     aee:	7817      	ldrb	r7, [r2, #0]
	if (height == 0) {
     af0:	2b00      	cmp	r3, #0
     af2:	d00f      	beq.n	b14 <gfx_mono_generic_draw_filled_rect+0x34>
     af4:	1c1c      	adds	r4, r3, #0
     af6:	3901      	subs	r1, #1
     af8:	4689      	mov	r9, r1
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
     afa:	4b08      	ldr	r3, [pc, #32]	; (b1c <gfx_mono_generic_draw_filled_rect+0x3c>)
     afc:	4698      	mov	r8, r3
     afe:	464b      	mov	r3, r9
     b00:	18e1      	adds	r1, r4, r3
     b02:	b2c9      	uxtb	r1, r1
     b04:	1c28      	adds	r0, r5, #0
     b06:	1c32      	adds	r2, r6, #0
     b08:	1c3b      	adds	r3, r7, #0
     b0a:	47c0      	blx	r8
     b0c:	3c01      	subs	r4, #1
     b0e:	b2e4      	uxtb	r4, r4
	if (height == 0) {
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
     b10:	2c00      	cmp	r4, #0
     b12:	d1f4      	bne.n	afe <gfx_mono_generic_draw_filled_rect+0x1e>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
	}
}
     b14:	bc0c      	pop	{r2, r3}
     b16:	4690      	mov	r8, r2
     b18:	4699      	mov	r9, r3
     b1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     b1c:	00000a09 	.word	0x00000a09

00000b20 <gfx_mono_generic_put_bitmap>:
 * placing a bitmap at x = 10, y = 10 will put the bitmap at x = 10, y = 8
 *
 */
void gfx_mono_generic_put_bitmap(struct gfx_mono_bitmap *bitmap, gfx_coord_t x,
		gfx_coord_t y)
{
     b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b22:	465f      	mov	r7, fp
     b24:	4656      	mov	r6, sl
     b26:	464d      	mov	r5, r9
     b28:	4644      	mov	r4, r8
     b2a:	b4f0      	push	{r4, r5, r6, r7}
     b2c:	1c05      	adds	r5, r0, #0
     b2e:	1c0f      	adds	r7, r1, #0
	gfx_coord_t num_pages = bitmap->height / 8;
     b30:	7843      	ldrb	r3, [r0, #1]
     b32:	08db      	lsrs	r3, r3, #3
     b34:	469a      	mov	sl, r3
	gfx_coord_t page = y / 8;
     b36:	08d2      	lsrs	r2, r2, #3
     b38:	4693      	mov	fp, r2
	gfx_coord_t column;
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
     b3a:	7883      	ldrb	r3, [r0, #2]
     b3c:	2b00      	cmp	r3, #0
     b3e:	d008      	beq.n	b52 <gfx_mono_generic_put_bitmap+0x32>
     b40:	2b01      	cmp	r3, #1
     b42:	d134      	bne.n	bae <gfx_mono_generic_put_bitmap+0x8e>
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     b44:	4650      	mov	r0, sl
     b46:	2800      	cmp	r0, #0
     b48:	d031      	beq.n	bae <gfx_mono_generic_put_bitmap+0x8e>
     b4a:	2600      	movs	r6, #0
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     b4c:	491b      	ldr	r1, [pc, #108]	; (bbc <gfx_mono_generic_put_bitmap+0x9c>)
     b4e:	4689      	mov	r9, r1
     b50:	e015      	b.n	b7e <gfx_mono_generic_put_bitmap+0x5e>
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     b52:	2400      	movs	r4, #0
     b54:	4652      	mov	r2, sl
     b56:	2a00      	cmp	r2, #0
     b58:	d11a      	bne.n	b90 <gfx_mono_generic_put_bitmap+0x70>
     b5a:	e028      	b.n	bae <gfx_mono_generic_put_bitmap+0x8e>
     b5c:	19e1      	adds	r1, r4, r7
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     b5e:	b2c9      	uxtb	r1, r1

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
     b60:	4373      	muls	r3, r6
     b62:	6868      	ldr	r0, [r5, #4]
     b64:	1902      	adds	r2, r0, r4
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     b66:	5cd2      	ldrb	r2, [r2, r3]
     b68:	4640      	mov	r0, r8
     b6a:	47c8      	blx	r9
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
			for (column = 0; column < bitmap->width; column++) {
     b6c:	3401      	adds	r4, #1
     b6e:	b2e4      	uxtb	r4, r4
     b70:	782b      	ldrb	r3, [r5, #0]
     b72:	42a3      	cmp	r3, r4
     b74:	d8f2      	bhi.n	b5c <gfx_mono_generic_put_bitmap+0x3c>
     b76:	3601      	adds	r6, #1
	gfx_coord_t i;
	gfx_mono_color_t temp;

	switch (bitmap->type) {
	case GFX_MONO_BITMAP_PROGMEM:
		for (i = 0; i < num_pages; i++) {
     b78:	b2f3      	uxtb	r3, r6
     b7a:	4553      	cmp	r3, sl
     b7c:	d217      	bcs.n	bae <gfx_mono_generic_put_bitmap+0x8e>
			for (column = 0; column < bitmap->width; column++) {
     b7e:	782b      	ldrb	r3, [r5, #0]
     b80:	2b00      	cmp	r3, #0
     b82:	d0f8      	beq.n	b76 <gfx_mono_generic_put_bitmap+0x56>
     b84:	2400      	movs	r4, #0
     b86:	4659      	mov	r1, fp
     b88:	198a      	adds	r2, r1, r6
				temp = PROGMEM_READ_BYTE(bitmap->data.progmem
						+ (i * bitmap->width)
						+ column);
				gfx_mono_put_byte(i + page, column + x, temp);
     b8a:	b2d2      	uxtb	r2, r2
     b8c:	4690      	mov	r8, r2
     b8e:	e7e5      	b.n	b5c <gfx_mono_generic_put_bitmap+0x3c>
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
			gfx_mono_put_page(bitmap->data.pixmap
     b90:	4e0b      	ldr	r6, [pc, #44]	; (bc0 <gfx_mono_generic_put_bitmap+0xa0>)
     b92:	782b      	ldrb	r3, [r5, #0]
     b94:	1c18      	adds	r0, r3, #0
     b96:	4360      	muls	r0, r4
     b98:	686a      	ldr	r2, [r5, #4]
     b9a:	1810      	adds	r0, r2, r0
     b9c:	465a      	mov	r2, fp
     b9e:	1911      	adds	r1, r2, r4
     ba0:	b2c9      	uxtb	r1, r1
     ba2:	1c3a      	adds	r2, r7, #0
     ba4:	47b0      	blx	r6
     ba6:	3401      	adds	r4, #1
			}
		}
		break;

	case GFX_MONO_BITMAP_RAM:
		for (i = 0; i < num_pages; i++) {
     ba8:	b2e3      	uxtb	r3, r4
     baa:	459a      	cmp	sl, r3
     bac:	d8f1      	bhi.n	b92 <gfx_mono_generic_put_bitmap+0x72>
		break;

	default:
		break;
	}
}
     bae:	bc3c      	pop	{r2, r3, r4, r5}
     bb0:	4690      	mov	r8, r2
     bb2:	4699      	mov	r9, r3
     bb4:	46a2      	mov	sl, r4
     bb6:	46ab      	mov	fp, r5
     bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     bba:	46c0      	nop			; (mov r8, r8)
     bbc:	00000985 	.word	0x00000985
     bc0:	00000961 	.word	0x00000961

00000bc4 <menu_draw>:
 *
 * \param[in] menu     a menu struct with menu settings
 * \param[in] redraw   clear screen before drawing menu
 */
static void menu_draw(struct gfx_mono_menu *menu, bool redraw)
{
     bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
     bc6:	464f      	mov	r7, r9
     bc8:	4646      	mov	r6, r8
     bca:	b4c0      	push	{r6, r7}
     bcc:	b083      	sub	sp, #12
     bce:	1c06      	adds	r6, r0, #0
     bd0:	1c0c      	adds	r4, r1, #0
	static bool redraw_state;
	uint8_t i;
	uint8_t line = 1;
	uint8_t menu_page = menu->current_selection /
     bd2:	7c40      	ldrb	r0, [r0, #17]
     bd4:	2103      	movs	r1, #3
     bd6:	4b2a      	ldr	r3, [pc, #168]	; (c80 <menu_draw+0xbc>)
     bd8:	4798      	blx	r3
     bda:	b2c7      	uxtb	r7, r0
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN;

	if (menu->current_page != menu_page || redraw == true) {
     bdc:	7cb3      	ldrb	r3, [r6, #18]
     bde:	42bb      	cmp	r3, r7
     be0:	d101      	bne.n	be6 <menu_draw+0x22>
     be2:	2c00      	cmp	r4, #0
     be4:	d00a      	beq.n	bfc <menu_draw+0x38>
		/* clear screen if we have changed the page or menu and prepare
		 * redraw */
		gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     be6:	2300      	movs	r3, #0
     be8:	9300      	str	r3, [sp, #0]
     bea:	2000      	movs	r0, #0
     bec:	2110      	movs	r1, #16
     bee:	2280      	movs	r2, #128	; 0x80
     bf0:	2330      	movs	r3, #48	; 0x30
     bf2:	4c24      	ldr	r4, [pc, #144]	; (c84 <menu_draw+0xc0>)
     bf4:	47a0      	blx	r4
				GFX_MONO_LCD_WIDTH,
				GFX_MONO_LCD_HEIGHT - SYSFONT_LINESPACING,
				GFX_PIXEL_CLR);
		redraw_state = true;
     bf6:	2201      	movs	r2, #1
     bf8:	4b23      	ldr	r3, [pc, #140]	; (c88 <menu_draw+0xc4>)
     bfa:	701a      	strb	r2, [r3, #0]
	}

	menu->current_page = menu_page;
     bfc:	74b7      	strb	r7, [r6, #18]

	/* Clear old indicator icon */
	gfx_mono_draw_filled_rect(0, SYSFONT_LINESPACING,
     bfe:	2300      	movs	r3, #0
     c00:	9300      	str	r3, [sp, #0]
     c02:	2000      	movs	r0, #0
     c04:	2110      	movs	r1, #16
     c06:	2206      	movs	r2, #6
     c08:	2330      	movs	r3, #48	; 0x30
     c0a:	4c1e      	ldr	r4, [pc, #120]	; (c84 <menu_draw+0xc0>)
     c0c:	47a0      	blx	r4
			GFX_MONO_MENU_INDICATOR_WIDTH, GFX_MONO_LCD_HEIGHT -
			SYSFONT_LINESPACING, GFX_PIXEL_CLR);

	/* Put indicator icon on current selection */
	gfx_mono_put_bitmap(&menu_bitmap_indicator, 0,
     c0e:	7c70      	ldrb	r0, [r6, #17]
     c10:	2103      	movs	r1, #3
     c12:	4b1e      	ldr	r3, [pc, #120]	; (c8c <menu_draw+0xc8>)
     c14:	4798      	blx	r3
     c16:	b2ca      	uxtb	r2, r1
     c18:	3201      	adds	r2, #1
     c1a:	0112      	lsls	r2, r2, #4
     c1c:	b2d2      	uxtb	r2, r2
     c1e:	481c      	ldr	r0, [pc, #112]	; (c90 <menu_draw+0xcc>)
     c20:	2100      	movs	r1, #0
     c22:	4b1c      	ldr	r3, [pc, #112]	; (c94 <menu_draw+0xd0>)
     c24:	4798      	blx	r3
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
     c26:	4b18      	ldr	r3, [pc, #96]	; (c88 <menu_draw+0xc4>)
     c28:	781b      	ldrb	r3, [r3, #0]
     c2a:	2b00      	cmp	r3, #0
     c2c:	d022      	beq.n	c74 <menu_draw+0xb0>
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     c2e:	007c      	lsls	r4, r7, #1
     c30:	193c      	adds	r4, r7, r4
     c32:	b2e4      	uxtb	r4, r4
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
     c34:	3701      	adds	r7, #1
     c36:	007b      	lsls	r3, r7, #1
     c38:	19df      	adds	r7, r3, r7
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     c3a:	42bc      	cmp	r4, r7
     c3c:	da17      	bge.n	c6e <menu_draw+0xaa>
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     c3e:	7a33      	ldrb	r3, [r6, #8]
     c40:	42a3      	cmp	r3, r4
     c42:	d914      	bls.n	c6e <menu_draw+0xaa>
     c44:	2510      	movs	r5, #16
				i < menu->num_elements; i++) {
			gfx_mono_draw_progmem_string(
     c46:	4a14      	ldr	r2, [pc, #80]	; (c98 <menu_draw+0xd4>)
     c48:	4691      	mov	r9, r2
     c4a:	4b14      	ldr	r3, [pc, #80]	; (c9c <menu_draw+0xd8>)
     c4c:	4698      	mov	r8, r3
     c4e:	00a3      	lsls	r3, r4, #2
     c50:	6872      	ldr	r2, [r6, #4]
     c52:	5898      	ldr	r0, [r3, r2]
     c54:	2107      	movs	r1, #7
     c56:	1c2a      	adds	r2, r5, #0
     c58:	464b      	mov	r3, r9
     c5a:	47c0      	blx	r8
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
				i < menu->num_elements; i++) {
     c5c:	3401      	adds	r4, #1
     c5e:	b2e4      	uxtb	r4, r4
			SYSFONT_LINESPACING * ((menu->current_selection %
			GFX_MONO_MENU_ELEMENTS_PER_SCREEN) + 1));

	/* Print visible options if page or menu has changed */
	if (redraw_state == true) {
		for (i = menu_page * GFX_MONO_MENU_ELEMENTS_PER_SCREEN;
     c60:	42bc      	cmp	r4, r7
     c62:	da04      	bge.n	c6e <menu_draw+0xaa>
     c64:	3510      	adds	r5, #16
     c66:	b2ed      	uxtb	r5, r5
				i < menu_page *
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN +
				GFX_MONO_MENU_ELEMENTS_PER_SCREEN &&
     c68:	7a33      	ldrb	r3, [r6, #8]
     c6a:	42a3      	cmp	r3, r4
     c6c:	d8ef      	bhi.n	c4e <menu_draw+0x8a>
					(char PROGMEM_PTR_T)menu->strings[i],
					GFX_MONO_MENU_INDICATOR_WIDTH + 1,
					line * SYSFONT_LINESPACING, &sysfont);
			line++;
		}
		redraw_state = false;
     c6e:	2200      	movs	r2, #0
     c70:	4b05      	ldr	r3, [pc, #20]	; (c88 <menu_draw+0xc4>)
     c72:	701a      	strb	r2, [r3, #0]
	}
}
     c74:	b003      	add	sp, #12
     c76:	bc0c      	pop	{r2, r3}
     c78:	4690      	mov	r8, r2
     c7a:	4699      	mov	r9, r3
     c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c7e:	46c0      	nop			; (mov r8, r8)
     c80:	000020a5 	.word	0x000020a5
     c84:	00000ae1 	.word	0x00000ae1
     c88:	20000128 	.word	0x20000128
     c8c:	0000212d 	.word	0x0000212d
     c90:	20000000 	.word	0x20000000
     c94:	00000b21 	.word	0x00000b21
     c98:	20000008 	.word	0x20000008
     c9c:	00000e0d 	.word	0x00000e0d

00000ca0 <gfx_mono_menu_init>:
 *
 * \param[in] menu  menu struct with menu options
 *
 */
void gfx_mono_menu_init(struct gfx_mono_menu *menu)
{
     ca0:	b530      	push	{r4, r5, lr}
     ca2:	b083      	sub	sp, #12
     ca4:	1c04      	adds	r4, r0, #0
	/* Clear screen */
	gfx_mono_draw_filled_rect(0, 0,
     ca6:	2300      	movs	r3, #0
     ca8:	9300      	str	r3, [sp, #0]
     caa:	2000      	movs	r0, #0
     cac:	2100      	movs	r1, #0
     cae:	2280      	movs	r2, #128	; 0x80
     cb0:	2340      	movs	r3, #64	; 0x40
     cb2:	4d07      	ldr	r5, [pc, #28]	; (cd0 <gfx_mono_menu_init+0x30>)
     cb4:	47a8      	blx	r5
			GFX_MONO_LCD_WIDTH, GFX_MONO_LCD_HEIGHT, GFX_PIXEL_CLR);

	/* Draw the menu title on the top of the screen */
	gfx_mono_draw_progmem_string((char PROGMEM_PTR_T)menu->title,
     cb6:	6820      	ldr	r0, [r4, #0]
     cb8:	2100      	movs	r1, #0
     cba:	2200      	movs	r2, #0
     cbc:	4b05      	ldr	r3, [pc, #20]	; (cd4 <gfx_mono_menu_init+0x34>)
     cbe:	4d06      	ldr	r5, [pc, #24]	; (cd8 <gfx_mono_menu_init+0x38>)
     cc0:	47a8      	blx	r5
			0, 0, &sysfont);

	/* Draw menu options below */
	menu_draw(menu, true);
     cc2:	1c20      	adds	r0, r4, #0
     cc4:	2101      	movs	r1, #1
     cc6:	4b05      	ldr	r3, [pc, #20]	; (cdc <gfx_mono_menu_init+0x3c>)
     cc8:	4798      	blx	r3
}
     cca:	b003      	add	sp, #12
     ccc:	bd30      	pop	{r4, r5, pc}
     cce:	46c0      	nop			; (mov r8, r8)
     cd0:	00000ae1 	.word	0x00000ae1
     cd4:	20000008 	.word	0x20000008
     cd8:	00000e0d 	.word	0x00000e0d
     cdc:	00000bc5 	.word	0x00000bc5

00000ce0 <gfx_mono_menu_process_key>:
 * \param[in] keycode  keycode to process
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
     ce0:	b508      	push	{r3, lr}
	switch (keycode) {
     ce2:	290d      	cmp	r1, #13
     ce4:	d025      	beq.n	d32 <gfx_mono_menu_process_key+0x52>
     ce6:	d803      	bhi.n	cf0 <gfx_mono_menu_process_key+0x10>
		/* Got what we want. Return selection. */
		return menu->current_selection;

	case GFX_MONO_MENU_KEYCODE_BACK:
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;
     ce8:	20fe      	movs	r0, #254	; 0xfe
 *
 * \retval selected menu option or status code
 */
uint8_t gfx_mono_menu_process_key(struct gfx_mono_menu *menu, uint8_t keycode)
{
	switch (keycode) {
     cea:	2908      	cmp	r1, #8
     cec:	d024      	beq.n	d38 <gfx_mono_menu_process_key+0x58>
     cee:	e022      	b.n	d36 <gfx_mono_menu_process_key+0x56>
     cf0:	2926      	cmp	r1, #38	; 0x26
     cf2:	d010      	beq.n	d16 <gfx_mono_menu_process_key+0x36>
     cf4:	2928      	cmp	r1, #40	; 0x28
     cf6:	d11e      	bne.n	d36 <gfx_mono_menu_process_key+0x56>
	case GFX_MONO_MENU_KEYCODE_DOWN:
		if (menu->current_selection == menu->num_elements - 1) {
     cf8:	7c43      	ldrb	r3, [r0, #17]
     cfa:	7a02      	ldrb	r2, [r0, #8]
     cfc:	3a01      	subs	r2, #1
     cfe:	4293      	cmp	r3, r2
     d00:	d102      	bne.n	d08 <gfx_mono_menu_process_key+0x28>
			menu->current_selection = 0;
     d02:	2300      	movs	r3, #0
     d04:	7443      	strb	r3, [r0, #17]
     d06:	e001      	b.n	d0c <gfx_mono_menu_process_key+0x2c>
		} else {
			menu->current_selection++;
     d08:	3301      	adds	r3, #1
     d0a:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     d0c:	2100      	movs	r1, #0
     d0e:	4b0b      	ldr	r3, [pc, #44]	; (d3c <gfx_mono_menu_process_key+0x5c>)
     d10:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     d12:	20ff      	movs	r0, #255	; 0xff
     d14:	e010      	b.n	d38 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_UP:
		if (menu->current_selection) {
     d16:	7c43      	ldrb	r3, [r0, #17]
     d18:	2b00      	cmp	r3, #0
     d1a:	d002      	beq.n	d22 <gfx_mono_menu_process_key+0x42>
			menu->current_selection--;
     d1c:	3b01      	subs	r3, #1
     d1e:	7443      	strb	r3, [r0, #17]
     d20:	e002      	b.n	d28 <gfx_mono_menu_process_key+0x48>
		} else {
			menu->current_selection = menu->num_elements - 1;
     d22:	7a03      	ldrb	r3, [r0, #8]
     d24:	3b01      	subs	r3, #1
     d26:	7443      	strb	r3, [r0, #17]
		}

		/* Update menu on display */
		menu_draw(menu, false);
     d28:	2100      	movs	r1, #0
     d2a:	4b04      	ldr	r3, [pc, #16]	; (d3c <gfx_mono_menu_process_key+0x5c>)
     d2c:	4798      	blx	r3
		/* Nothing selected yet */
		return GFX_MONO_MENU_EVENT_IDLE;
     d2e:	20ff      	movs	r0, #255	; 0xff
     d30:	e002      	b.n	d38 <gfx_mono_menu_process_key+0x58>

	case GFX_MONO_MENU_KEYCODE_ENTER:
		/* Got what we want. Return selection. */
		return menu->current_selection;
     d32:	7c40      	ldrb	r0, [r0, #17]
     d34:	e000      	b.n	d38 <gfx_mono_menu_process_key+0x58>
		/* User pressed "back" key, inform user */
		return GFX_MONO_MENU_EVENT_EXIT;

	default:
		/* Unknown key event */
		return GFX_MONO_MENU_EVENT_IDLE;
     d36:	20ff      	movs	r0, #255	; 0xff
	}
}
     d38:	bd08      	pop	{r3, pc}
     d3a:	46c0      	nop			; (mov r8, r8)
     d3c:	00000bc5 	.word	0x00000bc5

00000d40 <gfx_mono_null_init>:

/**
 * \brief Initialize NULL driver.
 */
void gfx_mono_null_init(void)
{
     d40:	b508      	push	{r3, lr}
	gfx_mono_set_framebuffer(gfx_framebuffer);
     d42:	4802      	ldr	r0, [pc, #8]	; (d4c <gfx_mono_null_init+0xc>)
     d44:	4b02      	ldr	r3, [pc, #8]	; (d50 <gfx_mono_null_init+0x10>)
     d46:	4798      	blx	r3
}
     d48:	bd08      	pop	{r3, pc}
     d4a:	46c0      	nop			; (mov r8, r8)
     d4c:	200005a0 	.word	0x200005a0
     d50:	00000955 	.word	0x00000955

00000d54 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
     d54:	b5f0      	push	{r4, r5, r6, r7, lr}
     d56:	465f      	mov	r7, fp
     d58:	4656      	mov	r6, sl
     d5a:	464d      	mov	r5, r9
     d5c:	4644      	mov	r4, r8
     d5e:	b4f0      	push	{r4, r5, r6, r7}
     d60:	b085      	sub	sp, #20
     d62:	1c06      	adds	r6, r0, #0
     d64:	4688      	mov	r8, r1
     d66:	1c14      	adds	r4, r2, #0
     d68:	9303      	str	r3, [sp, #12]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
     d6a:	7a1a      	ldrb	r2, [r3, #8]
     d6c:	7a5b      	ldrb	r3, [r3, #9]
     d6e:	2100      	movs	r1, #0
     d70:	9100      	str	r1, [sp, #0]
     d72:	4640      	mov	r0, r8
     d74:	1c21      	adds	r1, r4, #0
     d76:	4d23      	ldr	r5, [pc, #140]	; (e04 <gfx_mono_draw_char+0xb0>)
     d78:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
     d7a:	9903      	ldr	r1, [sp, #12]
     d7c:	780b      	ldrb	r3, [r1, #0]
     d7e:	2b00      	cmp	r3, #0
     d80:	d139      	bne.n	df6 <gfx_mono_draw_char+0xa2>
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
     d82:	7a0a      	ldrb	r2, [r1, #8]
     d84:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
     d86:	0751      	lsls	r1, r2, #29
     d88:	d000      	beq.n	d8c <gfx_mono_draw_char+0x38>
		char_row_size++;
     d8a:	3301      	adds	r3, #1
	}

	glyph_data_offset = char_row_size * font->height *
     d8c:	9a03      	ldr	r2, [sp, #12]
     d8e:	7a52      	ldrb	r2, [r2, #9]
     d90:	4693      	mov	fp, r2
			((uint8_t)ch - font->first_char);
     d92:	9903      	ldr	r1, [sp, #12]
     d94:	7a8a      	ldrb	r2, [r1, #10]
     d96:	1ab6      	subs	r6, r6, r2
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
		char_row_size++;
	}

	glyph_data_offset = char_row_size * font->height *
     d98:	465a      	mov	r2, fp
     d9a:	4356      	muls	r6, r2
     d9c:	435e      	muls	r6, r3
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
     d9e:	b2b6      	uxth	r6, r6
     da0:	684b      	ldr	r3, [r1, #4]
     da2:	199e      	adds	r6, r3, r6

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
	gfx_coord_t inc_y = y;
     da4:	46a2      	mov	sl, r4
	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     da6:	2107      	movs	r1, #7
     da8:	4689      	mov	r9, r1
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;
     daa:	9a03      	ldr	r2, [sp, #12]
     dac:	7a17      	ldrb	r7, [r2, #8]

		for (i = 0; i < pixelsToDraw; i++) {
     dae:	2f00      	cmp	r7, #0
     db0:	d017      	beq.n	de2 <gfx_mono_draw_char+0x8e>
     db2:	2400      	movs	r4, #0
			((uint8_t)ch - font->first_char);
	glyph_data = font->data.progmem + glyph_data_offset;
	rows_left = font->height;

	do {
		uint8_t glyph_byte = 0;
     db4:	2500      	movs	r5, #0
     db6:	b2e3      	uxtb	r3, r4
     db8:	4641      	mov	r1, r8
     dba:	1858      	adds	r0, r3, r1
     dbc:	b2c0      	uxtb	r0, r0
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
     dbe:	464a      	mov	r2, r9
     dc0:	421a      	tst	r2, r3
     dc2:	d101      	bne.n	dc8 <gfx_mono_draw_char+0x74>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
     dc4:	7835      	ldrb	r5, [r6, #0]
				glyph_data++;
     dc6:	3601      	adds	r6, #1
			}

			if ((glyph_byte & 0x80)) {
     dc8:	b26b      	sxtb	r3, r5
     dca:	2b00      	cmp	r3, #0
     dcc:	da03      	bge.n	dd6 <gfx_mono_draw_char+0x82>
				gfx_mono_draw_pixel(inc_x, inc_y,
     dce:	4651      	mov	r1, sl
     dd0:	2201      	movs	r2, #1
     dd2:	4b0d      	ldr	r3, [pc, #52]	; (e08 <gfx_mono_draw_char+0xb4>)
     dd4:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
			glyph_byte <<= 1;
     dd6:	006d      	lsls	r5, r5, #1
     dd8:	b2ed      	uxtb	r5, r5
     dda:	3401      	adds	r4, #1

	do {
		uint8_t glyph_byte = 0;
		uint8_t pixelsToDraw = font->width;

		for (i = 0; i < pixelsToDraw; i++) {
     ddc:	b2e3      	uxtb	r3, r4
     dde:	429f      	cmp	r7, r3
     de0:	d8e9      	bhi.n	db6 <gfx_mono_draw_char+0x62>

			inc_x += 1;
			glyph_byte <<= 1;
		}

		inc_y += 1;
     de2:	4653      	mov	r3, sl
     de4:	3301      	adds	r3, #1
     de6:	b2db      	uxtb	r3, r3
     de8:	469a      	mov	sl, r3
		inc_x = x;
		rows_left--;
     dea:	465b      	mov	r3, fp
     dec:	3b01      	subs	r3, #1
     dee:	b2db      	uxtb	r3, r3
     df0:	469b      	mov	fp, r3
	} while (rows_left > 0);
     df2:	2b00      	cmp	r3, #0
     df4:	d1d9      	bne.n	daa <gfx_mono_draw_char+0x56>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
     df6:	b005      	add	sp, #20
     df8:	bc3c      	pop	{r2, r3, r4, r5}
     dfa:	4690      	mov	r8, r2
     dfc:	4699      	mov	r9, r3
     dfe:	46a2      	mov	sl, r4
     e00:	46ab      	mov	fp, r5
     e02:	bdf0      	pop	{r4, r5, r6, r7, pc}
     e04:	00000ae1 	.word	0x00000ae1
     e08:	000009a5 	.word	0x000009a5

00000e0c <gfx_mono_draw_progmem_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_progmem_string(char PROGMEM_PTR_T str, gfx_coord_t x,
		gfx_coord_t y, const struct font *font)
{
     e0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e0e:	464f      	mov	r7, r9
     e10:	4646      	mov	r6, r8
     e12:	b4c0      	push	{r6, r7}
     e14:	1c04      	adds	r4, r0, #0
     e16:	4688      	mov	r8, r1
     e18:	4691      	mov	r9, r2
     e1a:	1c1f      	adds	r7, r3, #0

	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);
     e1c:	7800      	ldrb	r0, [r0, #0]

	while (temp_char) {
     e1e:	2800      	cmp	r0, #0
     e20:	d017      	beq.n	e52 <gfx_mono_draw_progmem_string+0x46>
     e22:	1c0d      	adds	r5, r1, #0
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
     e24:	280a      	cmp	r0, #10
     e26:	d106      	bne.n	e36 <gfx_mono_draw_progmem_string+0x2a>
			x = start_of_string_position_x;
			y += font->height + 1;
     e28:	7a7b      	ldrb	r3, [r7, #9]
     e2a:	3301      	adds	r3, #1
     e2c:	444b      	add	r3, r9
     e2e:	b2db      	uxtb	r3, r3
     e30:	4699      	mov	r9, r3
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
		/* Handle '\n' as newline, draw normal characters. */
		if (temp_char == '\n') {
			x = start_of_string_position_x;
     e32:	4645      	mov	r5, r8
     e34:	e009      	b.n	e4a <gfx_mono_draw_progmem_string+0x3e>
			y += font->height + 1;
		} else if (temp_char == '\r') {
     e36:	280d      	cmp	r0, #13
     e38:	d007      	beq.n	e4a <gfx_mono_draw_progmem_string+0x3e>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(temp_char, x, y, font);
     e3a:	1c29      	adds	r1, r5, #0
     e3c:	464a      	mov	r2, r9
     e3e:	1c3b      	adds	r3, r7, #0
     e40:	4e06      	ldr	r6, [pc, #24]	; (e5c <gfx_mono_draw_progmem_string+0x50>)
     e42:	47b0      	blx	r6
			x += font->width;
     e44:	7a3b      	ldrb	r3, [r7, #8]
     e46:	18ed      	adds	r5, r5, r3
     e48:	b2ed      	uxtb	r5, r5
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
     e4a:	3401      	adds	r4, #1
     e4c:	7820      	ldrb	r0, [r4, #0]
	const gfx_coord_t start_of_string_position_x = x;

	/* Draw characters until trailing null byte */
	temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)str);

	while (temp_char) {
     e4e:	2800      	cmp	r0, #0
     e50:	d1e8      	bne.n	e24 <gfx_mono_draw_progmem_string+0x18>
			x += font->width;
		}

		temp_char = PROGMEM_READ_BYTE((uint8_t PROGMEM_PTR_T)(++str));
	}
}
     e52:	bc0c      	pop	{r2, r3}
     e54:	4690      	mov	r8, r2
     e56:	4699      	mov	r9, r3
     e58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     e5a:	46c0      	nop			; (mov r8, r8)
     e5c:	00000d55 	.word	0x00000d55

00000e60 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     e60:	b510      	push	{r4, lr}
     e62:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     e64:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e66:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
     e68:	4299      	cmp	r1, r3
     e6a:	d30c      	bcc.n	e86 <_sercom_get_sync_baud_val+0x26>
     e6c:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
     e6e:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
     e70:	1c60      	adds	r0, r4, #1
     e72:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
     e74:	428b      	cmp	r3, r1
     e76:	d801      	bhi.n	e7c <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
     e78:	1c04      	adds	r4, r0, #0
     e7a:	e7f8      	b.n	e6e <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     e7c:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
     e7e:	2cff      	cmp	r4, #255	; 0xff
     e80:	d801      	bhi.n	e86 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
     e82:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     e84:	2000      	movs	r0, #0
	}
}
     e86:	bd10      	pop	{r4, pc}

00000e88 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     e88:	b510      	push	{r4, lr}
     e8a:	b082      	sub	sp, #8
     e8c:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
     e8e:	4b0f      	ldr	r3, [pc, #60]	; (ecc <sercom_set_gclk_generator+0x44>)
     e90:	781b      	ldrb	r3, [r3, #0]
     e92:	2b00      	cmp	r3, #0
     e94:	d001      	beq.n	e9a <sercom_set_gclk_generator+0x12>
     e96:	2900      	cmp	r1, #0
     e98:	d00d      	beq.n	eb6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     e9a:	a901      	add	r1, sp, #4
     e9c:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     e9e:	2013      	movs	r0, #19
     ea0:	4b0b      	ldr	r3, [pc, #44]	; (ed0 <sercom_set_gclk_generator+0x48>)
     ea2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     ea4:	2013      	movs	r0, #19
     ea6:	4b0b      	ldr	r3, [pc, #44]	; (ed4 <sercom_set_gclk_generator+0x4c>)
     ea8:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
     eaa:	4b08      	ldr	r3, [pc, #32]	; (ecc <sercom_set_gclk_generator+0x44>)
     eac:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     eae:	2201      	movs	r2, #1
     eb0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
     eb2:	2000      	movs	r0, #0
     eb4:	e007      	b.n	ec6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
     eb6:	4b05      	ldr	r3, [pc, #20]	; (ecc <sercom_set_gclk_generator+0x44>)
     eb8:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
     eba:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
     ebc:	1b14      	subs	r4, r2, r4
     ebe:	1e62      	subs	r2, r4, #1
     ec0:	4194      	sbcs	r4, r2
     ec2:	4264      	negs	r4, r4
     ec4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     ec6:	b002      	add	sp, #8
     ec8:	bd10      	pop	{r4, pc}
     eca:	46c0      	nop			; (mov r8, r8)
     ecc:	2000012c 	.word	0x2000012c
     ed0:	00001d89 	.word	0x00001d89
     ed4:	00001cfd 	.word	0x00001cfd

00000ed8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     ed8:	4b2e      	ldr	r3, [pc, #184]	; (f94 <_sercom_get_default_pad+0xbc>)
     eda:	4298      	cmp	r0, r3
     edc:	d01c      	beq.n	f18 <_sercom_get_default_pad+0x40>
     ede:	d803      	bhi.n	ee8 <_sercom_get_default_pad+0x10>
     ee0:	4b2d      	ldr	r3, [pc, #180]	; (f98 <_sercom_get_default_pad+0xc0>)
     ee2:	4298      	cmp	r0, r3
     ee4:	d007      	beq.n	ef6 <_sercom_get_default_pad+0x1e>
     ee6:	e04a      	b.n	f7e <_sercom_get_default_pad+0xa6>
     ee8:	4b2c      	ldr	r3, [pc, #176]	; (f9c <_sercom_get_default_pad+0xc4>)
     eea:	4298      	cmp	r0, r3
     eec:	d025      	beq.n	f3a <_sercom_get_default_pad+0x62>
     eee:	4b2c      	ldr	r3, [pc, #176]	; (fa0 <_sercom_get_default_pad+0xc8>)
     ef0:	4298      	cmp	r0, r3
     ef2:	d033      	beq.n	f5c <_sercom_get_default_pad+0x84>
     ef4:	e043      	b.n	f7e <_sercom_get_default_pad+0xa6>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ef6:	2901      	cmp	r1, #1
     ef8:	d043      	beq.n	f82 <_sercom_get_default_pad+0xaa>
     efa:	2900      	cmp	r1, #0
     efc:	d004      	beq.n	f08 <_sercom_get_default_pad+0x30>
     efe:	2902      	cmp	r1, #2
     f00:	d006      	beq.n	f10 <_sercom_get_default_pad+0x38>
     f02:	2903      	cmp	r1, #3
     f04:	d006      	beq.n	f14 <_sercom_get_default_pad+0x3c>
     f06:	e001      	b.n	f0c <_sercom_get_default_pad+0x34>
     f08:	4826      	ldr	r0, [pc, #152]	; (fa4 <_sercom_get_default_pad+0xcc>)
     f0a:	e041      	b.n	f90 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f0c:	2000      	movs	r0, #0
     f0e:	e03f      	b.n	f90 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f10:	4825      	ldr	r0, [pc, #148]	; (fa8 <_sercom_get_default_pad+0xd0>)
     f12:	e03d      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f14:	4825      	ldr	r0, [pc, #148]	; (fac <_sercom_get_default_pad+0xd4>)
     f16:	e03b      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f18:	2901      	cmp	r1, #1
     f1a:	d034      	beq.n	f86 <_sercom_get_default_pad+0xae>
     f1c:	2900      	cmp	r1, #0
     f1e:	d004      	beq.n	f2a <_sercom_get_default_pad+0x52>
     f20:	2902      	cmp	r1, #2
     f22:	d006      	beq.n	f32 <_sercom_get_default_pad+0x5a>
     f24:	2903      	cmp	r1, #3
     f26:	d006      	beq.n	f36 <_sercom_get_default_pad+0x5e>
     f28:	e001      	b.n	f2e <_sercom_get_default_pad+0x56>
     f2a:	2003      	movs	r0, #3
     f2c:	e030      	b.n	f90 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f2e:	2000      	movs	r0, #0
     f30:	e02e      	b.n	f90 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f32:	481f      	ldr	r0, [pc, #124]	; (fb0 <_sercom_get_default_pad+0xd8>)
     f34:	e02c      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f36:	481f      	ldr	r0, [pc, #124]	; (fb4 <_sercom_get_default_pad+0xdc>)
     f38:	e02a      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f3a:	2901      	cmp	r1, #1
     f3c:	d025      	beq.n	f8a <_sercom_get_default_pad+0xb2>
     f3e:	2900      	cmp	r1, #0
     f40:	d004      	beq.n	f4c <_sercom_get_default_pad+0x74>
     f42:	2902      	cmp	r1, #2
     f44:	d006      	beq.n	f54 <_sercom_get_default_pad+0x7c>
     f46:	2903      	cmp	r1, #3
     f48:	d006      	beq.n	f58 <_sercom_get_default_pad+0x80>
     f4a:	e001      	b.n	f50 <_sercom_get_default_pad+0x78>
     f4c:	481a      	ldr	r0, [pc, #104]	; (fb8 <_sercom_get_default_pad+0xe0>)
     f4e:	e01f      	b.n	f90 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f50:	2000      	movs	r0, #0
     f52:	e01d      	b.n	f90 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f54:	4819      	ldr	r0, [pc, #100]	; (fbc <_sercom_get_default_pad+0xe4>)
     f56:	e01b      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f58:	4819      	ldr	r0, [pc, #100]	; (fc0 <_sercom_get_default_pad+0xe8>)
     f5a:	e019      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f5c:	2901      	cmp	r1, #1
     f5e:	d016      	beq.n	f8e <_sercom_get_default_pad+0xb6>
     f60:	2900      	cmp	r1, #0
     f62:	d004      	beq.n	f6e <_sercom_get_default_pad+0x96>
     f64:	2902      	cmp	r1, #2
     f66:	d006      	beq.n	f76 <_sercom_get_default_pad+0x9e>
     f68:	2903      	cmp	r1, #3
     f6a:	d006      	beq.n	f7a <_sercom_get_default_pad+0xa2>
     f6c:	e001      	b.n	f72 <_sercom_get_default_pad+0x9a>
     f6e:	4815      	ldr	r0, [pc, #84]	; (fc4 <_sercom_get_default_pad+0xec>)
     f70:	e00e      	b.n	f90 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f72:	2000      	movs	r0, #0
     f74:	e00c      	b.n	f90 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f76:	4814      	ldr	r0, [pc, #80]	; (fc8 <_sercom_get_default_pad+0xf0>)
     f78:	e00a      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f7a:	4814      	ldr	r0, [pc, #80]	; (fcc <_sercom_get_default_pad+0xf4>)
     f7c:	e008      	b.n	f90 <_sercom_get_default_pad+0xb8>
	}

	Assert(false);
	return 0;
     f7e:	2000      	movs	r0, #0
     f80:	e006      	b.n	f90 <_sercom_get_default_pad+0xb8>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     f82:	4813      	ldr	r0, [pc, #76]	; (fd0 <_sercom_get_default_pad+0xf8>)
     f84:	e004      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f86:	4813      	ldr	r0, [pc, #76]	; (fd4 <_sercom_get_default_pad+0xfc>)
     f88:	e002      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f8a:	4813      	ldr	r0, [pc, #76]	; (fd8 <_sercom_get_default_pad+0x100>)
     f8c:	e000      	b.n	f90 <_sercom_get_default_pad+0xb8>
     f8e:	4813      	ldr	r0, [pc, #76]	; (fdc <_sercom_get_default_pad+0x104>)
	}

	Assert(false);
	return 0;
}
     f90:	4770      	bx	lr
     f92:	46c0      	nop			; (mov r8, r8)
     f94:	42000c00 	.word	0x42000c00
     f98:	42000800 	.word	0x42000800
     f9c:	42001000 	.word	0x42001000
     fa0:	42001400 	.word	0x42001400
     fa4:	00040003 	.word	0x00040003
     fa8:	00060003 	.word	0x00060003
     fac:	00070003 	.word	0x00070003
     fb0:	001e0003 	.word	0x001e0003
     fb4:	001f0003 	.word	0x001f0003
     fb8:	00080003 	.word	0x00080003
     fbc:	000a0003 	.word	0x000a0003
     fc0:	000b0003 	.word	0x000b0003
     fc4:	00100003 	.word	0x00100003
     fc8:	00120003 	.word	0x00120003
     fcc:	00130003 	.word	0x00130003
     fd0:	00050003 	.word	0x00050003
     fd4:	00010003 	.word	0x00010003
     fd8:	00090003 	.word	0x00090003
     fdc:	00110003 	.word	0x00110003

00000fe0 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
     fe0:	b570      	push	{r4, r5, r6, lr}
     fe2:	b084      	sub	sp, #16
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
     fe4:	4a0e      	ldr	r2, [pc, #56]	; (1020 <_sercom_get_sercom_inst_index+0x40>)
     fe6:	4669      	mov	r1, sp
     fe8:	ca70      	ldmia	r2!, {r4, r5, r6}
     fea:	c170      	stmia	r1!, {r4, r5, r6}
     fec:	6812      	ldr	r2, [r2, #0]
     fee:	600a      	str	r2, [r1, #0]

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
     ff0:	1c03      	adds	r3, r0, #0
     ff2:	9a00      	ldr	r2, [sp, #0]
     ff4:	4282      	cmp	r2, r0
     ff6:	d00f      	beq.n	1018 <_sercom_get_sercom_inst_index+0x38>
     ff8:	9c01      	ldr	r4, [sp, #4]
     ffa:	4284      	cmp	r4, r0
     ffc:	d008      	beq.n	1010 <_sercom_get_sercom_inst_index+0x30>
     ffe:	9d02      	ldr	r5, [sp, #8]
    1000:	4285      	cmp	r5, r0
    1002:	d007      	beq.n	1014 <_sercom_get_sercom_inst_index+0x34>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1004:	2000      	movs	r0, #0
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1006:	9e03      	ldr	r6, [sp, #12]
    1008:	429e      	cmp	r6, r3
    100a:	d107      	bne.n	101c <_sercom_get_sercom_inst_index+0x3c>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    100c:	2003      	movs	r0, #3
    100e:	e004      	b.n	101a <_sercom_get_sercom_inst_index+0x3a>
    1010:	2001      	movs	r0, #1
    1012:	e002      	b.n	101a <_sercom_get_sercom_inst_index+0x3a>
    1014:	2002      	movs	r0, #2
    1016:	e000      	b.n	101a <_sercom_get_sercom_inst_index+0x3a>
    1018:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    101a:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    101c:	b004      	add	sp, #16
    101e:	bd70      	pop	{r4, r5, r6, pc}
    1020:	00002d9c 	.word	0x00002d9c

00001024 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1024:	b5f0      	push	{r4, r5, r6, r7, lr}
    1026:	4647      	mov	r7, r8
    1028:	b480      	push	{r7}
    102a:	b088      	sub	sp, #32
    102c:	1c05      	adds	r5, r0, #0
    102e:	1c0c      	adds	r4, r1, #0
    1030:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1032:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1034:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    1036:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1038:	079a      	lsls	r2, r3, #30
    103a:	d500      	bpl.n	103e <spi_init+0x1a>
    103c:	e0df      	b.n	11fe <spi_init+0x1da>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    103e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1040:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1042:	07da      	lsls	r2, r3, #31
    1044:	d500      	bpl.n	1048 <spi_init+0x24>
    1046:	e0da      	b.n	11fe <spi_init+0x1da>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1048:	1c08      	adds	r0, r1, #0
    104a:	4b6f      	ldr	r3, [pc, #444]	; (1208 <spi_init+0x1e4>)
    104c:	4798      	blx	r3
    104e:	4b6f      	ldr	r3, [pc, #444]	; (120c <spi_init+0x1e8>)
    1050:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1052:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1054:	2701      	movs	r7, #1
    1056:	4097      	lsls	r7, r2
    1058:	1c3a      	adds	r2, r7, #0
    105a:	430a      	orrs	r2, r1
    105c:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    105e:	a907      	add	r1, sp, #28
    1060:	2724      	movs	r7, #36	; 0x24
    1062:	5df3      	ldrb	r3, [r6, r7]
    1064:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1066:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1068:	b2c0      	uxtb	r0, r0
    106a:	4680      	mov	r8, r0
    106c:	4b68      	ldr	r3, [pc, #416]	; (1210 <spi_init+0x1ec>)
    106e:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1070:	4640      	mov	r0, r8
    1072:	4b68      	ldr	r3, [pc, #416]	; (1214 <spi_init+0x1f0>)
    1074:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1076:	5df0      	ldrb	r0, [r6, r7]
    1078:	2100      	movs	r1, #0
    107a:	4b67      	ldr	r3, [pc, #412]	; (1218 <spi_init+0x1f4>)
    107c:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    107e:	7833      	ldrb	r3, [r6, #0]
    1080:	2b01      	cmp	r3, #1
    1082:	d103      	bne.n	108c <spi_init+0x68>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    1084:	6822      	ldr	r2, [r4, #0]
    1086:	230c      	movs	r3, #12
    1088:	4313      	orrs	r3, r2
    108a:	6023      	str	r3, [r4, #0]
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    108c:	7833      	ldrb	r3, [r6, #0]
    108e:	2b00      	cmp	r3, #0
    1090:	d000      	beq.n	1094 <spi_init+0x70>
    1092:	e0b1      	b.n	11f8 <spi_init+0x1d4>
		/* Set the SERCOM in SPI slave mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x2);
    1094:	6822      	ldr	r2, [r4, #0]
    1096:	2308      	movs	r3, #8
    1098:	4313      	orrs	r3, r2
    109a:	6023      	str	r3, [r4, #0]
    109c:	e0ac      	b.n	11f8 <spi_init+0x1d4>
    109e:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    10a0:	60d1      	str	r1, [r2, #12]
    10a2:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    10a4:	2b1c      	cmp	r3, #28
    10a6:	d1fa      	bne.n	109e <spi_init+0x7a>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    10a8:	2300      	movs	r3, #0
    10aa:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    10ac:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    10ae:	2400      	movs	r4, #0
    10b0:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    10b2:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    10b4:	2336      	movs	r3, #54	; 0x36
    10b6:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    10b8:	2337      	movs	r3, #55	; 0x37
    10ba:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    10bc:	2338      	movs	r3, #56	; 0x38
    10be:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    10c0:	2303      	movs	r3, #3
    10c2:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    10c4:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    10c6:	6828      	ldr	r0, [r5, #0]
    10c8:	4b4f      	ldr	r3, [pc, #316]	; (1208 <spi_init+0x1e4>)
    10ca:	4798      	blx	r3
    10cc:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    10ce:	4953      	ldr	r1, [pc, #332]	; (121c <spi_init+0x1f8>)
    10d0:	4b53      	ldr	r3, [pc, #332]	; (1220 <spi_init+0x1fc>)
    10d2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    10d4:	00bf      	lsls	r7, r7, #2
    10d6:	4b53      	ldr	r3, [pc, #332]	; (1224 <spi_init+0x200>)
    10d8:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    10da:	682f      	ldr	r7, [r5, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    10dc:	ab02      	add	r3, sp, #8
    10de:	2280      	movs	r2, #128	; 0x80
    10e0:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    10e2:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    10e4:	2201      	movs	r2, #1
    10e6:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    10e8:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    10ea:	7833      	ldrb	r3, [r6, #0]
    10ec:	2b00      	cmp	r3, #0
    10ee:	d102      	bne.n	10f6 <spi_init+0xd2>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    10f0:	2200      	movs	r2, #0
    10f2:	ab02      	add	r3, sp, #8
    10f4:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    10f6:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    10f8:	9303      	str	r3, [sp, #12]
    10fa:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    10fc:	9004      	str	r0, [sp, #16]
    10fe:	6b32      	ldr	r2, [r6, #48]	; 0x30
    1100:	9205      	str	r2, [sp, #20]
    1102:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1104:	9306      	str	r3, [sp, #24]
    1106:	2400      	movs	r4, #0
    1108:	b2e1      	uxtb	r1, r4
    110a:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    110c:	aa03      	add	r2, sp, #12
    110e:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    1110:	2800      	cmp	r0, #0
    1112:	d102      	bne.n	111a <spi_init+0xf6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1114:	1c38      	adds	r0, r7, #0
    1116:	4a44      	ldr	r2, [pc, #272]	; (1228 <spi_init+0x204>)
    1118:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    111a:	1c43      	adds	r3, r0, #1
    111c:	d006      	beq.n	112c <spi_init+0x108>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    111e:	466a      	mov	r2, sp
    1120:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1122:	0c00      	lsrs	r0, r0, #16
    1124:	b2c0      	uxtb	r0, r0
    1126:	a902      	add	r1, sp, #8
    1128:	4b40      	ldr	r3, [pc, #256]	; (122c <spi_init+0x208>)
    112a:	4798      	blx	r3
    112c:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    112e:	2c04      	cmp	r4, #4
    1130:	d1ea      	bne.n	1108 <spi_init+0xe4>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    1132:	7833      	ldrb	r3, [r6, #0]
    1134:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    1136:	7c33      	ldrb	r3, [r6, #16]
    1138:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    113a:	7cb3      	ldrb	r3, [r6, #18]
    113c:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    113e:	7d33      	ldrb	r3, [r6, #20]
    1140:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    1142:	2200      	movs	r2, #0
    1144:	466b      	mov	r3, sp
    1146:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    1148:	7833      	ldrb	r3, [r6, #0]
    114a:	2b01      	cmp	r3, #1
    114c:	d114      	bne.n	1178 <spi_init+0x154>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    114e:	6828      	ldr	r0, [r5, #0]
    1150:	4b2d      	ldr	r3, [pc, #180]	; (1208 <spi_init+0x1e4>)
    1152:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1154:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    1156:	b2c0      	uxtb	r0, r0
    1158:	4b35      	ldr	r3, [pc, #212]	; (1230 <spi_init+0x20c>)
    115a:	4798      	blx	r3
    115c:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    115e:	69b0      	ldr	r0, [r6, #24]
    1160:	466a      	mov	r2, sp
    1162:	3206      	adds	r2, #6
    1164:	4b33      	ldr	r3, [pc, #204]	; (1234 <spi_init+0x210>)
    1166:	4798      	blx	r3
    1168:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    116a:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    116c:	2b00      	cmp	r3, #0
    116e:	d146      	bne.n	11fe <spi_init+0x1da>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    1170:	466b      	mov	r3, sp
    1172:	3306      	adds	r3, #6
    1174:	781b      	ldrb	r3, [r3, #0]
    1176:	733b      	strb	r3, [r7, #12]
	}
# endif
# if CONF_SPI_SLAVE_ENABLE == true
	if (config->mode == SPI_MODE_SLAVE) {
    1178:	7833      	ldrb	r3, [r6, #0]
    117a:	2b00      	cmp	r3, #0
    117c:	d10f      	bne.n	119e <spi_init+0x17a>
		/* Set frame format */
		ctrla = config->mode_specific.slave.frame_format;
    117e:	69b1      	ldr	r1, [r6, #24]

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;
    1180:	8bb3      	ldrh	r3, [r6, #28]

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    1182:	6a78      	ldr	r0, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);
    1184:	7ff4      	ldrb	r4, [r6, #31]
    1186:	0424      	lsls	r4, r4, #16
		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
    1188:	7fb2      	ldrb	r2, [r6, #30]
    118a:	4322      	orrs	r2, r4

		/* Set address mode */
		ctrlb = config->mode_specific.slave.address_mode;

		/* Set address and address mask*/
		spi_module->ADDR.reg |=
    118c:	4302      	orrs	r2, r0
    118e:	627a      	str	r2, [r7, #36]	; 0x24
				(config->mode_specific.slave.address      << SERCOM_SPI_ADDR_ADDR_Pos) |
				(config->mode_specific.slave.address_mask << SERCOM_SPI_ADDR_ADDRMASK_Pos);

		if (config->mode_specific.slave.preload_enable) {
    1190:	2220      	movs	r2, #32
    1192:	5cb2      	ldrb	r2, [r6, r2]
    1194:	2a00      	cmp	r2, #0
    1196:	d004      	beq.n	11a2 <spi_init+0x17e>
			/* Enable pre-loading of shift register */
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
    1198:	2240      	movs	r2, #64	; 0x40
    119a:	4313      	orrs	r3, r2
    119c:	e001      	b.n	11a2 <spi_init+0x17e>
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;
    119e:	2300      	movs	r3, #0
#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
#  endif
	/* Value to write to CTRLA register */
	uint32_t ctrla = 0;
    11a0:	2100      	movs	r1, #0
			ctrlb |= SERCOM_SPI_CTRLB_PLOADEN;
		}
	}
# endif
	/* Set data order */
	ctrla |= config->data_order;
    11a2:	68b2      	ldr	r2, [r6, #8]
    11a4:	6870      	ldr	r0, [r6, #4]
    11a6:	4302      	orrs	r2, r0

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    11a8:	68f0      	ldr	r0, [r6, #12]
    11aa:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    11ac:	430a      	orrs	r2, r1

	/* Set SPI character size */
	ctrlb |= config->character_size;
    11ae:	7c31      	ldrb	r1, [r6, #16]
    11b0:	430b      	orrs	r3, r1

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    11b2:	7c71      	ldrb	r1, [r6, #17]
    11b4:	2900      	cmp	r1, #0
    11b6:	d103      	bne.n	11c0 <spi_init+0x19c>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    11b8:	491f      	ldr	r1, [pc, #124]	; (1238 <spi_init+0x214>)
    11ba:	7889      	ldrb	r1, [r1, #2]
    11bc:	0788      	lsls	r0, r1, #30
    11be:	d501      	bpl.n	11c4 <spi_init+0x1a0>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    11c0:	2180      	movs	r1, #128	; 0x80
    11c2:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    11c4:	7cb1      	ldrb	r1, [r6, #18]
    11c6:	2900      	cmp	r1, #0
    11c8:	d002      	beq.n	11d0 <spi_init+0x1ac>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    11ca:	2180      	movs	r1, #128	; 0x80
    11cc:	0289      	lsls	r1, r1, #10
    11ce:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    11d0:	7cf1      	ldrb	r1, [r6, #19]
    11d2:	2900      	cmp	r1, #0
    11d4:	d002      	beq.n	11dc <spi_init+0x1b8>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    11d6:	2180      	movs	r1, #128	; 0x80
    11d8:	0089      	lsls	r1, r1, #2
    11da:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    11dc:	7d31      	ldrb	r1, [r6, #20]
    11de:	2900      	cmp	r1, #0
    11e0:	d002      	beq.n	11e8 <spi_init+0x1c4>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    11e2:	2180      	movs	r1, #128	; 0x80
    11e4:	0189      	lsls	r1, r1, #6
    11e6:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    11e8:	6839      	ldr	r1, [r7, #0]
    11ea:	430a      	orrs	r2, r1
    11ec:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    11ee:	687a      	ldr	r2, [r7, #4]
    11f0:	4313      	orrs	r3, r2
    11f2:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    11f4:	2000      	movs	r0, #0
    11f6:	e002      	b.n	11fe <spi_init+0x1da>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    11f8:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    11fa:	2100      	movs	r1, #0
    11fc:	e74f      	b.n	109e <spi_init+0x7a>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    11fe:	b008      	add	sp, #32
    1200:	bc04      	pop	{r2}
    1202:	4690      	mov	r8, r2
    1204:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1206:	46c0      	nop			; (mov r8, r8)
    1208:	00000fe1 	.word	0x00000fe1
    120c:	40000400 	.word	0x40000400
    1210:	00001d89 	.word	0x00001d89
    1214:	00001cfd 	.word	0x00001cfd
    1218:	00000e89 	.word	0x00000e89
    121c:	00001545 	.word	0x00001545
    1220:	00001729 	.word	0x00001729
    1224:	200009e0 	.word	0x200009e0
    1228:	00000ed9 	.word	0x00000ed9
    122c:	00001e65 	.word	0x00001e65
    1230:	00001da5 	.word	0x00001da5
    1234:	00000e61 	.word	0x00000e61
    1238:	41002000 	.word	0x41002000

0000123c <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    123c:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    123e:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1240:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1242:	2c01      	cmp	r4, #1
    1244:	d16c      	bne.n	1320 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    1246:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    1248:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    124a:	2c00      	cmp	r4, #0
    124c:	d168      	bne.n	1320 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    124e:	2a00      	cmp	r2, #0
    1250:	d057      	beq.n	1302 <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    1252:	784b      	ldrb	r3, [r1, #1]
    1254:	2b00      	cmp	r3, #0
    1256:	d044      	beq.n	12e2 <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1258:	6802      	ldr	r2, [r0, #0]
    125a:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    125c:	07dc      	lsls	r4, r3, #31
    125e:	d40f      	bmi.n	1280 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    1260:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1262:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1264:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1266:	2900      	cmp	r1, #0
    1268:	d103      	bne.n	1272 <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    126a:	095a      	lsrs	r2, r3, #5
    126c:	01d2      	lsls	r2, r2, #7
    126e:	492d      	ldr	r1, [pc, #180]	; (1324 <spi_select_slave+0xe8>)
    1270:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1272:	211f      	movs	r1, #31
    1274:	400b      	ands	r3, r1
    1276:	2101      	movs	r1, #1
    1278:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    127a:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    127c:	2305      	movs	r3, #5
    127e:	e04f      	b.n	1320 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    1280:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1282:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1284:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1286:	2c00      	cmp	r4, #0
    1288:	d103      	bne.n	1292 <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    128a:	095a      	lsrs	r2, r3, #5
    128c:	01d2      	lsls	r2, r2, #7
    128e:	4c25      	ldr	r4, [pc, #148]	; (1324 <spi_select_slave+0xe8>)
    1290:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1292:	241f      	movs	r4, #31
    1294:	4023      	ands	r3, r4
    1296:	2401      	movs	r4, #1
    1298:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    129a:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    129c:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    129e:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    12a0:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    12a2:	07d4      	lsls	r4, r2, #31
    12a4:	d500      	bpl.n	12a8 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    12a6:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    12a8:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    12aa:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    12ac:	2a00      	cmp	r2, #0
    12ae:	d137      	bne.n	1320 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    12b0:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    12b2:	2104      	movs	r1, #4
    12b4:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    12b6:	420b      	tst	r3, r1
    12b8:	d0fc      	beq.n	12b4 <spi_select_slave+0x78>
    12ba:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    12bc:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    12be:	074c      	lsls	r4, r1, #29
    12c0:	d52e      	bpl.n	1320 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    12c2:	8b53      	ldrh	r3, [r2, #26]
    12c4:	0759      	lsls	r1, r3, #29
    12c6:	d503      	bpl.n	12d0 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    12c8:	8b51      	ldrh	r1, [r2, #26]
    12ca:	2304      	movs	r3, #4
    12cc:	430b      	orrs	r3, r1
    12ce:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    12d0:	7983      	ldrb	r3, [r0, #6]
    12d2:	2b01      	cmp	r3, #1
    12d4:	d102      	bne.n	12dc <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    12d6:	6a93      	ldr	r3, [r2, #40]	; 0x28
    12d8:	2300      	movs	r3, #0
    12da:	e021      	b.n	1320 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    12dc:	6a93      	ldr	r3, [r2, #40]	; 0x28
    12de:	2300      	movs	r3, #0
    12e0:	e01e      	b.n	1320 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    12e2:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    12e4:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    12e6:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    12e8:	2900      	cmp	r1, #0
    12ea:	d103      	bne.n	12f4 <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    12ec:	095a      	lsrs	r2, r3, #5
    12ee:	01d2      	lsls	r2, r2, #7
    12f0:	4c0c      	ldr	r4, [pc, #48]	; (1324 <spi_select_slave+0xe8>)
    12f2:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    12f4:	211f      	movs	r1, #31
    12f6:	400b      	ands	r3, r1
    12f8:	2101      	movs	r1, #1
    12fa:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    12fc:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    12fe:	2300      	movs	r3, #0
    1300:	e00e      	b.n	1320 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    1302:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1304:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1306:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1308:	2900      	cmp	r1, #0
    130a:	d103      	bne.n	1314 <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    130c:	095a      	lsrs	r2, r3, #5
    130e:	01d2      	lsls	r2, r2, #7
    1310:	4904      	ldr	r1, [pc, #16]	; (1324 <spi_select_slave+0xe8>)
    1312:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1314:	211f      	movs	r1, #31
    1316:	400b      	ands	r3, r1
    1318:	2101      	movs	r1, #1
    131a:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    131c:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    131e:	2300      	movs	r3, #0
}
    1320:	1c18      	adds	r0, r3, #0
    1322:	bd10      	pop	{r4, pc}
    1324:	41004400 	.word	0x41004400

00001328 <spi_write_buffer_wait>:
 */
enum status_code spi_write_buffer_wait(
		struct spi_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1328:	b5f0      	push	{r4, r5, r6, r7, lr}
    132a:	465f      	mov	r7, fp
    132c:	4656      	mov	r6, sl
    132e:	464d      	mov	r5, r9
    1330:	4644      	mov	r4, r8
    1332:	b4f0      	push	{r4, r5, r6, r7}
    1334:	b083      	sub	sp, #12
    1336:	1c04      	adds	r4, r0, #0
    1338:	4692      	mov	sl, r2
	/* Sanity check arguments */
	Assert(module);

#  if SPI_CALLBACK_MODE == true
	if (module->status == STATUS_BUSY) {
    133a:	2338      	movs	r3, #56	; 0x38
    133c:	5cc0      	ldrb	r0, [r0, r3]
    133e:	b2c0      	uxtb	r0, r0
    1340:	2805      	cmp	r0, #5
    1342:	d100      	bne.n	1346 <spi_write_buffer_wait+0x1e>
    1344:	e0f1      	b.n	152a <spi_write_buffer_wait+0x202>
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1346:	2017      	movs	r0, #23
		/* Check if the SPI module is busy with a job */
		return STATUS_BUSY;
	}
#  endif

	if (length == 0) {
    1348:	2a00      	cmp	r2, #0
    134a:	d100      	bne.n	134e <spi_write_buffer_wait+0x26>
    134c:	e0ed      	b.n	152a <spi_write_buffer_wait+0x202>
		return STATUS_ERR_INVALID_ARG;
	}

#  if CONF_SPI_SLAVE_ENABLE == true
	if ((module->mode == SPI_MODE_SLAVE) && (spi_is_write_complete(module))) {
    134e:	7963      	ldrb	r3, [r4, #5]
    1350:	2b00      	cmp	r3, #0
    1352:	d105      	bne.n	1360 <spi_write_buffer_wait+0x38>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1354:	6823      	ldr	r3, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1356:	7e18      	ldrb	r0, [r3, #24]
    1358:	0782      	lsls	r2, r0, #30
    135a:	d501      	bpl.n	1360 <spi_write_buffer_wait+0x38>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    135c:	2002      	movs	r0, #2
    135e:	7618      	strb	r0, [r3, #24]
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    1360:	4655      	mov	r5, sl
    1362:	2000      	movs	r0, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1364:	2301      	movs	r3, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1366:	2602      	movs	r6, #2
    1368:	46b4      	mov	ip, r6
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    136a:	2704      	movs	r7, #4
    136c:	46bb      	mov	fp, r7
    136e:	e08f      	b.n	1490 <spi_write_buffer_wait+0x168>

	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
    1370:	7962      	ldrb	r2, [r4, #5]
    1372:	2a00      	cmp	r2, #0
    1374:	d001      	beq.n	137a <spi_write_buffer_wait+0x52>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1376:	6826      	ldr	r6, [r4, #0]
    1378:	e016      	b.n	13a8 <spi_write_buffer_wait+0x80>
    137a:	6822      	ldr	r2, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    137c:	7e16      	ldrb	r6, [r2, #24]
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
				if (spi_is_ready_to_write(module)) {
    137e:	421e      	tst	r6, r3
    1380:	d106      	bne.n	1390 <spi_write_buffer_wait+0x68>
    1382:	4e6d      	ldr	r6, [pc, #436]	; (1538 <spi_write_buffer_wait+0x210>)
    1384:	7e17      	ldrb	r7, [r2, #24]
    1386:	421f      	tst	r7, r3
    1388:	d102      	bne.n	1390 <spi_write_buffer_wait+0x68>
    138a:	3e01      	subs	r6, #1
	/* Write block */
	while (length--) {
#  if CONF_SPI_SLAVE_ENABLE == true
		/* Start timeout period for slave */
		if (module->mode == SPI_MODE_SLAVE) {
			for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    138c:	2e00      	cmp	r6, #0
    138e:	d1f9      	bne.n	1384 <spi_write_buffer_wait+0x5c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1390:	7e16      	ldrb	r6, [r2, #24]
				if (spi_is_ready_to_write(module)) {
					break;
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
    1392:	4667      	mov	r7, ip
    1394:	423e      	tst	r6, r7
    1396:	d003      	beq.n	13a0 <spi_write_buffer_wait+0x78>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    1398:	2302      	movs	r3, #2
    139a:	7613      	strb	r3, [r2, #24]
				}
			}
			/* Check if master has ended the transaction */
			if (spi_is_write_complete(module)) {
				_spi_clear_tx_complete_flag(module);
				return STATUS_ABORTED;
    139c:	2004      	movs	r0, #4
    139e:	e0c4      	b.n	152a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    13a0:	7e12      	ldrb	r2, [r2, #24]
			}

			if (!spi_is_ready_to_write(module)) {
    13a2:	421a      	tst	r2, r3
    13a4:	d1e7      	bne.n	1376 <spi_write_buffer_wait+0x4e>
    13a6:	e0b3      	b.n	1510 <spi_write_buffer_wait+0x1e8>
    13a8:	7e32      	ldrb	r2, [r6, #24]
			}
		}
#  endif

		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
    13aa:	421a      	tst	r2, r3
    13ac:	d0fc      	beq.n	13a8 <spi_write_buffer_wait+0x80>
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    13ae:	1c42      	adds	r2, r0, #1
    13b0:	b292      	uxth	r2, r2
    13b2:	4690      	mov	r8, r2
    13b4:	5c0f      	ldrb	r7, [r1, r0]

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    13b6:	79a2      	ldrb	r2, [r4, #6]
    13b8:	2a01      	cmp	r2, #1
    13ba:	d001      	beq.n	13c0 <spi_write_buffer_wait+0x98>
		/* Wait until the module is ready to write a character */
		while (!spi_is_ready_to_write(module)) {
		}

		/* Write value will be at least 8-bits long */
		uint16_t data_to_send = tx_data[tx_pos++];
    13bc:	4640      	mov	r0, r8
    13be:	e005      	b.n	13cc <spi_write_buffer_wait+0xa4>

		/* If 9-bit data, get next byte to send from the buffer */
		if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
			data_to_send |= (tx_data[tx_pos++] << 8);
    13c0:	3002      	adds	r0, #2
    13c2:	b280      	uxth	r0, r0
    13c4:	4642      	mov	r2, r8
    13c6:	5c8a      	ldrb	r2, [r1, r2]
    13c8:	0212      	lsls	r2, r2, #8
    13ca:	4317      	orrs	r7, r2
    13cc:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    13ce:	421a      	tst	r2, r3
    13d0:	d002      	beq.n	13d8 <spi_write_buffer_wait+0xb0>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    13d2:	05ff      	lsls	r7, r7, #23
    13d4:	0dff      	lsrs	r7, r7, #23
    13d6:	62b7      	str	r7, [r6, #40]	; 0x28
    13d8:	1e6a      	subs	r2, r5, #1
    13da:	b296      	uxth	r6, r2
		}

		/* Write the data to send */
		spi_write(module, data_to_send);

		if (module->receiver_enabled) {
    13dc:	79e2      	ldrb	r2, [r4, #7]
    13de:	2a00      	cmp	r2, #0
    13e0:	d101      	bne.n	13e6 <spi_write_buffer_wait+0xbe>
    13e2:	1c35      	adds	r5, r6, #0
    13e4:	e056      	b.n	1494 <spi_write_buffer_wait+0x16c>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
    13e6:	7962      	ldrb	r2, [r4, #5]
    13e8:	2a00      	cmp	r2, #0
    13ea:	d137      	bne.n	145c <spi_write_buffer_wait+0x134>
    13ec:	4a53      	ldr	r2, [pc, #332]	; (153c <spi_write_buffer_wait+0x214>)
    13ee:	9101      	str	r1, [sp, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    13f0:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    13f2:	7e37      	ldrb	r7, [r6, #24]
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
    13f4:	421f      	tst	r7, r3
    13f6:	d01c      	beq.n	1432 <spi_write_buffer_wait+0x10a>
						data_to_send = tx_data[tx_pos++];
    13f8:	1c47      	adds	r7, r0, #1
    13fa:	b2bf      	uxth	r7, r7
    13fc:	46b9      	mov	r9, r7
    13fe:	9901      	ldr	r1, [sp, #4]
    1400:	5c09      	ldrb	r1, [r1, r0]
    1402:	4688      	mov	r8, r1
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1404:	79a7      	ldrb	r7, [r4, #6]
    1406:	2f01      	cmp	r7, #1
    1408:	d001      	beq.n	140e <spi_write_buffer_wait+0xe6>
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_write(module)) {
						data_to_send = tx_data[tx_pos++];
    140a:	4648      	mov	r0, r9
    140c:	e008      	b.n	1420 <spi_write_buffer_wait+0xf8>
						/* If 9-bit data, get next byte to send from the buffer */
						if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
							data_to_send |= (tx_data[tx_pos++] << 8);
    140e:	3002      	adds	r0, #2
    1410:	b280      	uxth	r0, r0
    1412:	9901      	ldr	r1, [sp, #4]
    1414:	464f      	mov	r7, r9
    1416:	5dc9      	ldrb	r1, [r1, r7]
    1418:	0209      	lsls	r1, r1, #8
    141a:	4647      	mov	r7, r8
    141c:	430f      	orrs	r7, r1
    141e:	46b8      	mov	r8, r7
    1420:	7e37      	ldrb	r7, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    1422:	421f      	tst	r7, r3
    1424:	d003      	beq.n	142e <spi_write_buffer_wait+0x106>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1426:	4647      	mov	r7, r8
    1428:	05f9      	lsls	r1, r7, #23
    142a:	0dcf      	lsrs	r7, r1, #23
    142c:	62b7      	str	r7, [r6, #40]	; 0x28
						}

						/* Write the data to send */
						spi_write(module, data_to_send);
						length--;
    142e:	3d01      	subs	r5, #1
    1430:	b2ad      	uxth	r5, r5
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1432:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1434:	7e37      	ldrb	r7, [r6, #24]
					}
					if (spi_is_ready_to_read(module)) {
    1436:	4659      	mov	r1, fp
    1438:	420f      	tst	r7, r1
    143a:	d102      	bne.n	1442 <spi_write_buffer_wait+0x11a>
    143c:	3a01      	subs	r2, #1

		if (module->receiver_enabled) {
#  if CONF_SPI_SLAVE_ENABLE == true
			/* Start timeout period for slave */
			if (module->mode == SPI_MODE_SLAVE) {
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    143e:	2a00      	cmp	r2, #0
    1440:	d1d6      	bne.n	13f0 <spi_write_buffer_wait+0xc8>
    1442:	9901      	ldr	r1, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    1444:	7e32      	ldrb	r2, [r6, #24]
						break;
					}
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
    1446:	4667      	mov	r7, ip
    1448:	423a      	tst	r2, r7
    144a:	d003      	beq.n	1454 <spi_write_buffer_wait+0x12c>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Clear interrupt flag */
	spi_module->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    144c:	2302      	movs	r3, #2
    144e:	7633      	strb	r3, [r6, #24]
				}

				/* Check if master has ended the transaction */
				if (spi_is_write_complete(module)) {
					_spi_clear_tx_complete_flag(module);
					return STATUS_ABORTED;
    1450:	2004      	movs	r0, #4
    1452:	e06a      	b.n	152a <spi_write_buffer_wait+0x202>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1454:	7e32      	ldrb	r2, [r6, #24]
				}

				if (!spi_is_ready_to_read(module)) {
    1456:	465e      	mov	r6, fp
    1458:	4232      	tst	r2, r6
    145a:	d05b      	beq.n	1514 <spi_write_buffer_wait+0x1ec>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    145c:	6826      	ldr	r6, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    145e:	7e32      	ldrb	r2, [r6, #24]
					return STATUS_ERR_TIMEOUT;
				}
			}
#  endif

			while (!spi_is_ready_to_read(module)) {
    1460:	465f      	mov	r7, fp
    1462:	423a      	tst	r2, r7
    1464:	d0fb      	beq.n	145e <spi_write_buffer_wait+0x136>
    1466:	7e32      	ldrb	r2, [r6, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    1468:	423a      	tst	r2, r7
    146a:	d00d      	beq.n	1488 <spi_write_buffer_wait+0x160>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    146c:	8b72      	ldrh	r2, [r6, #26]
    146e:	423a      	tst	r2, r7
    1470:	d004      	beq.n	147c <spi_write_buffer_wait+0x154>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1472:	8b72      	ldrh	r2, [r6, #26]
    1474:	2704      	movs	r7, #4
    1476:	433a      	orrs	r2, r7
    1478:	b292      	uxth	r2, r2
    147a:	8372      	strh	r2, [r6, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    147c:	79a2      	ldrb	r2, [r4, #6]
    147e:	2a01      	cmp	r2, #1
    1480:	d101      	bne.n	1486 <spi_write_buffer_wait+0x15e>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    1482:	6ab2      	ldr	r2, [r6, #40]	; 0x28
    1484:	e000      	b.n	1488 <spi_write_buffer_wait+0x160>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    1486:	6ab2      	ldr	r2, [r6, #40]	; 0x28
			}

			/* Flush read buffer */
			uint16_t flush;
			spi_read(module, &flush);
			flush_length--;
    1488:	4652      	mov	r2, sl
    148a:	3a01      	subs	r2, #1
    148c:	b292      	uxth	r2, r2
    148e:	4692      	mov	sl, r2
    1490:	3d01      	subs	r5, #1
    1492:	b2ad      	uxth	r5, r5

	uint16_t tx_pos = 0;
	uint16_t flush_length = length;

	/* Write block */
	while (length--) {
    1494:	4a2a      	ldr	r2, [pc, #168]	; (1540 <spi_write_buffer_wait+0x218>)
    1496:	4295      	cmp	r5, r2
    1498:	d000      	beq.n	149c <spi_write_buffer_wait+0x174>
    149a:	e769      	b.n	1370 <spi_write_buffer_wait+0x48>
    149c:	4651      	mov	r1, sl
			flush_length--;
		}
	}

#  if CONF_SPI_MASTER_ENABLE == true
	if (module->mode == SPI_MODE_MASTER) {
    149e:	7963      	ldrb	r3, [r4, #5]
    14a0:	2b01      	cmp	r3, #1
    14a2:	d105      	bne.n	14b0 <spi_write_buffer_wait+0x188>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    14a4:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    14a6:	2202      	movs	r2, #2
    14a8:	7e0b      	ldrb	r3, [r1, #24]
		/* Wait for last byte to be transferred */
		while (!spi_is_write_complete(module)) {
    14aa:	4213      	tst	r3, r2
    14ac:	d0fc      	beq.n	14a8 <spi_write_buffer_wait+0x180>
    14ae:	e033      	b.n	1518 <spi_write_buffer_wait+0x1f0>
		}
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
    14b0:	2b00      	cmp	r3, #0
    14b2:	d133      	bne.n	151c <spi_write_buffer_wait+0x1f4>
		if (module->receiver_enabled) {
    14b4:	79e3      	ldrb	r3, [r4, #7]
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    14b6:	2000      	movs	r0, #0
	}
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
    14b8:	2b00      	cmp	r3, #0
    14ba:	d036      	beq.n	152a <spi_write_buffer_wait+0x202>
			while (flush_length) {
    14bc:	2900      	cmp	r1, #0
    14be:	d02f      	beq.n	1520 <spi_write_buffer_wait+0x1f8>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    14c0:	2504      	movs	r5, #4
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    14c2:	4e1d      	ldr	r6, [pc, #116]	; (1538 <spi_write_buffer_wait+0x210>)

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    14c4:	2704      	movs	r7, #4
    14c6:	4650      	mov	r0, sl
    14c8:	e01c      	b.n	1504 <spi_write_buffer_wait+0x1dc>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    14ca:	7e0a      	ldrb	r2, [r1, #24]
    14cc:	422a      	tst	r2, r5
    14ce:	d102      	bne.n	14d6 <spi_write_buffer_wait+0x1ae>
    14d0:	3b01      	subs	r3, #1
#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
    14d2:	2b00      	cmp	r3, #0
    14d4:	d1f9      	bne.n	14ca <spi_write_buffer_wait+0x1a2>
    14d6:	7e0b      	ldrb	r3, [r1, #24]
					if (spi_is_ready_to_read(module)) {
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
    14d8:	422b      	tst	r3, r5
    14da:	d023      	beq.n	1524 <spi_write_buffer_wait+0x1fc>
    14dc:	7e0b      	ldrb	r3, [r1, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    14de:	422b      	tst	r3, r5
    14e0:	d00c      	beq.n	14fc <spi_write_buffer_wait+0x1d4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    14e2:	8b4b      	ldrh	r3, [r1, #26]
    14e4:	422b      	tst	r3, r5
    14e6:	d003      	beq.n	14f0 <spi_write_buffer_wait+0x1c8>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    14e8:	8b4b      	ldrh	r3, [r1, #26]
    14ea:	433b      	orrs	r3, r7
    14ec:	b29b      	uxth	r3, r3
    14ee:	834b      	strh	r3, [r1, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    14f0:	79a3      	ldrb	r3, [r4, #6]
    14f2:	2b01      	cmp	r3, #1
    14f4:	d101      	bne.n	14fa <spi_write_buffer_wait+0x1d2>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    14f6:	6a8b      	ldr	r3, [r1, #40]	; 0x28
    14f8:	e000      	b.n	14fc <spi_write_buffer_wait+0x1d4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    14fa:	6a8b      	ldr	r3, [r1, #40]	; 0x28
					return STATUS_ERR_TIMEOUT;
				}
				/* Flush read buffer */
				uint16_t flush;
				spi_read(module, &flush);
				flush_length--;
    14fc:	3801      	subs	r0, #1
    14fe:	b280      	uxth	r0, r0
#  endif

#  if CONF_SPI_SLAVE_ENABLE == true
	if (module->mode == SPI_MODE_SLAVE) {
		if (module->receiver_enabled) {
			while (flush_length) {
    1500:	2800      	cmp	r0, #0
    1502:	d011      	beq.n	1528 <spi_write_buffer_wait+0x200>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1504:	6821      	ldr	r1, [r4, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    1506:	7e0b      	ldrb	r3, [r1, #24]
				/* Start timeout period for slave */
				for (uint32_t i = 0; i <= SPI_TIMEOUT; i++) {
					if (spi_is_ready_to_read(module)) {
    1508:	422b      	tst	r3, r5
    150a:	d1e4      	bne.n	14d6 <spi_write_buffer_wait+0x1ae>
    150c:	1c33      	adds	r3, r6, #0
    150e:	e7dc      	b.n	14ca <spi_write_buffer_wait+0x1a2>
				return STATUS_ABORTED;
			}

			if (!spi_is_ready_to_write(module)) {
				/* Not ready to write data within timeout period */
				return STATUS_ERR_TIMEOUT;
    1510:	2012      	movs	r0, #18
    1512:	e00a      	b.n	152a <spi_write_buffer_wait+0x202>
					return STATUS_ABORTED;
				}

				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1514:	2012      	movs	r0, #18
    1516:	e008      	b.n	152a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1518:	2000      	movs	r0, #0
    151a:	e006      	b.n	152a <spi_write_buffer_wait+0x202>
    151c:	2000      	movs	r0, #0
    151e:	e004      	b.n	152a <spi_write_buffer_wait+0x202>
    1520:	2000      	movs	r0, #0
    1522:	e002      	b.n	152a <spi_write_buffer_wait+0x202>
						break;
					}
				}
				if (!spi_is_ready_to_read(module)) {
					/* Not ready to read data within timeout period */
					return STATUS_ERR_TIMEOUT;
    1524:	2012      	movs	r0, #18
    1526:	e000      	b.n	152a <spi_write_buffer_wait+0x202>
				flush_length--;
			}
		}
	}
#  endif
	return STATUS_OK;
    1528:	2000      	movs	r0, #0
}
    152a:	b003      	add	sp, #12
    152c:	bc3c      	pop	{r2, r3, r4, r5}
    152e:	4690      	mov	r8, r2
    1530:	4699      	mov	r9, r3
    1532:	46a2      	mov	sl, r4
    1534:	46ab      	mov	fp, r5
    1536:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1538:	00002710 	.word	0x00002710
    153c:	00002711 	.word	0x00002711
    1540:	0000ffff 	.word	0x0000ffff

00001544 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    1544:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    1546:	0080      	lsls	r0, r0, #2
    1548:	4b74      	ldr	r3, [pc, #464]	; (171c <_spi_interrupt_handler+0x1d8>)
    154a:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    154c:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    154e:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    1550:	5ce3      	ldrb	r3, [r4, r3]
    1552:	2237      	movs	r2, #55	; 0x37
    1554:	5ca7      	ldrb	r7, [r4, r2]
    1556:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    1558:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    155a:	7dae      	ldrb	r6, [r5, #22]
    155c:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    155e:	07f1      	lsls	r1, r6, #31
    1560:	d549      	bpl.n	15f6 <_spi_interrupt_handler+0xb2>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    1562:	7963      	ldrb	r3, [r4, #5]
    1564:	2b01      	cmp	r3, #1
    1566:	d116      	bne.n	1596 <_spi_interrupt_handler+0x52>
			(module->dir == SPI_DIRECTION_READ)) {
    1568:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    156a:	2b00      	cmp	r3, #0
    156c:	d10f      	bne.n	158e <_spi_interrupt_handler+0x4a>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    156e:	4b6c      	ldr	r3, [pc, #432]	; (1720 <_spi_interrupt_handler+0x1dc>)
    1570:	881b      	ldrh	r3, [r3, #0]
    1572:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1574:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1576:	3b01      	subs	r3, #1
    1578:	b29b      	uxth	r3, r3
    157a:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    157c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    157e:	b29b      	uxth	r3, r3
    1580:	2b00      	cmp	r3, #0
    1582:	d101      	bne.n	1588 <_spi_interrupt_handler+0x44>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    1584:	2301      	movs	r3, #1
    1586:	752b      	strb	r3, [r5, #20]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1588:	7963      	ldrb	r3, [r4, #5]
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			}
		}
#  endif

		if (0
    158a:	2b01      	cmp	r3, #1
    158c:	d103      	bne.n	1596 <_spi_interrupt_handler+0x52>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    158e:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    1590:	2b00      	cmp	r3, #0
    1592:	d105      	bne.n	15a0 <_spi_interrupt_handler+0x5c>
    1594:	e02f      	b.n	15f6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    1596:	2b00      	cmp	r3, #0
    1598:	d12d      	bne.n	15f6 <_spi_interrupt_handler+0xb2>
			(module->dir != SPI_DIRECTION_READ))
    159a:	7a63      	ldrb	r3, [r4, #9]
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
#  endif
#  if CONF_SPI_SLAVE_ENABLE == true
		|| ((module->mode == SPI_MODE_SLAVE) &&
    159c:	2b00      	cmp	r3, #0
    159e:	d02a      	beq.n	15f6 <_spi_interrupt_handler+0xb2>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    15a0:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    15a2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    15a4:	7819      	ldrb	r1, [r3, #0]
    15a6:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    15a8:	1c58      	adds	r0, r3, #1
    15aa:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    15ac:	79a0      	ldrb	r0, [r4, #6]
    15ae:	2801      	cmp	r0, #1
    15b0:	d104      	bne.n	15bc <_spi_interrupt_handler+0x78>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    15b2:	7858      	ldrb	r0, [r3, #1]
    15b4:	0200      	lsls	r0, r0, #8
    15b6:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    15b8:	3302      	adds	r3, #2
    15ba:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    15bc:	05cb      	lsls	r3, r1, #23
    15be:	0ddb      	lsrs	r3, r3, #23
    15c0:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    15c2:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    15c4:	3b01      	subs	r3, #1
    15c6:	b29b      	uxth	r3, r3
    15c8:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    15ca:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    15cc:	b29b      	uxth	r3, r3
    15ce:	2b00      	cmp	r3, #0
    15d0:	d111      	bne.n	15f6 <_spi_interrupt_handler+0xb2>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    15d2:	2301      	movs	r3, #1
    15d4:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    15d6:	7a63      	ldrb	r3, [r4, #9]
    15d8:	2b01      	cmp	r3, #1
    15da:	d10c      	bne.n	15f6 <_spi_interrupt_handler+0xb2>
    15dc:	79e3      	ldrb	r3, [r4, #7]
    15de:	2b00      	cmp	r3, #0
    15e0:	d109      	bne.n	15f6 <_spi_interrupt_handler+0xb2>
						!(module->receiver_enabled)) {
					/* Buffer sent with receiver disabled */
					module->dir = SPI_DIRECTION_IDLE;
    15e2:	2303      	movs	r3, #3
    15e4:	7263      	strb	r3, [r4, #9]
					module->status = STATUS_OK;
    15e6:	2200      	movs	r2, #0
    15e8:	2338      	movs	r3, #56	; 0x38
    15ea:	54e2      	strb	r2, [r4, r3]
					/* Run callback if registered and enabled */
					if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    15ec:	07fa      	lsls	r2, r7, #31
    15ee:	d502      	bpl.n	15f6 <_spi_interrupt_handler+0xb2>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
									(module);
    15f0:	1c20      	adds	r0, r4, #0
    15f2:	68e3      	ldr	r3, [r4, #12]
    15f4:	4798      	blx	r3
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    15f6:	0771      	lsls	r1, r6, #29
    15f8:	d561      	bpl.n	16be <_spi_interrupt_handler+0x17a>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    15fa:	8b6b      	ldrh	r3, [r5, #26]
    15fc:	075a      	lsls	r2, r3, #29
    15fe:	d514      	bpl.n	162a <_spi_interrupt_handler+0xe6>
			if (module->dir != SPI_DIRECTION_WRITE) {
    1600:	7a63      	ldrb	r3, [r4, #9]
    1602:	2b01      	cmp	r3, #1
    1604:	d00b      	beq.n	161e <_spi_interrupt_handler+0xda>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    1606:	221e      	movs	r2, #30
    1608:	2338      	movs	r3, #56	; 0x38
    160a:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    160c:	2303      	movs	r3, #3
    160e:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    1610:	2305      	movs	r3, #5
    1612:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    1614:	073b      	lsls	r3, r7, #28
    1616:	d502      	bpl.n	161e <_spi_interrupt_handler+0xda>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    1618:	1c20      	adds	r0, r4, #0
    161a:	69a1      	ldr	r1, [r4, #24]
    161c:	4788      	blx	r1
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    161e:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    1620:	8b6a      	ldrh	r2, [r5, #26]
    1622:	2304      	movs	r3, #4
    1624:	4313      	orrs	r3, r2
    1626:	836b      	strh	r3, [r5, #26]
    1628:	e049      	b.n	16be <_spi_interrupt_handler+0x17a>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    162a:	7a63      	ldrb	r3, [r4, #9]
    162c:	2b01      	cmp	r3, #1
    162e:	d116      	bne.n	165e <_spi_interrupt_handler+0x11a>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    1630:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    1632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    1634:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    1636:	3b01      	subs	r3, #1
    1638:	b29b      	uxth	r3, r3
    163a:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    163c:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    163e:	b29b      	uxth	r3, r3
    1640:	2b00      	cmp	r3, #0
    1642:	d13c      	bne.n	16be <_spi_interrupt_handler+0x17a>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1644:	2304      	movs	r3, #4
    1646:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    1648:	2200      	movs	r2, #0
    164a:	2338      	movs	r3, #56	; 0x38
    164c:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    164e:	2303      	movs	r3, #3
    1650:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    1652:	07fa      	lsls	r2, r7, #31
    1654:	d533      	bpl.n	16be <_spi_interrupt_handler+0x17a>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    1656:	1c20      	adds	r0, r4, #0
    1658:	68e3      	ldr	r3, [r4, #12]
    165a:	4798      	blx	r3
    165c:	e02f      	b.n	16be <_spi_interrupt_handler+0x17a>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    165e:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    1660:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1662:	05d2      	lsls	r2, r2, #23
    1664:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    1666:	b2d3      	uxtb	r3, r2
    1668:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    166a:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    166c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    166e:	1c59      	adds	r1, r3, #1
    1670:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    1672:	79a1      	ldrb	r1, [r4, #6]
    1674:	2901      	cmp	r1, #1
    1676:	d104      	bne.n	1682 <_spi_interrupt_handler+0x13e>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    1678:	0a12      	lsrs	r2, r2, #8
    167a:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    167c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    167e:	3301      	adds	r3, #1
    1680:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    1682:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    1684:	3b01      	subs	r3, #1
    1686:	b29b      	uxth	r3, r3
    1688:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    168a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    168c:	b29b      	uxth	r3, r3
    168e:	2b00      	cmp	r3, #0
    1690:	d115      	bne.n	16be <_spi_interrupt_handler+0x17a>
					module->status = STATUS_OK;
    1692:	2200      	movs	r2, #0
    1694:	2338      	movs	r3, #56	; 0x38
    1696:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    1698:	2304      	movs	r3, #4
    169a:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    169c:	7a63      	ldrb	r3, [r4, #9]
    169e:	2b02      	cmp	r3, #2
    16a0:	d105      	bne.n	16ae <_spi_interrupt_handler+0x16a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    16a2:	077a      	lsls	r2, r7, #29
    16a4:	d50b      	bpl.n	16be <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    16a6:	1c20      	adds	r0, r4, #0
    16a8:	6963      	ldr	r3, [r4, #20]
    16aa:	4798      	blx	r3
    16ac:	e007      	b.n	16be <_spi_interrupt_handler+0x17a>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    16ae:	7a63      	ldrb	r3, [r4, #9]
    16b0:	2b00      	cmp	r3, #0
    16b2:	d104      	bne.n	16be <_spi_interrupt_handler+0x17a>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    16b4:	07b9      	lsls	r1, r7, #30
    16b6:	d502      	bpl.n	16be <_spi_interrupt_handler+0x17a>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    16b8:	1c20      	adds	r0, r4, #0
    16ba:	6922      	ldr	r2, [r4, #16]
    16bc:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    16be:	07b3      	lsls	r3, r6, #30
    16c0:	d513      	bpl.n	16ea <_spi_interrupt_handler+0x1a6>
#  if CONF_SPI_SLAVE_ENABLE == true
		if (module->mode == SPI_MODE_SLAVE) {
    16c2:	7963      	ldrb	r3, [r4, #5]
    16c4:	2b00      	cmp	r3, #0
    16c6:	d110      	bne.n	16ea <_spi_interrupt_handler+0x1a6>
			/* Transaction ended by master */

			/* Disable interrupts */
			spi_hw->INTENCLR.reg =
    16c8:	2307      	movs	r3, #7
    16ca:	752b      	strb	r3, [r5, #20]
					SPI_INTERRUPT_FLAG_TX_COMPLETE |
					SPI_INTERRUPT_FLAG_RX_COMPLETE |
					SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
			/* Clear interrupt flag */
			spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    16cc:	2302      	movs	r3, #2
    16ce:	762b      	strb	r3, [r5, #24]


			/* Reset all status information */
			module->dir = SPI_DIRECTION_IDLE;
    16d0:	2303      	movs	r3, #3
    16d2:	7263      	strb	r3, [r4, #9]
			module->remaining_tx_buffer_length = 0;
    16d4:	2300      	movs	r3, #0
    16d6:	86a3      	strh	r3, [r4, #52]	; 0x34
			module->remaining_rx_buffer_length = 0;
    16d8:	8623      	strh	r3, [r4, #48]	; 0x30
			module->status = STATUS_OK;
    16da:	2338      	movs	r3, #56	; 0x38
    16dc:	2200      	movs	r2, #0
    16de:	54e2      	strb	r2, [r4, r3]

			if (callback_mask &
    16e0:	06f9      	lsls	r1, r7, #27
    16e2:	d502      	bpl.n	16ea <_spi_interrupt_handler+0x1a6>
					(1 << SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE)) {
			(module->callback[SPI_CALLBACK_SLAVE_TRANSMISSION_COMPLETE])
					(module);
    16e4:	1c20      	adds	r0, r4, #0
    16e6:	69e2      	ldr	r2, [r4, #28]
    16e8:	4790      	blx	r2
	}

#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
#  if CONF_SPI_SLAVE_ENABLE == true
		/* When a high to low transition is detected on the _SS pin in slave mode */
		if (interrupt_status & SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW) {
    16ea:	0733      	lsls	r3, r6, #28
    16ec:	d50a      	bpl.n	1704 <_spi_interrupt_handler+0x1c0>
			if (module->mode == SPI_MODE_SLAVE) {
    16ee:	7963      	ldrb	r3, [r4, #5]
    16f0:	2b00      	cmp	r3, #0
    16f2:	d107      	bne.n	1704 <_spi_interrupt_handler+0x1c0>
				/* Disable interrupts */
				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    16f4:	2308      	movs	r3, #8
    16f6:	752b      	strb	r3, [r5, #20]
				/* Clear interrupt flag */
				spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_SLAVE_SELECT_LOW;
    16f8:	762b      	strb	r3, [r5, #24]

				if (callback_mask & (1 << SPI_CALLBACK_SLAVE_SELECT_LOW)) {
    16fa:	06b9      	lsls	r1, r7, #26
    16fc:	d502      	bpl.n	1704 <_spi_interrupt_handler+0x1c0>
					(module->callback[SPI_CALLBACK_SLAVE_SELECT_LOW])(module);
    16fe:	1c20      	adds	r0, r4, #0
    1700:	6a22      	ldr	r2, [r4, #32]
    1702:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    1704:	09f6      	lsrs	r6, r6, #7
    1706:	d007      	beq.n	1718 <_spi_interrupt_handler+0x1d4>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    1708:	2380      	movs	r3, #128	; 0x80
    170a:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    170c:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    170e:	067b      	lsls	r3, r7, #25
    1710:	d502      	bpl.n	1718 <_spi_interrupt_handler+0x1d4>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    1712:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1714:	1c20      	adds	r0, r4, #0
    1716:	4798      	blx	r3
		}
	}
#  endif
}
    1718:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    171a:	46c0      	nop			; (mov r8, r8)
    171c:	200009e0 	.word	0x200009e0
    1720:	200009dc 	.word	0x200009dc

00001724 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1724:	4770      	bx	lr
    1726:	46c0      	nop			; (mov r8, r8)

00001728 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1728:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    172a:	4b0b      	ldr	r3, [pc, #44]	; (1758 <_sercom_set_handler+0x30>)
    172c:	781b      	ldrb	r3, [r3, #0]
    172e:	2b00      	cmp	r3, #0
    1730:	d10e      	bne.n	1750 <_sercom_set_handler+0x28>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1732:	4c0a      	ldr	r4, [pc, #40]	; (175c <_sercom_set_handler+0x34>)
    1734:	4d0a      	ldr	r5, [pc, #40]	; (1760 <_sercom_set_handler+0x38>)
    1736:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    1738:	4b0a      	ldr	r3, [pc, #40]	; (1764 <_sercom_set_handler+0x3c>)
    173a:	2200      	movs	r2, #0
    173c:	601a      	str	r2, [r3, #0]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    173e:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    1740:	605a      	str	r2, [r3, #4]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1742:	60a5      	str	r5, [r4, #8]
			_sercom_instances[i] = NULL;
    1744:	609a      	str	r2, [r3, #8]
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1746:	60e5      	str	r5, [r4, #12]
			_sercom_instances[i] = NULL;
    1748:	60da      	str	r2, [r3, #12]
		}

		_handler_table_initialized = true;
    174a:	2201      	movs	r2, #1
    174c:	4b02      	ldr	r3, [pc, #8]	; (1758 <_sercom_set_handler+0x30>)
    174e:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1750:	0080      	lsls	r0, r0, #2
    1752:	4b02      	ldr	r3, [pc, #8]	; (175c <_sercom_set_handler+0x34>)
    1754:	50c1      	str	r1, [r0, r3]
}
    1756:	bd30      	pop	{r4, r5, pc}
    1758:	20000130 	.word	0x20000130
    175c:	20000134 	.word	0x20000134
    1760:	00001725 	.word	0x00001725
    1764:	200009e0 	.word	0x200009e0

00001768 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1768:	b530      	push	{r4, r5, lr}
    176a:	b083      	sub	sp, #12
    176c:	1c05      	adds	r5, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    176e:	ac01      	add	r4, sp, #4
    1770:	1c20      	adds	r0, r4, #0
    1772:	4905      	ldr	r1, [pc, #20]	; (1788 <_sercom_get_interrupt_vector+0x20>)
    1774:	2204      	movs	r2, #4
    1776:	4b05      	ldr	r3, [pc, #20]	; (178c <_sercom_get_interrupt_vector+0x24>)
    1778:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    177a:	1c28      	adds	r0, r5, #0
    177c:	4b04      	ldr	r3, [pc, #16]	; (1790 <_sercom_get_interrupt_vector+0x28>)
    177e:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1780:	5620      	ldrsb	r0, [r4, r0]
}
    1782:	b003      	add	sp, #12
    1784:	bd30      	pop	{r4, r5, pc}
    1786:	46c0      	nop			; (mov r8, r8)
    1788:	00002dac 	.word	0x00002dac
    178c:	00002191 	.word	0x00002191
    1790:	00000fe1 	.word	0x00000fe1

00001794 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1794:	b508      	push	{r3, lr}
    1796:	4b02      	ldr	r3, [pc, #8]	; (17a0 <SERCOM0_Handler+0xc>)
    1798:	681b      	ldr	r3, [r3, #0]
    179a:	2000      	movs	r0, #0
    179c:	4798      	blx	r3
    179e:	bd08      	pop	{r3, pc}
    17a0:	20000134 	.word	0x20000134

000017a4 <SERCOM1_Handler>:
    17a4:	b508      	push	{r3, lr}
    17a6:	4b02      	ldr	r3, [pc, #8]	; (17b0 <SERCOM1_Handler+0xc>)
    17a8:	685b      	ldr	r3, [r3, #4]
    17aa:	2001      	movs	r0, #1
    17ac:	4798      	blx	r3
    17ae:	bd08      	pop	{r3, pc}
    17b0:	20000134 	.word	0x20000134

000017b4 <SERCOM2_Handler>:
    17b4:	b508      	push	{r3, lr}
    17b6:	4b02      	ldr	r3, [pc, #8]	; (17c0 <SERCOM2_Handler+0xc>)
    17b8:	689b      	ldr	r3, [r3, #8]
    17ba:	2002      	movs	r0, #2
    17bc:	4798      	blx	r3
    17be:	bd08      	pop	{r3, pc}
    17c0:	20000134 	.word	0x20000134

000017c4 <SERCOM3_Handler>:
    17c4:	b508      	push	{r3, lr}
    17c6:	4b02      	ldr	r3, [pc, #8]	; (17d0 <SERCOM3_Handler+0xc>)
    17c8:	68db      	ldr	r3, [r3, #12]
    17ca:	2003      	movs	r0, #3
    17cc:	4798      	blx	r3
    17ce:	bd08      	pop	{r3, pc}
    17d0:	20000134 	.word	0x20000134

000017d4 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    17d4:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    17d6:	2000      	movs	r0, #0
    17d8:	4b08      	ldr	r3, [pc, #32]	; (17fc <delay_init+0x28>)
    17da:	4798      	blx	r3
	cycles_per_ms /= 1000;
    17dc:	4c08      	ldr	r4, [pc, #32]	; (1800 <delay_init+0x2c>)
    17de:	21fa      	movs	r1, #250	; 0xfa
    17e0:	0089      	lsls	r1, r1, #2
    17e2:	47a0      	blx	r4
    17e4:	4b07      	ldr	r3, [pc, #28]	; (1804 <delay_init+0x30>)
    17e6:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    17e8:	21fa      	movs	r1, #250	; 0xfa
    17ea:	0089      	lsls	r1, r1, #2
    17ec:	47a0      	blx	r4
    17ee:	4b06      	ldr	r3, [pc, #24]	; (1808 <delay_init+0x34>)
    17f0:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    17f2:	2205      	movs	r2, #5
    17f4:	4b05      	ldr	r3, [pc, #20]	; (180c <delay_init+0x38>)
    17f6:	601a      	str	r2, [r3, #0]
}
    17f8:	bd10      	pop	{r4, pc}
    17fa:	46c0      	nop			; (mov r8, r8)
    17fc:	00001c71 	.word	0x00001c71
    1800:	000020a5 	.word	0x000020a5
    1804:	20000018 	.word	0x20000018
    1808:	20000014 	.word	0x20000014
    180c:	e000e010 	.word	0xe000e010

00001810 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    1810:	b500      	push	{lr}
    1812:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    1814:	ab01      	add	r3, sp, #4
    1816:	2280      	movs	r2, #128	; 0x80
    1818:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    181a:	780a      	ldrb	r2, [r1, #0]
    181c:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    181e:	784a      	ldrb	r2, [r1, #1]
    1820:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    1822:	788a      	ldrb	r2, [r1, #2]
    1824:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    1826:	1c19      	adds	r1, r3, #0
    1828:	4b01      	ldr	r3, [pc, #4]	; (1830 <port_pin_set_config+0x20>)
    182a:	4798      	blx	r3
}
    182c:	b003      	add	sp, #12
    182e:	bd00      	pop	{pc}
    1830:	00001e65 	.word	0x00001e65

00001834 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1834:	4770      	bx	lr
    1836:	46c0      	nop			; (mov r8, r8)

00001838 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1838:	4b0c      	ldr	r3, [pc, #48]	; (186c <cpu_irq_enter_critical+0x34>)
    183a:	681b      	ldr	r3, [r3, #0]
    183c:	2b00      	cmp	r3, #0
    183e:	d110      	bne.n	1862 <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1840:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1844:	2b00      	cmp	r3, #0
    1846:	d109      	bne.n	185c <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i");
    1848:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    184a:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    184e:	2200      	movs	r2, #0
    1850:	4b07      	ldr	r3, [pc, #28]	; (1870 <cpu_irq_enter_critical+0x38>)
    1852:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1854:	2201      	movs	r2, #1
    1856:	4b07      	ldr	r3, [pc, #28]	; (1874 <cpu_irq_enter_critical+0x3c>)
    1858:	701a      	strb	r2, [r3, #0]
    185a:	e002      	b.n	1862 <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    185c:	2200      	movs	r2, #0
    185e:	4b05      	ldr	r3, [pc, #20]	; (1874 <cpu_irq_enter_critical+0x3c>)
    1860:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1862:	4b02      	ldr	r3, [pc, #8]	; (186c <cpu_irq_enter_critical+0x34>)
    1864:	681a      	ldr	r2, [r3, #0]
    1866:	3201      	adds	r2, #1
    1868:	601a      	str	r2, [r3, #0]
}
    186a:	4770      	bx	lr
    186c:	20000144 	.word	0x20000144
    1870:	2000001c 	.word	0x2000001c
    1874:	20000148 	.word	0x20000148

00001878 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1878:	4b08      	ldr	r3, [pc, #32]	; (189c <cpu_irq_leave_critical+0x24>)
    187a:	681a      	ldr	r2, [r3, #0]
    187c:	3a01      	subs	r2, #1
    187e:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1880:	681b      	ldr	r3, [r3, #0]
    1882:	2b00      	cmp	r3, #0
    1884:	d109      	bne.n	189a <cpu_irq_leave_critical+0x22>
    1886:	4b06      	ldr	r3, [pc, #24]	; (18a0 <cpu_irq_leave_critical+0x28>)
    1888:	781b      	ldrb	r3, [r3, #0]
    188a:	2b00      	cmp	r3, #0
    188c:	d005      	beq.n	189a <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    188e:	2201      	movs	r2, #1
    1890:	4b04      	ldr	r3, [pc, #16]	; (18a4 <cpu_irq_leave_critical+0x2c>)
    1892:	701a      	strb	r2, [r3, #0]
    1894:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i");
    1898:	b662      	cpsie	i
	}
}
    189a:	4770      	bx	lr
    189c:	20000144 	.word	0x20000144
    18a0:	20000148 	.word	0x20000148
    18a4:	2000001c 	.word	0x2000001c

000018a8 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    18a8:	b508      	push	{r3, lr}
	switch (clock_source) {
    18aa:	2808      	cmp	r0, #8
    18ac:	d834      	bhi.n	1918 <system_clock_source_get_hz+0x70>
    18ae:	0080      	lsls	r0, r0, #2
    18b0:	4b1b      	ldr	r3, [pc, #108]	; (1920 <system_clock_source_get_hz+0x78>)
    18b2:	581b      	ldr	r3, [r3, r0]
    18b4:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    18b6:	2080      	movs	r0, #128	; 0x80
    18b8:	0200      	lsls	r0, r0, #8
    18ba:	e030      	b.n	191e <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    18bc:	4b19      	ldr	r3, [pc, #100]	; (1924 <system_clock_source_get_hz+0x7c>)
    18be:	6918      	ldr	r0, [r3, #16]
    18c0:	e02d      	b.n	191e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    18c2:	4b19      	ldr	r3, [pc, #100]	; (1928 <system_clock_source_get_hz+0x80>)
    18c4:	6a18      	ldr	r0, [r3, #32]
    18c6:	0580      	lsls	r0, r0, #22
    18c8:	0f80      	lsrs	r0, r0, #30
    18ca:	4b18      	ldr	r3, [pc, #96]	; (192c <system_clock_source_get_hz+0x84>)
    18cc:	40c3      	lsrs	r3, r0
    18ce:	1c18      	adds	r0, r3, #0
    18d0:	e025      	b.n	191e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    18d2:	4b14      	ldr	r3, [pc, #80]	; (1924 <system_clock_source_get_hz+0x7c>)
    18d4:	6958      	ldr	r0, [r3, #20]
    18d6:	e022      	b.n	191e <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    18d8:	4b12      	ldr	r3, [pc, #72]	; (1924 <system_clock_source_get_hz+0x7c>)
    18da:	681b      	ldr	r3, [r3, #0]
    18dc:	2002      	movs	r0, #2
    18de:	4018      	ands	r0, r3
    18e0:	d01d      	beq.n	191e <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    18e2:	4911      	ldr	r1, [pc, #68]	; (1928 <system_clock_source_get_hz+0x80>)
    18e4:	2210      	movs	r2, #16
    18e6:	68cb      	ldr	r3, [r1, #12]
    18e8:	421a      	tst	r2, r3
    18ea:	d0fc      	beq.n	18e6 <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    18ec:	4b0d      	ldr	r3, [pc, #52]	; (1924 <system_clock_source_get_hz+0x7c>)
    18ee:	681b      	ldr	r3, [r3, #0]
    18f0:	075a      	lsls	r2, r3, #29
    18f2:	d513      	bpl.n	191c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    18f4:	2000      	movs	r0, #0
    18f6:	4b0e      	ldr	r3, [pc, #56]	; (1930 <system_clock_source_get_hz+0x88>)
    18f8:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    18fa:	4b0a      	ldr	r3, [pc, #40]	; (1924 <system_clock_source_get_hz+0x7c>)
    18fc:	689b      	ldr	r3, [r3, #8]
    18fe:	041b      	lsls	r3, r3, #16
    1900:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1902:	4358      	muls	r0, r3
    1904:	e00b      	b.n	191e <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1906:	2350      	movs	r3, #80	; 0x50
    1908:	4a07      	ldr	r2, [pc, #28]	; (1928 <system_clock_source_get_hz+0x80>)
    190a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    190c:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    190e:	075a      	lsls	r2, r3, #29
    1910:	d505      	bpl.n	191e <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    1912:	4b04      	ldr	r3, [pc, #16]	; (1924 <system_clock_source_get_hz+0x7c>)
    1914:	68d8      	ldr	r0, [r3, #12]
    1916:	e002      	b.n	191e <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    1918:	2000      	movs	r0, #0
    191a:	e000      	b.n	191e <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    191c:	4805      	ldr	r0, [pc, #20]	; (1934 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    191e:	bd08      	pop	{r3, pc}
    1920:	00002db0 	.word	0x00002db0
    1924:	2000014c 	.word	0x2000014c
    1928:	40000800 	.word	0x40000800
    192c:	007a1200 	.word	0x007a1200
    1930:	00001da5 	.word	0x00001da5
    1934:	02dc6c00 	.word	0x02dc6c00

00001938 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1938:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    193a:	4b0c      	ldr	r3, [pc, #48]	; (196c <system_clock_source_osc8m_set_config+0x34>)
    193c:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    193e:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1940:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1942:	7840      	ldrb	r0, [r0, #1]
    1944:	2201      	movs	r2, #1
    1946:	4010      	ands	r0, r2
    1948:	0180      	lsls	r0, r0, #6
    194a:	2640      	movs	r6, #64	; 0x40
    194c:	43b4      	bics	r4, r6
    194e:	4304      	orrs	r4, r0
    1950:	402a      	ands	r2, r5
    1952:	01d0      	lsls	r0, r2, #7
    1954:	2280      	movs	r2, #128	; 0x80
    1956:	4394      	bics	r4, r2
    1958:	1c22      	adds	r2, r4, #0
    195a:	4302      	orrs	r2, r0
    195c:	2003      	movs	r0, #3
    195e:	4001      	ands	r1, r0
    1960:	0209      	lsls	r1, r1, #8
    1962:	4803      	ldr	r0, [pc, #12]	; (1970 <system_clock_source_osc8m_set_config+0x38>)
    1964:	4002      	ands	r2, r0
    1966:	430a      	orrs	r2, r1
    1968:	621a      	str	r2, [r3, #32]
}
    196a:	bd70      	pop	{r4, r5, r6, pc}
    196c:	40000800 	.word	0x40000800
    1970:	fffffcff 	.word	0xfffffcff

00001974 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1974:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1976:	7a02      	ldrb	r2, [r0, #8]
    1978:	0692      	lsls	r2, r2, #26
    197a:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    197c:	8943      	ldrh	r3, [r0, #10]
    197e:	059b      	lsls	r3, r3, #22
    1980:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1982:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    1984:	4b15      	ldr	r3, [pc, #84]	; (19dc <system_clock_source_dfll_set_config+0x68>)
    1986:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    1988:	8881      	ldrh	r1, [r0, #4]
    198a:	8842      	ldrh	r2, [r0, #2]
    198c:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    198e:	79c4      	ldrb	r4, [r0, #7]
    1990:	7982      	ldrb	r2, [r0, #6]
    1992:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1994:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    1996:	7841      	ldrb	r1, [r0, #1]
    1998:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    199a:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    199c:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    199e:	7803      	ldrb	r3, [r0, #0]
    19a0:	2b04      	cmp	r3, #4
    19a2:	d10f      	bne.n	19c4 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    19a4:	7b02      	ldrb	r2, [r0, #12]
    19a6:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    19a8:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    19aa:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    19ac:	89c3      	ldrh	r3, [r0, #14]
    19ae:	041b      	lsls	r3, r3, #16
    19b0:	490b      	ldr	r1, [pc, #44]	; (19e0 <system_clock_source_dfll_set_config+0x6c>)
    19b2:	400b      	ands	r3, r1
    19b4:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    19b6:	4b09      	ldr	r3, [pc, #36]	; (19dc <system_clock_source_dfll_set_config+0x68>)
    19b8:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    19ba:	6819      	ldr	r1, [r3, #0]
    19bc:	2204      	movs	r2, #4
    19be:	430a      	orrs	r2, r1
    19c0:	601a      	str	r2, [r3, #0]
    19c2:	e009      	b.n	19d8 <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    19c4:	2b20      	cmp	r3, #32
    19c6:	d107      	bne.n	19d8 <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    19c8:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    19ca:	4b04      	ldr	r3, [pc, #16]	; (19dc <system_clock_source_dfll_set_config+0x68>)
    19cc:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    19ce:	6819      	ldr	r1, [r3, #0]
    19d0:	2284      	movs	r2, #132	; 0x84
    19d2:	00d2      	lsls	r2, r2, #3
    19d4:	430a      	orrs	r2, r1
    19d6:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    19d8:	bd10      	pop	{r4, pc}
    19da:	46c0      	nop			; (mov r8, r8)
    19dc:	2000014c 	.word	0x2000014c
    19e0:	03ff0000 	.word	0x03ff0000

000019e4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    19e4:	2808      	cmp	r0, #8
    19e6:	d843      	bhi.n	1a70 <system_clock_source_enable+0x8c>
    19e8:	0080      	lsls	r0, r0, #2
    19ea:	4b22      	ldr	r3, [pc, #136]	; (1a74 <system_clock_source_enable+0x90>)
    19ec:	581b      	ldr	r3, [r3, r0]
    19ee:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    19f0:	2000      	movs	r0, #0
    19f2:	e03e      	b.n	1a72 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    19f4:	4b20      	ldr	r3, [pc, #128]	; (1a78 <system_clock_source_enable+0x94>)
    19f6:	6a19      	ldr	r1, [r3, #32]
    19f8:	2202      	movs	r2, #2
    19fa:	430a      	orrs	r2, r1
    19fc:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    19fe:	2000      	movs	r0, #0
    1a00:	e037      	b.n	1a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1a02:	4b1d      	ldr	r3, [pc, #116]	; (1a78 <system_clock_source_enable+0x94>)
    1a04:	6999      	ldr	r1, [r3, #24]
    1a06:	2202      	movs	r2, #2
    1a08:	430a      	orrs	r2, r1
    1a0a:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1a0c:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    1a0e:	e030      	b.n	1a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    1a10:	4b19      	ldr	r3, [pc, #100]	; (1a78 <system_clock_source_enable+0x94>)
    1a12:	8a19      	ldrh	r1, [r3, #16]
    1a14:	2202      	movs	r2, #2
    1a16:	430a      	orrs	r2, r1
    1a18:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1a1a:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    1a1c:	e029      	b.n	1a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1a1e:	4b16      	ldr	r3, [pc, #88]	; (1a78 <system_clock_source_enable+0x94>)
    1a20:	8a99      	ldrh	r1, [r3, #20]
    1a22:	2202      	movs	r2, #2
    1a24:	430a      	orrs	r2, r1
    1a26:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1a28:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    1a2a:	e022      	b.n	1a72 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1a2c:	4b13      	ldr	r3, [pc, #76]	; (1a7c <system_clock_source_enable+0x98>)
    1a2e:	6819      	ldr	r1, [r3, #0]
    1a30:	2202      	movs	r2, #2
    1a32:	430a      	orrs	r2, r1
    1a34:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    1a36:	681a      	ldr	r2, [r3, #0]
    1a38:	4b11      	ldr	r3, [pc, #68]	; (1a80 <system_clock_source_enable+0x9c>)
    1a3a:	401a      	ands	r2, r3
    1a3c:	4b0e      	ldr	r3, [pc, #56]	; (1a78 <system_clock_source_enable+0x94>)
    1a3e:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1a40:	1c19      	adds	r1, r3, #0
    1a42:	2210      	movs	r2, #16
    1a44:	68cb      	ldr	r3, [r1, #12]
    1a46:	421a      	tst	r2, r3
    1a48:	d0fc      	beq.n	1a44 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1a4a:	4a0c      	ldr	r2, [pc, #48]	; (1a7c <system_clock_source_enable+0x98>)
    1a4c:	6891      	ldr	r1, [r2, #8]
    1a4e:	4b0a      	ldr	r3, [pc, #40]	; (1a78 <system_clock_source_enable+0x94>)
    1a50:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1a52:	6851      	ldr	r1, [r2, #4]
    1a54:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1a56:	6812      	ldr	r2, [r2, #0]
    1a58:	b292      	uxth	r2, r2
    1a5a:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1a5c:	2000      	movs	r0, #0
    1a5e:	e008      	b.n	1a72 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1a60:	4a05      	ldr	r2, [pc, #20]	; (1a78 <system_clock_source_enable+0x94>)
    1a62:	2344      	movs	r3, #68	; 0x44
    1a64:	5cd0      	ldrb	r0, [r2, r3]
    1a66:	2102      	movs	r1, #2
    1a68:	4301      	orrs	r1, r0
    1a6a:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    1a6c:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    1a6e:	e000      	b.n	1a72 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1a70:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    1a72:	4770      	bx	lr
    1a74:	00002dd4 	.word	0x00002dd4
    1a78:	40000800 	.word	0x40000800
    1a7c:	2000014c 	.word	0x2000014c
    1a80:	0000ff7f 	.word	0x0000ff7f

00001a84 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1a84:	b530      	push	{r4, r5, lr}
    1a86:	b08b      	sub	sp, #44	; 0x2c
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    1a88:	22c2      	movs	r2, #194	; 0xc2
    1a8a:	00d2      	lsls	r2, r2, #3
    1a8c:	4b27      	ldr	r3, [pc, #156]	; (1b2c <system_clock_init+0xa8>)
    1a8e:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1a90:	4b27      	ldr	r3, [pc, #156]	; (1b30 <system_clock_init+0xac>)
    1a92:	685a      	ldr	r2, [r3, #4]
    1a94:	211e      	movs	r1, #30
    1a96:	438a      	bics	r2, r1
    1a98:	2102      	movs	r1, #2
    1a9a:	430a      	orrs	r2, r1
    1a9c:	605a      	str	r2, [r3, #4]
{
	uint32_t gclk_id;
	struct system_gclk_chan_config gclk_conf;

#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    1a9e:	2201      	movs	r2, #1
    1aa0:	ab01      	add	r3, sp, #4
    1aa2:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1aa4:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    1aa6:	4d23      	ldr	r5, [pc, #140]	; (1b34 <system_clock_init+0xb0>)
    1aa8:	b2e0      	uxtb	r0, r4
    1aaa:	a901      	add	r1, sp, #4
    1aac:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    1aae:	3401      	adds	r4, #1
    1ab0:	2c25      	cmp	r4, #37	; 0x25
    1ab2:	d1f9      	bne.n	1aa8 <system_clock_init+0x24>
static inline void system_clock_source_dfll_get_config_defaults(
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
    1ab4:	a805      	add	r0, sp, #20
    1ab6:	2300      	movs	r3, #0
    1ab8:	7003      	strb	r3, [r0, #0]
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1aba:	2400      	movs	r4, #0
    1abc:	8043      	strh	r3, [r0, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1abe:	8083      	strh	r3, [r0, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1ac0:	7184      	strb	r4, [r0, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1ac2:	71c4      	strb	r4, [r0, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
    1ac4:	2207      	movs	r2, #7
    1ac6:	7202      	strb	r2, [r0, #8]
	config->fine_value      = 0xff / 4; /* Midpoint */
    1ac8:	233f      	movs	r3, #63	; 0x3f
    1aca:	8143      	strh	r3, [r0, #10]

	/* Closed loop mode */
	config->coarse_max_step = 1;
	config->fine_max_step   = 1;
	config->multiply_factor = 6; /* Multiply 8MHz by 6 to get 48MHz */
    1acc:	2106      	movs	r1, #6
    1ace:	8201      	strh	r1, [r0, #16]
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
	dfll_conf.on_demand      = false;
    1ad0:	7044      	strb	r4, [r0, #1]

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1ad2:	7302      	strb	r2, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1ad4:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    1ad6:	4b18      	ldr	r3, [pc, #96]	; (1b38 <system_clock_init+0xb4>)
    1ad8:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    1ada:	a804      	add	r0, sp, #16
    1adc:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    1ade:	2301      	movs	r3, #1
    1ae0:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1ae2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    1ae4:	4b15      	ldr	r3, [pc, #84]	; (1b3c <system_clock_init+0xb8>)
    1ae6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    1ae8:	2006      	movs	r0, #6
    1aea:	4c15      	ldr	r4, [pc, #84]	; (1b40 <system_clock_init+0xbc>)
    1aec:	47a0      	blx	r4


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1aee:	4b15      	ldr	r3, [pc, #84]	; (1b44 <system_clock_init+0xc0>)
    1af0:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    1af2:	2007      	movs	r0, #7
    1af4:	47a0      	blx	r4

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    1af6:	490d      	ldr	r1, [pc, #52]	; (1b2c <system_clock_init+0xa8>)
    1af8:	2210      	movs	r2, #16
    1afa:	68cb      	ldr	r3, [r1, #12]


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    1afc:	421a      	tst	r2, r3
    1afe:	d0fc      	beq.n	1afa <system_clock_init+0x76>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    1b00:	4a11      	ldr	r2, [pc, #68]	; (1b48 <system_clock_init+0xc4>)
    1b02:	2300      	movs	r3, #0
    1b04:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    1b06:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    1b08:	7293      	strb	r3, [r2, #10]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1b0a:	a901      	add	r1, sp, #4
    1b0c:	2201      	movs	r2, #1
    1b0e:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    1b10:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
    1b12:	2206      	movs	r2, #6
    1b14:	700a      	strb	r2, [r1, #0]
#endif
	config->run_in_standby     = false;
    1b16:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    1b18:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBB, CONF_CLOCK_APBB_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    1b1a:	2000      	movs	r0, #0
    1b1c:	4b0b      	ldr	r3, [pc, #44]	; (1b4c <system_clock_init+0xc8>)
    1b1e:	4798      	blx	r3
    1b20:	2000      	movs	r0, #0
    1b22:	4b0b      	ldr	r3, [pc, #44]	; (1b50 <system_clock_init+0xcc>)
    1b24:	4798      	blx	r3
#endif
}
    1b26:	b00b      	add	sp, #44	; 0x2c
    1b28:	bd30      	pop	{r4, r5, pc}
    1b2a:	46c0      	nop			; (mov r8, r8)
    1b2c:	40000800 	.word	0x40000800
    1b30:	41004000 	.word	0x41004000
    1b34:	00001d89 	.word	0x00001d89
    1b38:	00001975 	.word	0x00001975
    1b3c:	00001939 	.word	0x00001939
    1b40:	000019e5 	.word	0x000019e5
    1b44:	00001b55 	.word	0x00001b55
    1b48:	40000400 	.word	0x40000400
    1b4c:	00001b79 	.word	0x00001b79
    1b50:	00001c2d 	.word	0x00001c2d

00001b54 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    1b54:	4b06      	ldr	r3, [pc, #24]	; (1b70 <system_gclk_init+0x1c>)
    1b56:	6999      	ldr	r1, [r3, #24]
    1b58:	2208      	movs	r2, #8
    1b5a:	430a      	orrs	r2, r1
    1b5c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1b5e:	2201      	movs	r2, #1
    1b60:	4b04      	ldr	r3, [pc, #16]	; (1b74 <system_gclk_init+0x20>)
    1b62:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1b64:	1c19      	adds	r1, r3, #0
    1b66:	780b      	ldrb	r3, [r1, #0]
    1b68:	4213      	tst	r3, r2
    1b6a:	d1fc      	bne.n	1b66 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    1b6c:	4770      	bx	lr
    1b6e:	46c0      	nop			; (mov r8, r8)
    1b70:	40000400 	.word	0x40000400
    1b74:	40000c00 	.word	0x40000c00

00001b78 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1b7a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1b7c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1b7e:	780d      	ldrb	r5, [r1, #0]
    1b80:	022d      	lsls	r5, r5, #8
    1b82:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    1b84:	784b      	ldrb	r3, [r1, #1]
    1b86:	2b00      	cmp	r3, #0
    1b88:	d002      	beq.n	1b90 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    1b8a:	2380      	movs	r3, #128	; 0x80
    1b8c:	02db      	lsls	r3, r3, #11
    1b8e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1b90:	7a4b      	ldrb	r3, [r1, #9]
    1b92:	2b00      	cmp	r3, #0
    1b94:	d002      	beq.n	1b9c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1b96:	2380      	movs	r3, #128	; 0x80
    1b98:	031b      	lsls	r3, r3, #12
    1b9a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    1b9c:	684c      	ldr	r4, [r1, #4]
    1b9e:	2c01      	cmp	r4, #1
    1ba0:	d917      	bls.n	1bd2 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1ba2:	1e63      	subs	r3, r4, #1
    1ba4:	421c      	tst	r4, r3
    1ba6:	d10f      	bne.n	1bc8 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1ba8:	2c02      	cmp	r4, #2
    1baa:	d906      	bls.n	1bba <system_gclk_gen_set_config+0x42>
    1bac:	2302      	movs	r3, #2
    1bae:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    1bb0:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    1bb2:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    1bb4:	429c      	cmp	r4, r3
    1bb6:	d8fb      	bhi.n	1bb0 <system_gclk_gen_set_config+0x38>
    1bb8:	e000      	b.n	1bbc <system_gclk_gen_set_config+0x44>
    1bba:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1bbc:	0217      	lsls	r7, r2, #8
    1bbe:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1bc0:	2380      	movs	r3, #128	; 0x80
    1bc2:	035b      	lsls	r3, r3, #13
    1bc4:	431d      	orrs	r5, r3
    1bc6:	e004      	b.n	1bd2 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    1bc8:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    1bca:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1bcc:	2380      	movs	r3, #128	; 0x80
    1bce:	029b      	lsls	r3, r3, #10
    1bd0:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1bd2:	7a0b      	ldrb	r3, [r1, #8]
    1bd4:	2b00      	cmp	r3, #0
    1bd6:	d002      	beq.n	1bde <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    1bd8:	2380      	movs	r3, #128	; 0x80
    1bda:	039b      	lsls	r3, r3, #14
    1bdc:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bde:	4a0f      	ldr	r2, [pc, #60]	; (1c1c <system_gclk_gen_set_config+0xa4>)
    1be0:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    1be2:	b25b      	sxtb	r3, r3
    1be4:	2b00      	cmp	r3, #0
    1be6:	dbfb      	blt.n	1be0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1be8:	4b0d      	ldr	r3, [pc, #52]	; (1c20 <system_gclk_gen_set_config+0xa8>)
    1bea:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1bec:	4b0d      	ldr	r3, [pc, #52]	; (1c24 <system_gclk_gen_set_config+0xac>)
    1bee:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bf0:	4a0a      	ldr	r2, [pc, #40]	; (1c1c <system_gclk_gen_set_config+0xa4>)
    1bf2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1bf4:	b25b      	sxtb	r3, r3
    1bf6:	2b00      	cmp	r3, #0
    1bf8:	dbfb      	blt.n	1bf2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    1bfa:	4b08      	ldr	r3, [pc, #32]	; (1c1c <system_gclk_gen_set_config+0xa4>)
    1bfc:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1bfe:	1c1a      	adds	r2, r3, #0
    1c00:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    1c02:	b25b      	sxtb	r3, r3
    1c04:	2b00      	cmp	r3, #0
    1c06:	dbfb      	blt.n	1c00 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    1c08:	4b04      	ldr	r3, [pc, #16]	; (1c1c <system_gclk_gen_set_config+0xa4>)
    1c0a:	6859      	ldr	r1, [r3, #4]
    1c0c:	2280      	movs	r2, #128	; 0x80
    1c0e:	0252      	lsls	r2, r2, #9
    1c10:	400a      	ands	r2, r1
    1c12:	4315      	orrs	r5, r2
    1c14:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1c16:	4b04      	ldr	r3, [pc, #16]	; (1c28 <system_gclk_gen_set_config+0xb0>)
    1c18:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c1c:	40000c00 	.word	0x40000c00
    1c20:	00001839 	.word	0x00001839
    1c24:	40000c08 	.word	0x40000c08
    1c28:	00001879 	.word	0x00001879

00001c2c <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    1c2c:	b510      	push	{r4, lr}
    1c2e:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c30:	4a0b      	ldr	r2, [pc, #44]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c32:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1c34:	b25b      	sxtb	r3, r3
    1c36:	2b00      	cmp	r3, #0
    1c38:	dbfb      	blt.n	1c32 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1c3a:	4b0a      	ldr	r3, [pc, #40]	; (1c64 <system_gclk_gen_enable+0x38>)
    1c3c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c3e:	4b0a      	ldr	r3, [pc, #40]	; (1c68 <system_gclk_gen_enable+0x3c>)
    1c40:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c42:	4a07      	ldr	r2, [pc, #28]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c44:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1c46:	b25b      	sxtb	r3, r3
    1c48:	2b00      	cmp	r3, #0
    1c4a:	dbfb      	blt.n	1c44 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    1c4c:	4b04      	ldr	r3, [pc, #16]	; (1c60 <system_gclk_gen_enable+0x34>)
    1c4e:	6859      	ldr	r1, [r3, #4]
    1c50:	2280      	movs	r2, #128	; 0x80
    1c52:	0252      	lsls	r2, r2, #9
    1c54:	430a      	orrs	r2, r1
    1c56:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1c58:	4b04      	ldr	r3, [pc, #16]	; (1c6c <system_gclk_gen_enable+0x40>)
    1c5a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1c5c:	bd10      	pop	{r4, pc}
    1c5e:	46c0      	nop			; (mov r8, r8)
    1c60:	40000c00 	.word	0x40000c00
    1c64:	00001839 	.word	0x00001839
    1c68:	40000c04 	.word	0x40000c04
    1c6c:	00001879 	.word	0x00001879

00001c70 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    1c70:	b570      	push	{r4, r5, r6, lr}
    1c72:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c74:	4a1a      	ldr	r2, [pc, #104]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c76:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    1c78:	b25b      	sxtb	r3, r3
    1c7a:	2b00      	cmp	r3, #0
    1c7c:	dbfb      	blt.n	1c76 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1c7e:	4b19      	ldr	r3, [pc, #100]	; (1ce4 <system_gclk_gen_get_hz+0x74>)
    1c80:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c82:	4b19      	ldr	r3, [pc, #100]	; (1ce8 <system_gclk_gen_get_hz+0x78>)
    1c84:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1c86:	4a16      	ldr	r2, [pc, #88]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c88:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    1c8a:	b25b      	sxtb	r3, r3
    1c8c:	2b00      	cmp	r3, #0
    1c8e:	dbfb      	blt.n	1c88 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1c90:	4e13      	ldr	r6, [pc, #76]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1c92:	6870      	ldr	r0, [r6, #4]
    1c94:	04c0      	lsls	r0, r0, #19
    1c96:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1c98:	4b14      	ldr	r3, [pc, #80]	; (1cec <system_gclk_gen_get_hz+0x7c>)
    1c9a:	4798      	blx	r3
    1c9c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1c9e:	4b12      	ldr	r3, [pc, #72]	; (1ce8 <system_gclk_gen_get_hz+0x78>)
    1ca0:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1ca2:	6876      	ldr	r6, [r6, #4]
    1ca4:	02f6      	lsls	r6, r6, #11
    1ca6:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1ca8:	4b11      	ldr	r3, [pc, #68]	; (1cf0 <system_gclk_gen_get_hz+0x80>)
    1caa:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    1cac:	4a0c      	ldr	r2, [pc, #48]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1cae:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    1cb0:	b25b      	sxtb	r3, r3
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	dbfb      	blt.n	1cae <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    1cb6:	4b0a      	ldr	r3, [pc, #40]	; (1ce0 <system_gclk_gen_get_hz+0x70>)
    1cb8:	689c      	ldr	r4, [r3, #8]
    1cba:	0a24      	lsrs	r4, r4, #8
    1cbc:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1cbe:	4b0d      	ldr	r3, [pc, #52]	; (1cf4 <system_gclk_gen_get_hz+0x84>)
    1cc0:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1cc2:	2e00      	cmp	r6, #0
    1cc4:	d107      	bne.n	1cd6 <system_gclk_gen_get_hz+0x66>
    1cc6:	2c01      	cmp	r4, #1
    1cc8:	d907      	bls.n	1cda <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    1cca:	1c28      	adds	r0, r5, #0
    1ccc:	1c21      	adds	r1, r4, #0
    1cce:	4b0a      	ldr	r3, [pc, #40]	; (1cf8 <system_gclk_gen_get_hz+0x88>)
    1cd0:	4798      	blx	r3
    1cd2:	1c05      	adds	r5, r0, #0
    1cd4:	e001      	b.n	1cda <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    1cd6:	3401      	adds	r4, #1
    1cd8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    1cda:	1c28      	adds	r0, r5, #0
    1cdc:	bd70      	pop	{r4, r5, r6, pc}
    1cde:	46c0      	nop			; (mov r8, r8)
    1ce0:	40000c00 	.word	0x40000c00
    1ce4:	00001839 	.word	0x00001839
    1ce8:	40000c04 	.word	0x40000c04
    1cec:	000018a9 	.word	0x000018a9
    1cf0:	40000c08 	.word	0x40000c08
    1cf4:	00001879 	.word	0x00001879
    1cf8:	000020a5 	.word	0x000020a5

00001cfc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    1cfc:	b510      	push	{r4, lr}
    1cfe:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1d00:	4b06      	ldr	r3, [pc, #24]	; (1d1c <system_gclk_chan_enable+0x20>)
    1d02:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d04:	4b06      	ldr	r3, [pc, #24]	; (1d20 <system_gclk_chan_enable+0x24>)
    1d06:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1d08:	4b06      	ldr	r3, [pc, #24]	; (1d24 <system_gclk_chan_enable+0x28>)
    1d0a:	8859      	ldrh	r1, [r3, #2]
    1d0c:	2280      	movs	r2, #128	; 0x80
    1d0e:	01d2      	lsls	r2, r2, #7
    1d10:	430a      	orrs	r2, r1
    1d12:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1d14:	4b04      	ldr	r3, [pc, #16]	; (1d28 <system_gclk_chan_enable+0x2c>)
    1d16:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d18:	bd10      	pop	{r4, pc}
    1d1a:	46c0      	nop			; (mov r8, r8)
    1d1c:	00001839 	.word	0x00001839
    1d20:	40000c02 	.word	0x40000c02
    1d24:	40000c00 	.word	0x40000c00
    1d28:	00001879 	.word	0x00001879

00001d2c <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1d2c:	b510      	push	{r4, lr}
    1d2e:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1d30:	4b0f      	ldr	r3, [pc, #60]	; (1d70 <system_gclk_chan_disable+0x44>)
    1d32:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1d34:	4b0f      	ldr	r3, [pc, #60]	; (1d74 <system_gclk_chan_disable+0x48>)
    1d36:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1d38:	4b0f      	ldr	r3, [pc, #60]	; (1d78 <system_gclk_chan_disable+0x4c>)
    1d3a:	8858      	ldrh	r0, [r3, #2]
    1d3c:	0500      	lsls	r0, r0, #20
    1d3e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    1d40:	8859      	ldrh	r1, [r3, #2]
    1d42:	4a0e      	ldr	r2, [pc, #56]	; (1d7c <system_gclk_chan_disable+0x50>)
    1d44:	400a      	ands	r2, r1
    1d46:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1d48:	8859      	ldrh	r1, [r3, #2]
    1d4a:	4a0d      	ldr	r2, [pc, #52]	; (1d80 <system_gclk_chan_disable+0x54>)
    1d4c:	400a      	ands	r2, r1
    1d4e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    1d50:	1c19      	adds	r1, r3, #0
    1d52:	2280      	movs	r2, #128	; 0x80
    1d54:	01d2      	lsls	r2, r2, #7
    1d56:	884b      	ldrh	r3, [r1, #2]
    1d58:	4213      	tst	r3, r2
    1d5a:	d1fc      	bne.n	1d56 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    1d5c:	4b06      	ldr	r3, [pc, #24]	; (1d78 <system_gclk_chan_disable+0x4c>)
    1d5e:	0201      	lsls	r1, r0, #8
    1d60:	8858      	ldrh	r0, [r3, #2]
    1d62:	4a06      	ldr	r2, [pc, #24]	; (1d7c <system_gclk_chan_disable+0x50>)
    1d64:	4002      	ands	r2, r0
    1d66:	430a      	orrs	r2, r1
    1d68:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1d6a:	4b06      	ldr	r3, [pc, #24]	; (1d84 <system_gclk_chan_disable+0x58>)
    1d6c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    1d6e:	bd10      	pop	{r4, pc}
    1d70:	00001839 	.word	0x00001839
    1d74:	40000c02 	.word	0x40000c02
    1d78:	40000c00 	.word	0x40000c00
    1d7c:	fffff0ff 	.word	0xfffff0ff
    1d80:	ffffbfff 	.word	0xffffbfff
    1d84:	00001879 	.word	0x00001879

00001d88 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    1d88:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    1d8a:	780c      	ldrb	r4, [r1, #0]
    1d8c:	0224      	lsls	r4, r4, #8
    1d8e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    1d90:	4b02      	ldr	r3, [pc, #8]	; (1d9c <system_gclk_chan_set_config+0x14>)
    1d92:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    1d94:	b2a4      	uxth	r4, r4
    1d96:	4b02      	ldr	r3, [pc, #8]	; (1da0 <system_gclk_chan_set_config+0x18>)
    1d98:	805c      	strh	r4, [r3, #2]
}
    1d9a:	bd10      	pop	{r4, pc}
    1d9c:	00001d2d 	.word	0x00001d2d
    1da0:	40000c00 	.word	0x40000c00

00001da4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    1da4:	b510      	push	{r4, lr}
    1da6:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    1da8:	4b06      	ldr	r3, [pc, #24]	; (1dc4 <system_gclk_chan_get_hz+0x20>)
    1daa:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1dac:	4b06      	ldr	r3, [pc, #24]	; (1dc8 <system_gclk_chan_get_hz+0x24>)
    1dae:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    1db0:	4b06      	ldr	r3, [pc, #24]	; (1dcc <system_gclk_chan_get_hz+0x28>)
    1db2:	885c      	ldrh	r4, [r3, #2]
    1db4:	0524      	lsls	r4, r4, #20
    1db6:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    1db8:	4b05      	ldr	r3, [pc, #20]	; (1dd0 <system_gclk_chan_get_hz+0x2c>)
    1dba:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1dbc:	1c20      	adds	r0, r4, #0
    1dbe:	4b05      	ldr	r3, [pc, #20]	; (1dd4 <system_gclk_chan_get_hz+0x30>)
    1dc0:	4798      	blx	r3
}
    1dc2:	bd10      	pop	{r4, pc}
    1dc4:	00001839 	.word	0x00001839
    1dc8:	40000c02 	.word	0x40000c02
    1dcc:	40000c00 	.word	0x40000c00
    1dd0:	00001879 	.word	0x00001879
    1dd4:	00001c71 	.word	0x00001c71

00001dd8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    1dd8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1dda:	78d3      	ldrb	r3, [r2, #3]
    1ddc:	2b00      	cmp	r3, #0
    1dde:	d11e      	bne.n	1e1e <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    1de0:	7813      	ldrb	r3, [r2, #0]
    1de2:	2b80      	cmp	r3, #128	; 0x80
    1de4:	d004      	beq.n	1df0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1de6:	061b      	lsls	r3, r3, #24
    1de8:	2480      	movs	r4, #128	; 0x80
    1dea:	0264      	lsls	r4, r4, #9
    1dec:	4323      	orrs	r3, r4
    1dee:	e000      	b.n	1df2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1df0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    1df2:	7854      	ldrb	r4, [r2, #1]
    1df4:	2502      	movs	r5, #2
    1df6:	43ac      	bics	r4, r5
    1df8:	d10a      	bne.n	1e10 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1dfa:	7894      	ldrb	r4, [r2, #2]
    1dfc:	2c00      	cmp	r4, #0
    1dfe:	d103      	bne.n	1e08 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    1e00:	2480      	movs	r4, #128	; 0x80
    1e02:	02a4      	lsls	r4, r4, #10
    1e04:	4323      	orrs	r3, r4
    1e06:	e002      	b.n	1e0e <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1e08:	24c0      	movs	r4, #192	; 0xc0
    1e0a:	02e4      	lsls	r4, r4, #11
    1e0c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    1e0e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e10:	7854      	ldrb	r4, [r2, #1]
    1e12:	3c01      	subs	r4, #1
    1e14:	2c01      	cmp	r4, #1
    1e16:	d804      	bhi.n	1e22 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pullup if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1e18:	4c11      	ldr	r4, [pc, #68]	; (1e60 <_system_pinmux_config+0x88>)
    1e1a:	4023      	ands	r3, r4
    1e1c:	e001      	b.n	1e22 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    1e1e:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    1e20:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    1e22:	040d      	lsls	r5, r1, #16
    1e24:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e26:	24a0      	movs	r4, #160	; 0xa0
    1e28:	05e4      	lsls	r4, r4, #23
    1e2a:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1e2c:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e2e:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    1e30:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e32:	24d0      	movs	r4, #208	; 0xd0
    1e34:	0624      	lsls	r4, r4, #24
    1e36:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1e38:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1e3a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1e3c:	78d4      	ldrb	r4, [r2, #3]
    1e3e:	2c00      	cmp	r4, #0
    1e40:	d10c      	bne.n	1e5c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    1e42:	035c      	lsls	r4, r3, #13
    1e44:	d505      	bpl.n	1e52 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pullup if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    1e46:	7893      	ldrb	r3, [r2, #2]
    1e48:	2b01      	cmp	r3, #1
    1e4a:	d101      	bne.n	1e50 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    1e4c:	6181      	str	r1, [r0, #24]
    1e4e:	e000      	b.n	1e52 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    1e50:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1e52:	7853      	ldrb	r3, [r2, #1]
    1e54:	3b01      	subs	r3, #1
    1e56:	2b01      	cmp	r3, #1
    1e58:	d800      	bhi.n	1e5c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    1e5a:	6081      	str	r1, [r0, #8]
		}
	}
}
    1e5c:	bd30      	pop	{r4, r5, pc}
    1e5e:	46c0      	nop			; (mov r8, r8)
    1e60:	fffbffff 	.word	0xfffbffff

00001e64 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1e64:	b508      	push	{r3, lr}
    1e66:	1c03      	adds	r3, r0, #0
    1e68:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e6a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    1e6c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    1e6e:	2900      	cmp	r1, #0
    1e70:	d103      	bne.n	1e7a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    1e72:	0958      	lsrs	r0, r3, #5
    1e74:	01c0      	lsls	r0, r0, #7
    1e76:	4904      	ldr	r1, [pc, #16]	; (1e88 <system_pinmux_pin_set_config+0x24>)
    1e78:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    1e7a:	211f      	movs	r1, #31
    1e7c:	400b      	ands	r3, r1
    1e7e:	2101      	movs	r1, #1
    1e80:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    1e82:	4b02      	ldr	r3, [pc, #8]	; (1e8c <system_pinmux_pin_set_config+0x28>)
    1e84:	4798      	blx	r3
}
    1e86:	bd08      	pop	{r3, pc}
    1e88:	41004400 	.word	0x41004400
    1e8c:	00001dd9 	.word	0x00001dd9

00001e90 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    1e90:	4770      	bx	lr
    1e92:	46c0      	nop			; (mov r8, r8)

00001e94 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    1e94:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    1e96:	4b04      	ldr	r3, [pc, #16]	; (1ea8 <system_init+0x14>)
    1e98:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    1e9a:	4b04      	ldr	r3, [pc, #16]	; (1eac <system_init+0x18>)
    1e9c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    1e9e:	4b04      	ldr	r3, [pc, #16]	; (1eb0 <system_init+0x1c>)
    1ea0:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    1ea2:	4b04      	ldr	r3, [pc, #16]	; (1eb4 <system_init+0x20>)
    1ea4:	4798      	blx	r3
}
    1ea6:	bd08      	pop	{r3, pc}
    1ea8:	00001a85 	.word	0x00001a85
    1eac:	00001835 	.word	0x00001835
    1eb0:	00001e91 	.word	0x00001e91
    1eb4:	00001e91 	.word	0x00001e91

00001eb8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1eb8:	e7fe      	b.n	1eb8 <Dummy_Handler>
    1eba:	46c0      	nop			; (mov r8, r8)

00001ebc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    1ebc:	b570      	push	{r4, r5, r6, lr}
        uint32_t *pSrc, *pDest;

        /* Change default QOS values to have the best performance and correct USB behavior */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1ebe:	2102      	movs	r1, #2
    1ec0:	2390      	movs	r3, #144	; 0x90
    1ec2:	005b      	lsls	r3, r3, #1
    1ec4:	4a28      	ldr	r2, [pc, #160]	; (1f68 <Reset_Handler+0xac>)
    1ec6:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1ec8:	4b28      	ldr	r3, [pc, #160]	; (1f6c <Reset_Handler+0xb0>)
    1eca:	78d8      	ldrb	r0, [r3, #3]
    1ecc:	2103      	movs	r1, #3
    1ece:	4388      	bics	r0, r1
    1ed0:	2202      	movs	r2, #2
    1ed2:	4310      	orrs	r0, r2
    1ed4:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1ed6:	78dd      	ldrb	r5, [r3, #3]
    1ed8:	240c      	movs	r4, #12
    1eda:	43a5      	bics	r5, r4
    1edc:	2008      	movs	r0, #8
    1ede:	4305      	orrs	r5, r0
    1ee0:	70dd      	strb	r5, [r3, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1ee2:	4b23      	ldr	r3, [pc, #140]	; (1f70 <Reset_Handler+0xb4>)
    1ee4:	7b9e      	ldrb	r6, [r3, #14]
    1ee6:	2530      	movs	r5, #48	; 0x30
    1ee8:	43ae      	bics	r6, r5
    1eea:	2520      	movs	r5, #32
    1eec:	4335      	orrs	r5, r6
    1eee:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1ef0:	7b9d      	ldrb	r5, [r3, #14]
    1ef2:	43a5      	bics	r5, r4
    1ef4:	4328      	orrs	r0, r5
    1ef6:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1ef8:	7b98      	ldrb	r0, [r3, #14]
    1efa:	4388      	bics	r0, r1
    1efc:	4302      	orrs	r2, r0
    1efe:	739a      	strb	r2, [r3, #14]

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    1f00:	4b1c      	ldr	r3, [pc, #112]	; (1f74 <Reset_Handler+0xb8>)
    1f02:	4a1d      	ldr	r2, [pc, #116]	; (1f78 <Reset_Handler+0xbc>)
    1f04:	429a      	cmp	r2, r3
    1f06:	d003      	beq.n	1f10 <Reset_Handler+0x54>
                for (; pDest < &_erelocate;) {
    1f08:	4b1c      	ldr	r3, [pc, #112]	; (1f7c <Reset_Handler+0xc0>)
    1f0a:	4a1a      	ldr	r2, [pc, #104]	; (1f74 <Reset_Handler+0xb8>)
    1f0c:	429a      	cmp	r2, r3
    1f0e:	d304      	bcc.n	1f1a <Reset_Handler+0x5e>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1f10:	4b1b      	ldr	r3, [pc, #108]	; (1f80 <Reset_Handler+0xc4>)
    1f12:	4a1c      	ldr	r2, [pc, #112]	; (1f84 <Reset_Handler+0xc8>)
    1f14:	429a      	cmp	r2, r3
    1f16:	d310      	bcc.n	1f3a <Reset_Handler+0x7e>
    1f18:	e01b      	b.n	1f52 <Reset_Handler+0x96>
    1f1a:	4b1b      	ldr	r3, [pc, #108]	; (1f88 <Reset_Handler+0xcc>)
    1f1c:	4817      	ldr	r0, [pc, #92]	; (1f7c <Reset_Handler+0xc0>)
    1f1e:	3003      	adds	r0, #3
    1f20:	1ac0      	subs	r0, r0, r3
    1f22:	0880      	lsrs	r0, r0, #2
    1f24:	3001      	adds	r0, #1
    1f26:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1f28:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    1f2a:	4912      	ldr	r1, [pc, #72]	; (1f74 <Reset_Handler+0xb8>)
    1f2c:	4a12      	ldr	r2, [pc, #72]	; (1f78 <Reset_Handler+0xbc>)
    1f2e:	58d4      	ldr	r4, [r2, r3]
    1f30:	50cc      	str	r4, [r1, r3]
    1f32:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    1f34:	4283      	cmp	r3, r0
    1f36:	d1fa      	bne.n	1f2e <Reset_Handler+0x72>
    1f38:	e7ea      	b.n	1f10 <Reset_Handler+0x54>
    1f3a:	4b12      	ldr	r3, [pc, #72]	; (1f84 <Reset_Handler+0xc8>)
    1f3c:	1d1a      	adds	r2, r3, #4
    1f3e:	4910      	ldr	r1, [pc, #64]	; (1f80 <Reset_Handler+0xc4>)
    1f40:	3103      	adds	r1, #3
    1f42:	1a89      	subs	r1, r1, r2
    1f44:	0889      	lsrs	r1, r1, #2
    1f46:	0089      	lsls	r1, r1, #2
    1f48:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    1f4a:	2100      	movs	r1, #0
    1f4c:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    1f4e:	4293      	cmp	r3, r2
    1f50:	d1fc      	bne.n	1f4c <Reset_Handler+0x90>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f52:	4b0e      	ldr	r3, [pc, #56]	; (1f8c <Reset_Handler+0xd0>)
    1f54:	217f      	movs	r1, #127	; 0x7f
    1f56:	4a0e      	ldr	r2, [pc, #56]	; (1f90 <Reset_Handler+0xd4>)
    1f58:	438a      	bics	r2, r1
    1f5a:	609a      	str	r2, [r3, #8]

        /* Initialize the C library */
        __libc_init_array();
    1f5c:	4b0d      	ldr	r3, [pc, #52]	; (1f94 <Reset_Handler+0xd8>)
    1f5e:	4798      	blx	r3

        /* Branch to main function */
        main();
    1f60:	4b0d      	ldr	r3, [pc, #52]	; (1f98 <Reset_Handler+0xdc>)
    1f62:	4798      	blx	r3
    1f64:	e7fe      	b.n	1f64 <Reset_Handler+0xa8>
    1f66:	46c0      	nop			; (mov r8, r8)
    1f68:	41007000 	.word	0x41007000
    1f6c:	41005000 	.word	0x41005000
    1f70:	41004800 	.word	0x41004800
    1f74:	20000000 	.word	0x20000000
    1f78:	00002ed4 	.word	0x00002ed4
    1f7c:	20000108 	.word	0x20000108
    1f80:	200009f0 	.word	0x200009f0
    1f84:	20000108 	.word	0x20000108
    1f88:	20000004 	.word	0x20000004
    1f8c:	e000ed00 	.word	0xe000ed00
    1f90:	00000000 	.word	0x00000000
    1f94:	00002145 	.word	0x00002145
    1f98:	00001f9d 	.word	0x00001f9d

00001f9c <main>:
#include "globals.h"
#include "menu_buttons.h"
#include "menus.h"

int main (void)
{
    1f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f9e:	4647      	mov	r7, r8
    1fa0:	b480      	push	{r7}
    1fa2:	b082      	sub	sp, #8
	system_init();
    1fa4:	4b2f      	ldr	r3, [pc, #188]	; (2064 <STACK_SIZE+0x64>)
    1fa6:	4798      	blx	r3
	delay_init();
    1fa8:	4b2f      	ldr	r3, [pc, #188]	; (2068 <STACK_SIZE+0x68>)
    1faa:	4798      	blx	r3
	
	gfx_mono_init();
    1fac:	4b2f      	ldr	r3, [pc, #188]	; (206c <STACK_SIZE+0x6c>)
    1fae:	4798      	blx	r3
	
	menu_buttons_init();
    1fb0:	4b2f      	ldr	r3, [pc, #188]	; (2070 <STACK_SIZE+0x70>)
    1fb2:	4798      	blx	r3
	btn_timer_config();
    1fb4:	4b2f      	ldr	r3, [pc, #188]	; (2074 <STACK_SIZE+0x74>)
    1fb6:	4798      	blx	r3
	btn_timer_config_callbacks();
    1fb8:	4b2f      	ldr	r3, [pc, #188]	; (2078 <STACK_SIZE+0x78>)
    1fba:	4798      	blx	r3
	uint8_t page_address = 0;
	//! the column address, or the X pixel.
	uint8_t column_address = 0;

	// Initialize SPI and SSD1306 controller
	ssd1306_init();
    1fbc:	4b2f      	ldr	r3, [pc, #188]	; (207c <STACK_SIZE+0x7c>)
    1fbe:	4798      	blx	r3
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
    1fc0:	20b7      	movs	r0, #183	; 0xb7
    1fc2:	4c2f      	ldr	r4, [pc, #188]	; (2080 <STACK_SIZE+0x80>)
    1fc4:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
    1fc6:	2010      	movs	r0, #16
    1fc8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
    1fca:	2000      	movs	r0, #0
    1fcc:	47a0      	blx	r4
	ssd1306_set_column_address(0);
	
	uint8_t num = GFX_MONO_MENU_KEYCODE_DOWN;
	uint8_t y = 0;

	ssd1306_clear_display();
    1fce:	4b2d      	ldr	r3, [pc, #180]	; (2084 <STACK_SIZE+0x84>)
    1fd0:	4798      	blx	r3
	
	display_menu(MAIN_MENU);
    1fd2:	2000      	movs	r0, #0
    1fd4:	4b2c      	ldr	r3, [pc, #176]	; (2088 <STACK_SIZE+0x88>)
    1fd6:	4798      	blx	r3
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		
			if(btn_nav_down.active) {
    1fd8:	4c2c      	ldr	r4, [pc, #176]	; (208c <STACK_SIZE+0x8c>)
				btn_nav_down.active = 0;
    1fda:	1c26      	adds	r6, r4, #0
				gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu], GFX_MONO_MENU_KEYCODE_DOWN);
    1fdc:	4d2c      	ldr	r5, [pc, #176]	; (2090 <STACK_SIZE+0x90>)
	display_menu(MAIN_MENU);
	
	// scroll the display using hardware support in the LCD controller
	while (true) {
		
			if(btn_nav_down.active) {
    1fde:	7823      	ldrb	r3, [r4, #0]
    1fe0:	2b00      	cmp	r3, #0
    1fe2:	d00c      	beq.n	1ffe <main+0x62>
				btn_nav_down.active = 0;
    1fe4:	2300      	movs	r3, #0
    1fe6:	7033      	strb	r3, [r6, #0]
				gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu], GFX_MONO_MENU_KEYCODE_DOWN);
    1fe8:	4b2a      	ldr	r3, [pc, #168]	; (2094 <STACK_SIZE+0x94>)
    1fea:	781b      	ldrb	r3, [r3, #0]
    1fec:	0098      	lsls	r0, r3, #2
    1fee:	18c0      	adds	r0, r0, r3
    1ff0:	0080      	lsls	r0, r0, #2
    1ff2:	1828      	adds	r0, r5, r0
    1ff4:	2128      	movs	r1, #40	; 0x28
    1ff6:	4b28      	ldr	r3, [pc, #160]	; (2098 <STACK_SIZE+0x98>)
    1ff8:	4798      	blx	r3
				ssd1306_write_display();
    1ffa:	4b28      	ldr	r3, [pc, #160]	; (209c <STACK_SIZE+0x9c>)
    1ffc:	4798      	blx	r3
			}
			
			if(btn_nav_select.active) {
    1ffe:	4b28      	ldr	r3, [pc, #160]	; (20a0 <STACK_SIZE+0xa0>)
    2000:	781b      	ldrb	r3, [r3, #0]
    2002:	2b00      	cmp	r3, #0
    2004:	d0eb      	beq.n	1fde <main+0x42>
				btn_nav_select.active = 0;
    2006:	2200      	movs	r2, #0
    2008:	4b25      	ldr	r3, [pc, #148]	; (20a0 <STACK_SIZE+0xa0>)
    200a:	701a      	strb	r2, [r3, #0]
				volatile uint8_t menuChoice = gfx_mono_menu_process_key(&menu_list[gfx_mono_active_menu], GFX_MONO_MENU_KEYCODE_ENTER);
    200c:	4f20      	ldr	r7, [pc, #128]	; (2090 <STACK_SIZE+0x90>)
    200e:	4921      	ldr	r1, [pc, #132]	; (2094 <STACK_SIZE+0x94>)
    2010:	4688      	mov	r8, r1
    2012:	780b      	ldrb	r3, [r1, #0]
    2014:	0098      	lsls	r0, r3, #2
    2016:	18c0      	adds	r0, r0, r3
    2018:	0080      	lsls	r0, r0, #2
    201a:	1838      	adds	r0, r7, r0
    201c:	210d      	movs	r1, #13
    201e:	4b1e      	ldr	r3, [pc, #120]	; (2098 <STACK_SIZE+0x98>)
    2020:	4798      	blx	r3
    2022:	466a      	mov	r2, sp
    2024:	71d0      	strb	r0, [r2, #7]
    2026:	3207      	adds	r2, #7
				menu_link menu = menu_list[gfx_mono_active_menu].element_links[menuChoice];
    2028:	4641      	mov	r1, r8
    202a:	780b      	ldrb	r3, [r1, #0]
    202c:	7812      	ldrb	r2, [r2, #0]
    202e:	b2d2      	uxtb	r2, r2
    2030:	0099      	lsls	r1, r3, #2
    2032:	18c9      	adds	r1, r1, r3
    2034:	0089      	lsls	r1, r1, #2
    2036:	187f      	adds	r7, r7, r1
    2038:	68f9      	ldr	r1, [r7, #12]
    203a:	5c88      	ldrb	r0, [r1, r2]
				if(menu == EXIT_MENU) {
    203c:	2807      	cmp	r0, #7
    203e:	d10b      	bne.n	2058 <STACK_SIZE+0x58>
					menu_list[gfx_mono_active_menu].current_page = 0;
    2040:	4a13      	ldr	r2, [pc, #76]	; (2090 <STACK_SIZE+0x90>)
    2042:	0099      	lsls	r1, r3, #2
    2044:	18c8      	adds	r0, r1, r3
    2046:	0080      	lsls	r0, r0, #2
    2048:	1810      	adds	r0, r2, r0
    204a:	2700      	movs	r7, #0
    204c:	7487      	strb	r7, [r0, #18]
					menu_list[gfx_mono_active_menu].current_selection = 0;
    204e:	7447      	strb	r7, [r0, #17]
					menu = menu_list[gfx_mono_active_menu].parent;
    2050:	18cb      	adds	r3, r1, r3
    2052:	009b      	lsls	r3, r3, #2
    2054:	18d2      	adds	r2, r2, r3
    2056:	7c10      	ldrb	r0, [r2, #16]
				}
				display_menu(menu);
    2058:	4b0b      	ldr	r3, [pc, #44]	; (2088 <STACK_SIZE+0x88>)
    205a:	4798      	blx	r3
				ssd1306_write_display();
    205c:	4b0f      	ldr	r3, [pc, #60]	; (209c <STACK_SIZE+0x9c>)
    205e:	4798      	blx	r3
    2060:	e7bd      	b.n	1fde <main+0x42>
    2062:	46c0      	nop			; (mov r8, r8)
    2064:	00001e95 	.word	0x00001e95
    2068:	000017d5 	.word	0x000017d5
    206c:	00000d41 	.word	0x00000d41
    2070:	0000085d 	.word	0x0000085d
    2074:	000008a1 	.word	0x000008a1
    2078:	00000905 	.word	0x00000905
    207c:	0000015d 	.word	0x0000015d
    2080:	00000111 	.word	0x00000111
    2084:	000003e5 	.word	0x000003e5
    2088:	000007a1 	.word	0x000007a1
    208c:	200009b8 	.word	0x200009b8
    2090:	20000090 	.word	0x20000090
    2094:	200009b0 	.word	0x200009b0
    2098:	00000ce1 	.word	0x00000ce1
    209c:	00000391 	.word	0x00000391
    20a0:	200009b4 	.word	0x200009b4

000020a4 <__aeabi_uidiv>:
    20a4:	2900      	cmp	r1, #0
    20a6:	d034      	beq.n	2112 <.udivsi3_skip_div0_test+0x6a>

000020a8 <.udivsi3_skip_div0_test>:
    20a8:	2301      	movs	r3, #1
    20aa:	2200      	movs	r2, #0
    20ac:	b410      	push	{r4}
    20ae:	4288      	cmp	r0, r1
    20b0:	d32c      	bcc.n	210c <.udivsi3_skip_div0_test+0x64>
    20b2:	2401      	movs	r4, #1
    20b4:	0724      	lsls	r4, r4, #28
    20b6:	42a1      	cmp	r1, r4
    20b8:	d204      	bcs.n	20c4 <.udivsi3_skip_div0_test+0x1c>
    20ba:	4281      	cmp	r1, r0
    20bc:	d202      	bcs.n	20c4 <.udivsi3_skip_div0_test+0x1c>
    20be:	0109      	lsls	r1, r1, #4
    20c0:	011b      	lsls	r3, r3, #4
    20c2:	e7f8      	b.n	20b6 <.udivsi3_skip_div0_test+0xe>
    20c4:	00e4      	lsls	r4, r4, #3
    20c6:	42a1      	cmp	r1, r4
    20c8:	d204      	bcs.n	20d4 <.udivsi3_skip_div0_test+0x2c>
    20ca:	4281      	cmp	r1, r0
    20cc:	d202      	bcs.n	20d4 <.udivsi3_skip_div0_test+0x2c>
    20ce:	0049      	lsls	r1, r1, #1
    20d0:	005b      	lsls	r3, r3, #1
    20d2:	e7f8      	b.n	20c6 <.udivsi3_skip_div0_test+0x1e>
    20d4:	4288      	cmp	r0, r1
    20d6:	d301      	bcc.n	20dc <.udivsi3_skip_div0_test+0x34>
    20d8:	1a40      	subs	r0, r0, r1
    20da:	431a      	orrs	r2, r3
    20dc:	084c      	lsrs	r4, r1, #1
    20de:	42a0      	cmp	r0, r4
    20e0:	d302      	bcc.n	20e8 <.udivsi3_skip_div0_test+0x40>
    20e2:	1b00      	subs	r0, r0, r4
    20e4:	085c      	lsrs	r4, r3, #1
    20e6:	4322      	orrs	r2, r4
    20e8:	088c      	lsrs	r4, r1, #2
    20ea:	42a0      	cmp	r0, r4
    20ec:	d302      	bcc.n	20f4 <.udivsi3_skip_div0_test+0x4c>
    20ee:	1b00      	subs	r0, r0, r4
    20f0:	089c      	lsrs	r4, r3, #2
    20f2:	4322      	orrs	r2, r4
    20f4:	08cc      	lsrs	r4, r1, #3
    20f6:	42a0      	cmp	r0, r4
    20f8:	d302      	bcc.n	2100 <.udivsi3_skip_div0_test+0x58>
    20fa:	1b00      	subs	r0, r0, r4
    20fc:	08dc      	lsrs	r4, r3, #3
    20fe:	4322      	orrs	r2, r4
    2100:	2800      	cmp	r0, #0
    2102:	d003      	beq.n	210c <.udivsi3_skip_div0_test+0x64>
    2104:	091b      	lsrs	r3, r3, #4
    2106:	d001      	beq.n	210c <.udivsi3_skip_div0_test+0x64>
    2108:	0909      	lsrs	r1, r1, #4
    210a:	e7e3      	b.n	20d4 <.udivsi3_skip_div0_test+0x2c>
    210c:	1c10      	adds	r0, r2, #0
    210e:	bc10      	pop	{r4}
    2110:	4770      	bx	lr
    2112:	2800      	cmp	r0, #0
    2114:	d001      	beq.n	211a <.udivsi3_skip_div0_test+0x72>
    2116:	2000      	movs	r0, #0
    2118:	43c0      	mvns	r0, r0
    211a:	b407      	push	{r0, r1, r2}
    211c:	4802      	ldr	r0, [pc, #8]	; (2128 <.udivsi3_skip_div0_test+0x80>)
    211e:	a102      	add	r1, pc, #8	; (adr r1, 2128 <.udivsi3_skip_div0_test+0x80>)
    2120:	1840      	adds	r0, r0, r1
    2122:	9002      	str	r0, [sp, #8]
    2124:	bd03      	pop	{r0, r1, pc}
    2126:	46c0      	nop			; (mov r8, r8)
    2128:	00000019 	.word	0x00000019

0000212c <__aeabi_uidivmod>:
    212c:	2900      	cmp	r1, #0
    212e:	d0f0      	beq.n	2112 <.udivsi3_skip_div0_test+0x6a>
    2130:	b503      	push	{r0, r1, lr}
    2132:	f7ff ffb9 	bl	20a8 <.udivsi3_skip_div0_test>
    2136:	bc0e      	pop	{r1, r2, r3}
    2138:	4342      	muls	r2, r0
    213a:	1a89      	subs	r1, r1, r2
    213c:	4718      	bx	r3
    213e:	46c0      	nop			; (mov r8, r8)

00002140 <__aeabi_idiv0>:
    2140:	4770      	bx	lr
    2142:	46c0      	nop			; (mov r8, r8)

00002144 <__libc_init_array>:
    2144:	b570      	push	{r4, r5, r6, lr}
    2146:	4b0e      	ldr	r3, [pc, #56]	; (2180 <__libc_init_array+0x3c>)
    2148:	4d0e      	ldr	r5, [pc, #56]	; (2184 <__libc_init_array+0x40>)
    214a:	2400      	movs	r4, #0
    214c:	1aed      	subs	r5, r5, r3
    214e:	10ad      	asrs	r5, r5, #2
    2150:	1c1e      	adds	r6, r3, #0
    2152:	42ac      	cmp	r4, r5
    2154:	d004      	beq.n	2160 <__libc_init_array+0x1c>
    2156:	00a3      	lsls	r3, r4, #2
    2158:	58f3      	ldr	r3, [r6, r3]
    215a:	4798      	blx	r3
    215c:	3401      	adds	r4, #1
    215e:	e7f8      	b.n	2152 <__libc_init_array+0xe>
    2160:	f000 fea8 	bl	2eb4 <_init>
    2164:	4b08      	ldr	r3, [pc, #32]	; (2188 <__libc_init_array+0x44>)
    2166:	4d09      	ldr	r5, [pc, #36]	; (218c <__libc_init_array+0x48>)
    2168:	2400      	movs	r4, #0
    216a:	1aed      	subs	r5, r5, r3
    216c:	10ad      	asrs	r5, r5, #2
    216e:	1c1e      	adds	r6, r3, #0
    2170:	42ac      	cmp	r4, r5
    2172:	d004      	beq.n	217e <__libc_init_array+0x3a>
    2174:	00a3      	lsls	r3, r4, #2
    2176:	58f3      	ldr	r3, [r6, r3]
    2178:	4798      	blx	r3
    217a:	3401      	adds	r4, #1
    217c:	e7f8      	b.n	2170 <__libc_init_array+0x2c>
    217e:	bd70      	pop	{r4, r5, r6, pc}
    2180:	00002ec0 	.word	0x00002ec0
    2184:	00002ec0 	.word	0x00002ec0
    2188:	00002ec0 	.word	0x00002ec0
    218c:	00002ec4 	.word	0x00002ec4

00002190 <memcpy>:
    2190:	b510      	push	{r4, lr}
    2192:	2300      	movs	r3, #0
    2194:	4293      	cmp	r3, r2
    2196:	d003      	beq.n	21a0 <memcpy+0x10>
    2198:	5ccc      	ldrb	r4, [r1, r3]
    219a:	54c4      	strb	r4, [r0, r3]
    219c:	3301      	adds	r3, #1
    219e:	e7f9      	b.n	2194 <memcpy+0x4>
    21a0:	bd10      	pop	{r4, pc}

000021a2 <memset>:
    21a2:	1c03      	adds	r3, r0, #0
    21a4:	1882      	adds	r2, r0, r2
    21a6:	4293      	cmp	r3, r2
    21a8:	d002      	beq.n	21b0 <memset+0xe>
    21aa:	7019      	strb	r1, [r3, #0]
    21ac:	3301      	adds	r3, #1
    21ae:	e7fa      	b.n	21a6 <memset+0x4>
    21b0:	4770      	bx	lr
    21b2:	0000      	movs	r0, r0
    21b4:	42002c00 	.word	0x42002c00
    21b8:	42003000 	.word	0x42003000
    21bc:	42003400 	.word	0x42003400
    21c0:	001c1c1b 	.word	0x001c1c1b
    21c4:	10000800 	.word	0x10000800
    21c8:	00002000 	.word	0x00002000

000021cc <tc_interrupt_vectors.12858>:
    21cc:	00141312                                ....

000021d0 <arrow_right_data>:
    21d0:	80c0e0f0 070f0000 00000103              ............

000021dc <sysfont_glyphs>:
	...
    2200:	00300000 00300030 00300030 00300030     ..0.0.0.0.0.0.0.
    2210:	00300000 00000030 00000000 00000000     ..0.0...........
    2220:	006c0000 006c006c 0000006c 00000000     ..l.l.l.l.......
	...
    2244:	00480048 004800fc 00480048 004800fc     H.H...H.H.H...H.
    2254:	00000048 00000000 00000000 00100000     H...............
    2264:	003c0010 00300040 00040008 00100078     ..<.@.0.....x...
    2274:	00000010 00000000 00000000 00000000     ................
    2284:	00a4007c 004800a8 00140010 004a002a     |.....H.....*.J.
    2294:	00000044 00000000 00000000 00700000     D.............p.
    22a4:	00880088 00700088 008a0088 008c008a     ......p.........
    22b4:	00000070 00000000 00000000 00100000     p...............
    22c4:	00100010 00000000 00000000 00000000     ................
	...
    22e0:	00100008 00200010 00200020 00200020     ...... . . . . .
    22f0:	00100020 00080010 00000000 00000000      ...............
    2300:	00100020 00080010 00080008 00080008      ...............
    2310:	00100008 00200010 00000000 00000000     ...... .........
    2320:	00280000 007c0010 00280010 00000000     ..(...|...(.....
	...
    2348:	00100010 00fe0010 00100010 00000010     ................
	...
    2370:	00180000 00300018 00000020 00000000     ......0. .......
	...
    238c:	00fe0000 00000000 00000000 00000000     ................
	...
    23b0:	00180000 00000018 00000000 00000000     ................
    23c0:	00000000 00080004 00100008 00200010     .............. .
    23d0:	00400020 00000040 00000000 00000000      .@.@...........
    23e0:	00780000 00840084 0094008c 00c400a4     ..x.............
    23f0:	00840084 00000078 00000000 00000000     ....x...........
    2400:	00100000 00500030 00100010 00100010     ....0.P.........
    2410:	00100010 0000007c 00000000 00000000     ....|...........
    2420:	00700000 00080088 00100008 00200010     ..p........... .
    2430:	00400020 000000fc 00000000 00000000      .@.............
    2440:	00700000 00080088 00300008 00080008     ..p.......0.....
    2450:	00880008 00000070 00000000 00000000     ....p...........
    2460:	00080000 00280018 00480028 00880088     ......(.(.H.....
    2470:	000800fc 00000008 00000000 00000000     ................
    2480:	007c0000 00800080 00c400b8 00040004     ..|.............
    2490:	00840004 00000078 00000000 00000000     ....x...........
    24a0:	00380000 00800040 00b00080 008400c8     ..8.@...........
    24b0:	00480084 00000030 00000000 00000000     ..H.0...........
    24c0:	00fc0000 00040004 00080008 00100010     ................
    24d0:	00200020 00000040 00000000 00000000      . .@...........
    24e0:	00780000 00840084 00780084 00840084     ..x.......x.....
    24f0:	00840084 00000078 00000000 00000000     ....x...........
    2500:	00780000 00840084 008c0084 00040074     ..x.........t...
    2510:	00100008 000000e0 00000000 00000000     ................
	...
    2528:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
    2548:	00600000 00000060 00600000 00c00060     ..`.`.....`.`...
    2558:	00000080 00000000 00000000 00000000     ................
    2568:	00180004 00800060 00180060 00000004     ....`...`.......
	...
    2588:	007e0000 00000000 0000007e 00000000     ..~.....~.......
	...
    25a8:	00300040 0002000c 0030000c 00000040     @.0.......0.@...
	...
    25c0:	00700000 00080088 00100008 00200020     ..p......... . .
    25d0:	00200000 00000020 00000000 00000000     .. . ...........
    25e0:	00000000 003c0000 00ba0042 00aa00aa     ......<.B.......
    25f0:	00bc00aa 003c0040 00000000 00000000     ....@.<.........
    2600:	00100000 00280010 00280028 007c0044     ......(.(.(.D.|.
    2610:	00820044 00000082 00000000 00000000     D...............
    2620:	00f00000 00880088 00f00088 00880088     ................
    2630:	00880088 000000f0 00000000 00000000     ................
    2640:	00380000 00800044 00800080 00800080     ..8.D...........
    2650:	00440080 00000038 00000000 00000000     ..D.8...........
    2660:	00f00000 00840088 00840084 00840084     ................
    2670:	00880084 000000f0 00000000 00000000     ................
    2680:	007c0000 00400040 00780040 00400040     ..|.@.@.@.x.@.@.
    2690:	00400040 0000007c 00000000 00000000     @.@.|...........
    26a0:	007c0000 00400040 00400040 00400078     ..|.@.@.@.@.x.@.
    26b0:	00400040 00000040 00000000 00000000     @.@.@...........
    26c0:	00380000 00800044 00800080 0084009c     ..8.D...........
    26d0:	00440084 0000003c 00000000 00000000     ..D.<...........
    26e0:	00840000 00840084 00fc0084 00840084     ................
    26f0:	00840084 00000084 00000000 00000000     ................
    2700:	007c0000 00100010 00100010 00100010     ..|.............
    2710:	00100010 0000007c 00000000 00000000     ....|...........
    2720:	00f80000 00080008 00080008 00080008     ................
    2730:	00100008 000000e0 00000000 00000000     ................
    2740:	00840000 00880084 00a00090 008800d0     ................
    2750:	00840088 00000084 00000000 00000000     ................
    2760:	00800000 00800080 00800080 00800080     ................
    2770:	00800080 000000fc 00000000 00000000     ................
    2780:	00840000 00cc0084 00b400cc 008400b4     ................
    2790:	00840084 00000084 00000000 00000000     ................
    27a0:	00840000 00c400c4 00a400a4 00940094     ................
    27b0:	008c008c 00000084 00000000 00000000     ................
    27c0:	00300000 00840048 00840084 00840084     ..0.H...........
    27d0:	00480084 00000030 00000000 00000000     ..H.0...........
    27e0:	00f00000 00840088 00840084 00f00088     ................
    27f0:	00800080 00000080 00000000 00000000     ................
    2800:	00300000 00840048 00840084 00840084     ..0.H...........
    2810:	00480084 00200030 0000001c 00000000     ..H.0. .........
    2820:	00f00000 00840088 00880084 009000f0     ................
    2830:	00840088 00000084 00000000 00000000     ................
    2840:	00780000 00800084 00300040 00040008     ..x.....@.0.....
    2850:	00840004 00000078 00000000 00000000     ....x...........
    2860:	00fe0000 00100010 00100010 00100010     ................
    2870:	00100010 00000010 00000000 00000000     ................
    2880:	00840000 00840084 00840084 00840084     ................
    2890:	00840084 00000078 00000000 00000000     ....x...........
    28a0:	00820000 00440082 00440044 00280044     ......D.D.D.D.(.
    28b0:	00280028 00000010 00000000 00000000     (.(.............
    28c0:	00840000 00840084 00b40084 00b400b4     ................
    28d0:	00480078 00000048 00000000 00000000     x.H.H...........
    28e0:	00820000 00440044 00100028 00280010     ....D.D.(.....(.
    28f0:	00440044 00000082 00000000 00000000     D.D.............
    2900:	00820000 00440044 00280028 00100028     ....D.D.(.(.(...
    2910:	00100010 00000010 00000000 00000000     ................
    2920:	00fc0000 00080004 00100008 00200010     .............. .
    2930:	00400040 000000fe 00000000 00000000     @.@.............
    2940:	008000e0 00800080 00800080 00800080     ................
    2950:	00800080 00e00080 00000000 00000000     ................
    2960:	00400000 00200040 00100020 00080010     ..@.@. . .......
    2970:	00040008 00000004 00000000 00000000     ................
    2980:	002000e0 00200020 00200020 00200020     .. . . . . . . .
    2990:	00200020 00e00020 00000000 00000000      . . ...........
    29a0:	00100000 00440028 00000000 00000000     ....(.D.........
	...
    29d4:	0000007c 00000000 00000000 00200000     |............. .
    29e4:	00080010 00000000 00000000 00000000     ................
	...
    2a08:	00040078 007c0004 008c0084 00000076     x.....|.....v...
	...
    2a20:	00800080 00800080 00c400b8 00840084     ................
    2a30:	00880084 000000f0 00000000 00000000     ................
	...
    2a48:	0080007c 00800080 00800080 0000007c     |...........|...
	...
    2a60:	00020002 00020002 0042003e 00820082     ........>.B.....
    2a70:	00420082 0000003e 00000000 00000000     ..B.>...........
	...
    2a88:	0082007c 00fe0082 00800080 0000007e     |...........~...
	...
    2aa0:	001c0000 00200020 002000fc 00200020     .... . ... . . .
    2ab0:	00200020 000000fc 00000000 00000000      . .............
	...
    2ac8:	0084007c 00840084 008c0084 00040074     |...........t...
    2ad8:	00380044 00000000 00800080 00800080     D.8.............
    2ae8:	00c400b8 00840084 00840084 00000084     ................
	...
    2b00:	00100000 00000000 00100070 00100010     ........p.......
    2b10:	00100010 0000007c 00000000 00000000     ....|...........
    2b20:	00080000 00000000 00080078 00080008     ........x.......
    2b30:	00080008 00080008 00e00010 00000000     ................
    2b40:	00800080 00800080 00900088 00e000a0     ................
    2b50:	00880090 00000084 00000000 00000000     ................
    2b60:	00f00000 00100010 00100010 00100010     ................
    2b70:	00100010 000000fe 00000000 00000000     ................
	...
    2b88:	00d400ac 00940094 00940094 00000094     ................
	...
    2ba8:	00c400b8 00840084 00840084 00000084     ................
	...
    2bc8:	00840078 00840084 00840084 00000078     x...........x...
	...
    2be8:	00c400b8 00840084 00840084 008000f8     ................
    2bf8:	00800080 00000000 00000000 00000000     ................
    2c08:	0084007c 00840084 00840084 0004007c     |...........|...
    2c18:	00040004 00000000 00000000 00000000     ................
    2c28:	003000cc 00200020 00200020 000000f8     ..0. . . . .....
	...
    2c48:	0080007c 00780080 00040004 000000f8     |.....x.........
	...
    2c64:	00200000 002000fc 00200020 00200020     .. ... . . . . .
    2c74:	0000001c 00000000 00000000 00000000     ................
    2c84:	00000000 00880088 00880088 00880088     ................
    2c94:	00000074 00000000 00000000 00000000     t...............
    2ca4:	00000000 00440082 00280044 00100028     ......D.D.(.(...
    2cb4:	00000010 00000000 00000000 00000000     ................
    2cc4:	00000000 00840084 00b400b4 00480048     ............H.H.
    2cd4:	00000048 00000000 00000000 00000000     H...............
    2ce4:	00000000 00280044 00100028 00440028     ....D.(.(...(.D.
    2cf4:	00000044 00000000 00000000 00000000     D...............
    2d04:	00000000 00440082 00280044 00280028     ......D.D.(.(.(.
    2d14:	00100010 00200020 00000000 00000000     .... . .........
    2d24:	00000000 000400fc 00100008 00400020     ............ .@.
    2d34:	000000fc 00000000 00000000 00100008     ................
    2d44:	00080010 00100008 00080010 00100008     ................
    2d54:	00080010 00000000 00000000 00100010     ................
    2d64:	00100010 00000010 00100000 00100010     ................
    2d74:	00100010 00000000 00000000 00100020     ............ ...
    2d84:	00200010 00100020 00200010 00100020     .. . ..... . ...
    2d94:	00200010 00000000 42000800 42000c00     .. ........B...B
    2da4:	42001000 42001400 0c0b0a09 000018bc     ...B...B........
    2db4:	00001918 00001918 000018b6 000018b6     ................
    2dc4:	000018d2 000018c2 000018d8 00001906     ................
    2dd4:	00001a10 00001a70 00001a70 000019f0     ....p...p.......
    2de4:	00001a02 00001a1e 000019f4 00001a2c     ............,...
    2df4:	00001a60 74746553 73676e69 00000000     `...Settings....
    2e04:	004d5347 204d5347 75646f4d 0000656c     GSM.GSM Module..
    2e14:	67676f4c 20676e69 71657266 0000002e     Logging freq....
    2e24:	656c6449 646f4d20 00000065 70736944     Idle Mode...Disp
    2e34:	0079616c 65656c53 6f6d2070 00006564     lay.Sleep mode..
    2e44:	65776f50 00000072 6b636142 00000000     Power...Back....
    2e54:	73203031 00006365 73203033 00006365     10 sec..30 sec..
    2e64:	696d2031 0000006e 696d2035 0000006e     1 min...5 min...
    2e74:	6d203031 00006e69 6d203033 00006e69     10 min..30 min..
    2e84:	6f682031 00007275 6e727554 66666f20     1 hour..Turn off
    2e94:	00000000 656c6449 646f6d20 00000065     ....Idle mode...
    2ea4:	67676f4c 00676e69 74697845 00000000     Logging.Exit....

00002eb4 <_init>:
    2eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2eb6:	46c0      	nop			; (mov r8, r8)
    2eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2eba:	bc08      	pop	{r3}
    2ebc:	469e      	mov	lr, r3
    2ebe:	4770      	bx	lr

00002ec0 <__init_array_start>:
    2ec0:	000000d9 	.word	0x000000d9

00002ec4 <_fini>:
    2ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2ec6:	46c0      	nop			; (mov r8, r8)
    2ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2eca:	bc08      	pop	{r3}
    2ecc:	469e      	mov	lr, r3
    2ece:	4770      	bx	lr

00002ed0 <__fini_array_start>:
    2ed0:	000000b1 	.word	0x000000b1
