{"sections":[],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(verifiable:)"]}],"hierarchy":{"paths":[["doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile"]]},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(verifiable:)"},"kind":"symbol","abstract":[{"type":"text","text":"Creates a verifiable representation for an LLFSM."}],"schemaVersion":{"minor":3,"patch":0,"major":0},"metadata":{"extendedModule":"VHDLParsing","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"verifiable"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"T"},{"kind":"text","text":")"}],"role":"symbol","externalID":"s:11VHDLParsing8VHDLFileV13VHDLGeneratorE10verifiableACSgx_tc12VHDLMachines24MachineVHDLRepresentableRzlufc","modules":[{"relatedModules":["VHDLParsing"],"name":"VHDLGenerator"}],"roleHeading":"Initializer","symbolKind":"init","title":"init(verifiable:)"},"primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"text":"init","kind":"keyword"},{"text":"?<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"verifiable","kind":"externalParam"},{"text":" ","kind":"text"},{"text":"representation","kind":"internalParam"},{"text":": ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":") ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP","text":"MachineVHDLRepresentable","kind":"typeIdentifier"}],"languages":["swift"],"platforms":["Linux"]}]},{"parameters":[{"name":"representation","content":[{"inlineContent":[{"text":"The representation to convert to a verifiable representation.","type":"text"}],"type":"paragraph"}]}],"kind":"parameters"}],"references":{"doc://VHDLGenerator/documentation/VHDLGenerator":{"title":"VHDLGenerator","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing":{"title":"VHDLParsing","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing","type":"topic","kind":"symbol","role":"collection","abstract":[],"url":"\/documentation\/vhdlgenerator\/vhdlparsing"},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile/init(verifiable:)":{"role":"symbol","fragments":[{"text":"init","kind":"identifier"},{"kind":"text","text":"?<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"verifiable"},{"kind":"text","text":": "},{"text":"T","kind":"typeIdentifier"},{"text":")","kind":"text"}],"title":"init(verifiable:)","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile\/init(verifiable:)","type":"topic","url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile\/init(verifiable:)","kind":"symbol","abstract":[{"type":"text","text":"Creates a verifiable representation for an LLFSM."}]},"doc://VHDLGenerator/documentation/VHDLGenerator/VHDLParsing/VHDLFile":{"title":"VHDLFile","identifier":"doc:\/\/VHDLGenerator\/documentation\/VHDLGenerator\/VHDLParsing\/VHDLFile","type":"topic","kind":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VHDLFile","preciseIdentifier":"s:11VHDLParsing8VHDLFileV","kind":"identifier"}],"navigatorTitle":[{"text":"VHDLFile","kind":"identifier"}],"role":"symbol","abstract":[{"text":"Add verifiable initialisers.","type":"text"}],"url":"\/documentation\/vhdlgenerator\/vhdlparsing\/vhdlfile"}}}