
RT-Concepts_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b00  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000400  08009cd0  08009cd0  0000acd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0d0  0800a0d0  0000c1ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0d0  0800a0d0  0000b0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0d8  0800a0d8  0000c1ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0d8  0800a0d8  0000b0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0dc  0800a0dc  0000b0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a0e0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  2000006c  0800a14c  0000c06c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000010c  0800a1ec  0000c10c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00005874  200001ac  0800a28c  0000c1ac  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20005a20  0800a28c  0000ca20  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0000c1ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   000267da  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00004c8d  00000000  00000000  000329b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001dc8  00000000  00000000  00037648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000173c  00000000  00000000  00039410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002bdc6  00000000  00000000  0003ab4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00024125  00000000  00000000  00066912  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    00105bc5  00000000  00000000  0008aa37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001905fc  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000089dc  00000000  00000000  00190640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005d  00000000  00000000  0019901c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ac 	.word	0x200001ac
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009cb8 	.word	0x08009cb8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001b0 	.word	0x200001b0
 800020c:	08009cb8 	.word	0x08009cb8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <ExecuteMission>:
 * Pool of the total amount of resources of each department
 * and how much resources are in total
 */

void ExecuteMission(NewTask Event, const char *msg_text)
{
 80005dc:	b084      	sub	sp, #16
 80005de:	b580      	push	{r7, lr}
 80005e0:	b09e      	sub	sp, #120	@ 0x78
 80005e2:	af02      	add	r7, sp, #8
 80005e4:	f107 0c78 	add.w	ip, r7, #120	@ 0x78
 80005e8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	char msg[MSG_LEN];
	int msg_len = snprintf(msg, sizeof(msg), "%s\r\n", msg_text);
 80005ec:	1d38      	adds	r0, r7, #4
 80005ee:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80005f2:	4a2a      	ldr	r2, [pc, #168]	@ (800069c <ExecuteMission+0xc0>)
 80005f4:	2164      	movs	r1, #100	@ 0x64
 80005f6:	f008 fa39 	bl	8008a6c <sniprintf>
 80005fa:	66f8      	str	r0, [r7, #108]	@ 0x6c
	HAL_UART_Transmit(&huart3,(uint8_t *)msg, msg_len, 500);
 80005fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80005fe:	b29a      	uxth	r2, r3
 8000600:	1d39      	adds	r1, r7, #4
 8000602:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000606:	4826      	ldr	r0, [pc, #152]	@ (80006a0 <ExecuteMission+0xc4>)
 8000608:	f003 ff50 	bl	80044ac <HAL_UART_Transmit>

	Start_Tick = xTaskGetTickCount();
 800060c:	f006 fb32 	bl	8006c74 <xTaskGetTickCount>
 8000610:	4603      	mov	r3, r0
 8000612:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <ExecuteMission+0xc8>)
 8000614:	6013      	str	r3, [r2, #0]
	vTaskDelay(pdMS_TO_TICKS(Event.Duration));
 8000616:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800061a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800061e:	fb02 f303 	mul.w	r3, r2, r3
 8000622:	4a21      	ldr	r2, [pc, #132]	@ (80006a8 <ExecuteMission+0xcc>)
 8000624:	fba2 2303 	umull	r2, r3, r2, r3
 8000628:	099b      	lsrs	r3, r3, #6
 800062a:	4618      	mov	r0, r3
 800062c:	f006 f9c8 	bl	80069c0 <vTaskDelay>
	End_Tick = xTaskGetTickCount();
 8000630:	f006 fb20 	bl	8006c74 <xTaskGetTickCount>
 8000634:	4603      	mov	r3, r0
 8000636:	4a1d      	ldr	r2, [pc, #116]	@ (80006ac <ExecuteMission+0xd0>)
 8000638:	6013      	str	r3, [r2, #0]

	const char *Dep = (Event.Department == Police) ? "Police" :
 800063a:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 800063e:	2b01      	cmp	r3, #1
 8000640:	d00d      	beq.n	800065e <ExecuteMission+0x82>
					  (Event.Department == Ambulance) ? "Ambulance" :
 8000642:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
	const char *Dep = (Event.Department == Police) ? "Police" :
 8000646:	2b02      	cmp	r3, #2
 8000648:	d007      	beq.n	800065a <ExecuteMission+0x7e>
					  (Event.Department == Fire_Dep) ? "Fire_Dep" : "Unknown";
 800064a:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
	const char *Dep = (Event.Department == Police) ? "Police" :
 800064e:	2b03      	cmp	r3, #3
 8000650:	d101      	bne.n	8000656 <ExecuteMission+0x7a>
 8000652:	4b17      	ldr	r3, [pc, #92]	@ (80006b0 <ExecuteMission+0xd4>)
 8000654:	e004      	b.n	8000660 <ExecuteMission+0x84>
 8000656:	4b17      	ldr	r3, [pc, #92]	@ (80006b4 <ExecuteMission+0xd8>)
 8000658:	e002      	b.n	8000660 <ExecuteMission+0x84>
 800065a:	4b17      	ldr	r3, [pc, #92]	@ (80006b8 <ExecuteMission+0xdc>)
 800065c:	e000      	b.n	8000660 <ExecuteMission+0x84>
 800065e:	4b17      	ldr	r3, [pc, #92]	@ (80006bc <ExecuteMission+0xe0>)
 8000660:	66bb      	str	r3, [r7, #104]	@ 0x68

	msg_len = snprintf(msg, sizeof(msg), "[%s]Completed The Task in %lu ticks\r\n", Dep ,(unsigned long)(End_Tick - Start_Tick));
 8000662:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <ExecuteMission+0xd0>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	4b0f      	ldr	r3, [pc, #60]	@ (80006a4 <ExecuteMission+0xc8>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	1ad3      	subs	r3, r2, r3
 800066c:	1d38      	adds	r0, r7, #4
 800066e:	9300      	str	r3, [sp, #0]
 8000670:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8000672:	4a13      	ldr	r2, [pc, #76]	@ (80006c0 <ExecuteMission+0xe4>)
 8000674:	2164      	movs	r1, #100	@ 0x64
 8000676:	f008 f9f9 	bl	8008a6c <sniprintf>
 800067a:	66f8      	str	r0, [r7, #108]	@ 0x6c
	HAL_UART_Transmit(&huart3,(uint8_t *)msg, msg_len, 500);
 800067c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800067e:	b29a      	uxth	r2, r3
 8000680:	1d39      	adds	r1, r7, #4
 8000682:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000686:	4806      	ldr	r0, [pc, #24]	@ (80006a0 <ExecuteMission+0xc4>)
 8000688:	f003 ff10 	bl	80044ac <HAL_UART_Transmit>
}
 800068c:	bf00      	nop
 800068e:	3770      	adds	r7, #112	@ 0x70
 8000690:	46bd      	mov	sp, r7
 8000692:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000696:	b004      	add	sp, #16
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop
 800069c:	08009cd0 	.word	0x08009cd0
 80006a0:	2000032c 	.word	0x2000032c
 80006a4:	200001c8 	.word	0x200001c8
 80006a8:	10624dd3 	.word	0x10624dd3
 80006ac:	200001cc 	.word	0x200001cc
 80006b0:	08009cd8 	.word	0x08009cd8
 80006b4:	08009ce4 	.word	0x08009ce4
 80006b8:	08009cec 	.word	0x08009cec
 80006bc:	08009cf8 	.word	0x08009cf8
 80006c0:	08009d00 	.word	0x08009d00

080006c4 <PoliceTasks>:


void PoliceTasks(void *pvParams)
{
 80006c4:	b590      	push	{r4, r7, lr}
 80006c6:	b0a1      	sub	sp, #132	@ 0x84
 80006c8:	af1c      	add	r7, sp, #112	@ 0x70
 80006ca:	6078      	str	r0, [r7, #4]
	{

		 /*
		  * waiting forever for a notification from the dispatcher
		  */
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 80006cc:	f107 0208 	add.w	r2, r7, #8
 80006d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006d4:	2100      	movs	r1, #0
 80006d6:	2000      	movs	r0, #0
 80006d8:	f006 ffba 	bl	8007650 <xTaskNotifyWait>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d15e      	bne.n	80007a0 <PoliceTasks+0xdc>
		{
			continue;
		}

		Event = (NewTask *)copy_value;
 80006e2:	68bb      	ldr	r3, [r7, #8]
 80006e4:	60fb      	str	r3, [r7, #12]




		Event->Duration = MIN_INTERVAL_TASK + (rand() % MAX_INTERVAL_TASK);
 80006e6:	f008 f8c1 	bl	800886c <rand>
 80006ea:	4602      	mov	r2, r0
 80006ec:	4b2d      	ldr	r3, [pc, #180]	@ (80007a4 <PoliceTasks+0xe0>)
 80006ee:	fb83 1302 	smull	r1, r3, r3, r2
 80006f2:	1319      	asrs	r1, r3, #12
 80006f4:	17d3      	asrs	r3, r2, #31
 80006f6:	1acb      	subs	r3, r1, r3
 80006f8:	f242 7110 	movw	r1, #10000	@ 0x2710
 80006fc:	fb01 f303 	mul.w	r3, r1, r3
 8000700:	1ad3      	subs	r3, r2, r3
 8000702:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000706:	461a      	mov	r2, r3
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	675a      	str	r2, [r3, #116]	@ 0x74

		switch(Event->EventID)
 800070c:	68fb      	ldr	r3, [r7, #12]
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	2b02      	cmp	r3, #2
 8000712:	d024      	beq.n	800075e <PoliceTasks+0x9a>
 8000714:	2b02      	cmp	r3, #2
 8000716:	dc31      	bgt.n	800077c <PoliceTasks+0xb8>
 8000718:	2b00      	cmp	r3, #0
 800071a:	d002      	beq.n	8000722 <PoliceTasks+0x5e>
 800071c:	2b01      	cmp	r3, #1
 800071e:	d00f      	beq.n	8000740 <PoliceTasks+0x7c>
 8000720:	e02c      	b.n	800077c <PoliceTasks+0xb8>
		{
			case PATROL:
			{
				ExecuteMission(*Event, "[POLICE]Patrolling Over The Area...");
 8000722:	68fc      	ldr	r4, [r7, #12]
 8000724:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <PoliceTasks+0xe4>)
 8000726:	931a      	str	r3, [sp, #104]	@ 0x68
 8000728:	4668      	mov	r0, sp
 800072a:	f104 0310 	add.w	r3, r4, #16
 800072e:	2268      	movs	r2, #104	@ 0x68
 8000730:	4619      	mov	r1, r3
 8000732:	f008 faee 	bl	8008d12 <memcpy>
 8000736:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800073a:	f7ff ff4f 	bl	80005dc <ExecuteMission>
				break;
 800073e:	e01d      	b.n	800077c <PoliceTasks+0xb8>
			}
			case CHASE:
			{
				ExecuteMission(*Event, "[POLICE]Chasing A Robber...");
 8000740:	68fc      	ldr	r4, [r7, #12]
 8000742:	4b1a      	ldr	r3, [pc, #104]	@ (80007ac <PoliceTasks+0xe8>)
 8000744:	931a      	str	r3, [sp, #104]	@ 0x68
 8000746:	4668      	mov	r0, sp
 8000748:	f104 0310 	add.w	r3, r4, #16
 800074c:	2268      	movs	r2, #104	@ 0x68
 800074e:	4619      	mov	r1, r3
 8000750:	f008 fadf 	bl	8008d12 <memcpy>
 8000754:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000758:	f7ff ff40 	bl	80005dc <ExecuteMission>
				break;
 800075c:	e00e      	b.n	800077c <PoliceTasks+0xb8>
			}
			case INVESTIGATION:
			{
				ExecuteMission(*Event, "[POLICE]Investigating Suspect...");
 800075e:	68fc      	ldr	r4, [r7, #12]
 8000760:	4b13      	ldr	r3, [pc, #76]	@ (80007b0 <PoliceTasks+0xec>)
 8000762:	931a      	str	r3, [sp, #104]	@ 0x68
 8000764:	4668      	mov	r0, sp
 8000766:	f104 0310 	add.w	r3, r4, #16
 800076a:	2268      	movs	r2, #104	@ 0x68
 800076c:	4619      	mov	r1, r3
 800076e:	f008 fad0 	bl	8008d12 <memcpy>
 8000772:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000776:	f7ff ff31 	bl	80005dc <ExecuteMission>
				break;
 800077a:	bf00      	nop
			}
		}
		/*
		 * Notify THe Dispatcher the mission is complete
		 */
		xSemaphoreGive(Event->AssignedSem);
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	6858      	ldr	r0, [r3, #4]
 8000780:	2300      	movs	r3, #0
 8000782:	2200      	movs	r2, #0
 8000784:	2100      	movs	r1, #0
 8000786:	f005 f9ff 	bl	8005b88 <xQueueGenericSend>
		xTaskNotifyGive(Dispatcher_Handle);
 800078a:	4b0a      	ldr	r3, [pc, #40]	@ (80007b4 <PoliceTasks+0xf0>)
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	2300      	movs	r3, #0
 8000790:	2202      	movs	r2, #2
 8000792:	2100      	movs	r1, #0
 8000794:	f006 ffbc 	bl	8007710 <xTaskGenericNotify>
		vPortFree(Event);
 8000798:	68f8      	ldr	r0, [r7, #12]
 800079a:	f007 ff4b 	bl	8008634 <vPortFree>
 800079e:	e795      	b.n	80006cc <PoliceTasks+0x8>
			continue;
 80007a0:	bf00      	nop
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 80007a2:	e793      	b.n	80006cc <PoliceTasks+0x8>
 80007a4:	68db8bad 	.word	0x68db8bad
 80007a8:	08009d28 	.word	0x08009d28
 80007ac:	08009d4c 	.word	0x08009d4c
 80007b0:	08009d68 	.word	0x08009d68
 80007b4:	200001dc 	.word	0x200001dc

080007b8 <AmbulanceTasks>:
	}

}

void AmbulanceTasks(void *pvParams)
{
 80007b8:	b590      	push	{r4, r7, lr}
 80007ba:	b0a1      	sub	sp, #132	@ 0x84
 80007bc:	af1c      	add	r7, sp, #112	@ 0x70
 80007be:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		/*
		 * wait forever for the notification from the dispatcher to come in
		 */
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 80007c0:	f107 0208 	add.w	r2, r7, #8
 80007c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007c8:	2100      	movs	r1, #0
 80007ca:	2000      	movs	r0, #0
 80007cc:	f006 ff40 	bl	8007650 <xTaskNotifyWait>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b01      	cmp	r3, #1
 80007d4:	d15e      	bne.n	8000894 <AmbulanceTasks+0xdc>
		{
			continue;
		}

		Event = (NewTask *)copy_value;
 80007d6:	68bb      	ldr	r3, [r7, #8]
 80007d8:	60fb      	str	r3, [r7, #12]


		/*
		 * Duration of the mission a randomizer between a 1 - 10 ticks
		 */
		Event->Duration = MIN_INTERVAL_TASK + (rand() % MAX_INTERVAL_TASK);
 80007da:	f008 f847 	bl	800886c <rand>
 80007de:	4602      	mov	r2, r0
 80007e0:	4b2d      	ldr	r3, [pc, #180]	@ (8000898 <AmbulanceTasks+0xe0>)
 80007e2:	fb83 1302 	smull	r1, r3, r3, r2
 80007e6:	1319      	asrs	r1, r3, #12
 80007e8:	17d3      	asrs	r3, r2, #31
 80007ea:	1acb      	subs	r3, r1, r3
 80007ec:	f242 7110 	movw	r1, #10000	@ 0x2710
 80007f0:	fb01 f303 	mul.w	r3, r1, r3
 80007f4:	1ad3      	subs	r3, r2, r3
 80007f6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80007fa:	461a      	mov	r2, r3
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	675a      	str	r2, [r3, #116]	@ 0x74

		switch(Event->EventID)
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	689b      	ldr	r3, [r3, #8]
 8000804:	2b02      	cmp	r3, #2
 8000806:	d024      	beq.n	8000852 <AmbulanceTasks+0x9a>
 8000808:	2b02      	cmp	r3, #2
 800080a:	dc31      	bgt.n	8000870 <AmbulanceTasks+0xb8>
 800080c:	2b00      	cmp	r3, #0
 800080e:	d002      	beq.n	8000816 <AmbulanceTasks+0x5e>
 8000810:	2b01      	cmp	r3, #1
 8000812:	d00f      	beq.n	8000834 <AmbulanceTasks+0x7c>
 8000814:	e02c      	b.n	8000870 <AmbulanceTasks+0xb8>
		{
			case INJURY:
			{
				ExecuteMission(*Event, "[AMBULANCE]Injury Reported...");
 8000816:	68fc      	ldr	r4, [r7, #12]
 8000818:	4b20      	ldr	r3, [pc, #128]	@ (800089c <AmbulanceTasks+0xe4>)
 800081a:	931a      	str	r3, [sp, #104]	@ 0x68
 800081c:	4668      	mov	r0, sp
 800081e:	f104 0310 	add.w	r3, r4, #16
 8000822:	2268      	movs	r2, #104	@ 0x68
 8000824:	4619      	mov	r1, r3
 8000826:	f008 fa74 	bl	8008d12 <memcpy>
 800082a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800082e:	f7ff fed5 	bl	80005dc <ExecuteMission>
				break;
 8000832:	e01d      	b.n	8000870 <AmbulanceTasks+0xb8>
			}
			case UNCONSCIOUS:
			{
				ExecuteMission(*Event, "[AMBULANCE]Unconscious Report...");
 8000834:	68fc      	ldr	r4, [r7, #12]
 8000836:	4b1a      	ldr	r3, [pc, #104]	@ (80008a0 <AmbulanceTasks+0xe8>)
 8000838:	931a      	str	r3, [sp, #104]	@ 0x68
 800083a:	4668      	mov	r0, sp
 800083c:	f104 0310 	add.w	r3, r4, #16
 8000840:	2268      	movs	r2, #104	@ 0x68
 8000842:	4619      	mov	r1, r3
 8000844:	f008 fa65 	bl	8008d12 <memcpy>
 8000848:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800084c:	f7ff fec6 	bl	80005dc <ExecuteMission>
				break;
 8000850:	e00e      	b.n	8000870 <AmbulanceTasks+0xb8>
			}
			case SEIZURE:
			{
				ExecuteMission(*Event, "[AMBULANCE]Seizure Reported...");
 8000852:	68fc      	ldr	r4, [r7, #12]
 8000854:	4b13      	ldr	r3, [pc, #76]	@ (80008a4 <AmbulanceTasks+0xec>)
 8000856:	931a      	str	r3, [sp, #104]	@ 0x68
 8000858:	4668      	mov	r0, sp
 800085a:	f104 0310 	add.w	r3, r4, #16
 800085e:	2268      	movs	r2, #104	@ 0x68
 8000860:	4619      	mov	r1, r3
 8000862:	f008 fa56 	bl	8008d12 <memcpy>
 8000866:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800086a:	f7ff feb7 	bl	80005dc <ExecuteMission>
				break;
 800086e:	bf00      	nop
		}

		/*
		 * Notify THe Dispatcher the mission is complete
		 */
		xSemaphoreGive(Event->AssignedSem);
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	6858      	ldr	r0, [r3, #4]
 8000874:	2300      	movs	r3, #0
 8000876:	2200      	movs	r2, #0
 8000878:	2100      	movs	r1, #0
 800087a:	f005 f985 	bl	8005b88 <xQueueGenericSend>
		xTaskNotifyGive(Dispatcher_Handle);
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <AmbulanceTasks+0xf0>)
 8000880:	6818      	ldr	r0, [r3, #0]
 8000882:	2300      	movs	r3, #0
 8000884:	2202      	movs	r2, #2
 8000886:	2100      	movs	r1, #0
 8000888:	f006 ff42 	bl	8007710 <xTaskGenericNotify>
		vPortFree(Event);
 800088c:	68f8      	ldr	r0, [r7, #12]
 800088e:	f007 fed1 	bl	8008634 <vPortFree>
 8000892:	e795      	b.n	80007c0 <AmbulanceTasks+0x8>
			continue;
 8000894:	bf00      	nop
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 8000896:	e793      	b.n	80007c0 <AmbulanceTasks+0x8>
 8000898:	68db8bad 	.word	0x68db8bad
 800089c:	08009d8c 	.word	0x08009d8c
 80008a0:	08009dac 	.word	0x08009dac
 80008a4:	08009dd0 	.word	0x08009dd0
 80008a8:	200001dc 	.word	0x200001dc

080008ac <FireDepTasks>:
	}
}


void FireDepTasks(void *pvParams)
{
 80008ac:	b590      	push	{r4, r7, lr}
 80008ae:	b0a1      	sub	sp, #132	@ 0x84
 80008b0:	af1c      	add	r7, sp, #112	@ 0x70
 80008b2:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		/*
		 * wait forever for the notification from the dispatcher to come in
		 */
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 80008b4:	f107 0208 	add.w	r2, r7, #8
 80008b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008bc:	2100      	movs	r1, #0
 80008be:	2000      	movs	r0, #0
 80008c0:	f006 fec6 	bl	8007650 <xTaskNotifyWait>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b01      	cmp	r3, #1
 80008c8:	d15e      	bne.n	8000988 <FireDepTasks+0xdc>
		{
			continue;
		}

		Event = (NewTask *)copy_value;
 80008ca:	68bb      	ldr	r3, [r7, #8]
 80008cc:	60fb      	str	r3, [r7, #12]


		/*
		 * Duration of the mission a randomizer between a 1 - 10 ticks
		 */
		Event->Duration = MIN_INTERVAL_TASK + (rand() % MAX_INTERVAL_TASK);
 80008ce:	f007 ffcd 	bl	800886c <rand>
 80008d2:	4602      	mov	r2, r0
 80008d4:	4b2d      	ldr	r3, [pc, #180]	@ (800098c <FireDepTasks+0xe0>)
 80008d6:	fb83 1302 	smull	r1, r3, r3, r2
 80008da:	1319      	asrs	r1, r3, #12
 80008dc:	17d3      	asrs	r3, r2, #31
 80008de:	1acb      	subs	r3, r1, r3
 80008e0:	f242 7110 	movw	r1, #10000	@ 0x2710
 80008e4:	fb01 f303 	mul.w	r3, r1, r3
 80008e8:	1ad3      	subs	r3, r2, r3
 80008ea:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80008ee:	461a      	mov	r2, r3
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	675a      	str	r2, [r3, #116]	@ 0x74

		switch(Event->EventID)
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	2b02      	cmp	r3, #2
 80008fa:	d024      	beq.n	8000946 <FireDepTasks+0x9a>
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	dc31      	bgt.n	8000964 <FireDepTasks+0xb8>
 8000900:	2b00      	cmp	r3, #0
 8000902:	d002      	beq.n	800090a <FireDepTasks+0x5e>
 8000904:	2b01      	cmp	r3, #1
 8000906:	d00f      	beq.n	8000928 <FireDepTasks+0x7c>
 8000908:	e02c      	b.n	8000964 <FireDepTasks+0xb8>
		{
			case FIRE:
			{
				ExecuteMission(*Event, "[FIRE]Fire Reported...");
 800090a:	68fc      	ldr	r4, [r7, #12]
 800090c:	4b20      	ldr	r3, [pc, #128]	@ (8000990 <FireDepTasks+0xe4>)
 800090e:	931a      	str	r3, [sp, #104]	@ 0x68
 8000910:	4668      	mov	r0, sp
 8000912:	f104 0310 	add.w	r3, r4, #16
 8000916:	2268      	movs	r2, #104	@ 0x68
 8000918:	4619      	mov	r1, r3
 800091a:	f008 f9fa 	bl	8008d12 <memcpy>
 800091e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000922:	f7ff fe5b 	bl	80005dc <ExecuteMission>
				break;
 8000926:	e01d      	b.n	8000964 <FireDepTasks+0xb8>
			}
			case SEARCH:
			{
				ExecuteMission(*Event, "[FIRE]Search And Rescue Mission...");
 8000928:	68fc      	ldr	r4, [r7, #12]
 800092a:	4b1a      	ldr	r3, [pc, #104]	@ (8000994 <FireDepTasks+0xe8>)
 800092c:	931a      	str	r3, [sp, #104]	@ 0x68
 800092e:	4668      	mov	r0, sp
 8000930:	f104 0310 	add.w	r3, r4, #16
 8000934:	2268      	movs	r2, #104	@ 0x68
 8000936:	4619      	mov	r1, r3
 8000938:	f008 f9eb 	bl	8008d12 <memcpy>
 800093c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000940:	f7ff fe4c 	bl	80005dc <ExecuteMission>
				break;
 8000944:	e00e      	b.n	8000964 <FireDepTasks+0xb8>
			}
			case CAT:
			{
				ExecuteMission(*Event, "[FIRE]Cat stuck on roof...");
 8000946:	68fc      	ldr	r4, [r7, #12]
 8000948:	4b13      	ldr	r3, [pc, #76]	@ (8000998 <FireDepTasks+0xec>)
 800094a:	931a      	str	r3, [sp, #104]	@ 0x68
 800094c:	4668      	mov	r0, sp
 800094e:	f104 0310 	add.w	r3, r4, #16
 8000952:	2268      	movs	r2, #104	@ 0x68
 8000954:	4619      	mov	r1, r3
 8000956:	f008 f9dc 	bl	8008d12 <memcpy>
 800095a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800095e:	f7ff fe3d 	bl	80005dc <ExecuteMission>
				break;
 8000962:	bf00      	nop


		/*
		 * Notify THe Dispatcher the mission is complete
		 */
		xSemaphoreGive(Event->AssignedSem);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	6858      	ldr	r0, [r3, #4]
 8000968:	2300      	movs	r3, #0
 800096a:	2200      	movs	r2, #0
 800096c:	2100      	movs	r1, #0
 800096e:	f005 f90b 	bl	8005b88 <xQueueGenericSend>
		xTaskNotifyGive(Dispatcher_Handle);
 8000972:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <FireDepTasks+0xf0>)
 8000974:	6818      	ldr	r0, [r3, #0]
 8000976:	2300      	movs	r3, #0
 8000978:	2202      	movs	r2, #2
 800097a:	2100      	movs	r1, #0
 800097c:	f006 fec8 	bl	8007710 <xTaskGenericNotify>

		vPortFree(Event);
 8000980:	68f8      	ldr	r0, [r7, #12]
 8000982:	f007 fe57 	bl	8008634 <vPortFree>
 8000986:	e795      	b.n	80008b4 <FireDepTasks+0x8>
			continue;
 8000988:	bf00      	nop
		if(xTaskNotifyWait(0, 0, &copy_value, portMAX_DELAY) != pdTRUE)
 800098a:	e793      	b.n	80008b4 <FireDepTasks+0x8>
 800098c:	68db8bad 	.word	0x68db8bad
 8000990:	08009df0 	.word	0x08009df0
 8000994:	08009e08 	.word	0x08009e08
 8000998:	08009e2c 	.word	0x08009e2c
 800099c:	200001dc 	.word	0x200001dc

080009a0 <Status>:
SemaphoreHandle_t Fire_Cars_Sem;

QueueHandle_t Dispatcher_Queue;

void Status()
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b0a2      	sub	sp, #136	@ 0x88
 80009a4:	af04      	add	r7, sp, #16
	UBaseType_t Police_Avail = uxSemaphoreGetCount(Police_Cars_Sem);
 80009a6:	4b1d      	ldr	r3, [pc, #116]	@ (8000a1c <Status+0x7c>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f005 fc9a 	bl	80062e4 <uxQueueMessagesWaiting>
 80009b0:	6738      	str	r0, [r7, #112]	@ 0x70
	UBaseType_t Ambulance_Avail = uxSemaphoreGetCount(Ambulance_Cars_Sem);
 80009b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000a20 <Status+0x80>)
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	4618      	mov	r0, r3
 80009b8:	f005 fc94 	bl	80062e4 <uxQueueMessagesWaiting>
 80009bc:	66f8      	str	r0, [r7, #108]	@ 0x6c
	UBaseType_t Fire_Avail = uxSemaphoreGetCount(Fire_Cars_Sem);
 80009be:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <Status+0x84>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f005 fc8e 	bl	80062e4 <uxQueueMessagesWaiting>
 80009c8:	66b8      	str	r0, [r7, #104]	@ 0x68
	UBaseType_t Total_Avail = Police_Avail + Ambulance_Avail + Fire_Avail;
 80009ca:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80009cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009ce:	4413      	add	r3, r2
 80009d0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80009d2:	4413      	add	r3, r2
 80009d4:	667b      	str	r3, [r7, #100]	@ 0x64

	  char msg[MSG_LEN];
	  int msg_len = snprintf(msg, sizeof(msg), "Total Available: %lu | Police: %lu | Ambulance: %lu | Fire: %lu\r\n",
 80009d6:	4638      	mov	r0, r7
 80009d8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009da:	9302      	str	r3, [sp, #8]
 80009dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80009e2:	9300      	str	r3, [sp, #0]
 80009e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80009e6:	4a10      	ldr	r2, [pc, #64]	@ (8000a28 <Status+0x88>)
 80009e8:	2164      	movs	r1, #100	@ 0x64
 80009ea:	f008 f83f 	bl	8008a6c <sniprintf>
 80009ee:	6778      	str	r0, [r7, #116]	@ 0x74
			  (unsigned long)Total_Avail, (unsigned long)Police_Avail, (unsigned long)Ambulance_Avail, (unsigned long)Fire_Avail);
	  /*
	   * To Ensure We Don't Send More Than The Buffer Size
	   */
	  if (msg_len < 0) msg_len = 0;
 80009f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	da01      	bge.n	80009fa <Status+0x5a>
 80009f6:	2300      	movs	r3, #0
 80009f8:	677b      	str	r3, [r7, #116]	@ 0x74
	  if (msg_len >= sizeof(msg)) msg_len = sizeof(msg) - 1;
 80009fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80009fc:	2b63      	cmp	r3, #99	@ 0x63
 80009fe:	d901      	bls.n	8000a04 <Status+0x64>
 8000a00:	2363      	movs	r3, #99	@ 0x63
 8000a02:	677b      	str	r3, [r7, #116]	@ 0x74

	  HAL_UART_Transmit(&huart3, (uint8_t *)msg, msg_len, 1000);
 8000a04:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000a06:	b29a      	uxth	r2, r3
 8000a08:	4639      	mov	r1, r7
 8000a0a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0e:	4807      	ldr	r0, [pc, #28]	@ (8000a2c <Status+0x8c>)
 8000a10:	f003 fd4c 	bl	80044ac <HAL_UART_Transmit>
}
 8000a14:	bf00      	nop
 8000a16:	3778      	adds	r7, #120	@ 0x78
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	200001e0 	.word	0x200001e0
 8000a20:	200001e4 	.word	0x200001e4
 8000a24:	200001e8 	.word	0x200001e8
 8000a28:	08009e48 	.word	0x08009e48
 8000a2c:	2000032c 	.word	0x2000032c

08000a30 <DepartmentIDtoString>:

/*
 * Helper Function
 */
const char* DepartmentIDtoString(int Department)
{
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	switch(Department)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2b03      	cmp	r3, #3
 8000a3c:	d00d      	beq.n	8000a5a <DepartmentIDtoString+0x2a>
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b03      	cmp	r3, #3
 8000a42:	dc0c      	bgt.n	8000a5e <DepartmentIDtoString+0x2e>
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b01      	cmp	r3, #1
 8000a48:	d003      	beq.n	8000a52 <DepartmentIDtoString+0x22>
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	2b02      	cmp	r3, #2
 8000a4e:	d002      	beq.n	8000a56 <DepartmentIDtoString+0x26>
 8000a50:	e005      	b.n	8000a5e <DepartmentIDtoString+0x2e>
	{
		case Police: return "Police";
 8000a52:	4b06      	ldr	r3, [pc, #24]	@ (8000a6c <DepartmentIDtoString+0x3c>)
 8000a54:	e004      	b.n	8000a60 <DepartmentIDtoString+0x30>
		case Ambulance: return "Ambulance";
 8000a56:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <DepartmentIDtoString+0x40>)
 8000a58:	e002      	b.n	8000a60 <DepartmentIDtoString+0x30>
		case Fire_Dep: return "Fire_Dep";
 8000a5a:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <DepartmentIDtoString+0x44>)
 8000a5c:	e000      	b.n	8000a60 <DepartmentIDtoString+0x30>
		default: return "Unknown";
 8000a5e:	4b06      	ldr	r3, [pc, #24]	@ (8000a78 <DepartmentIDtoString+0x48>)
	}
}
 8000a60:	4618      	mov	r0, r3
 8000a62:	370c      	adds	r7, #12
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr
 8000a6c:	08009e8c 	.word	0x08009e8c
 8000a70:	08009e94 	.word	0x08009e94
 8000a74:	08009ea0 	.word	0x08009ea0
 8000a78:	08009eac 	.word	0x08009eac

08000a7c <Take_Car>:

BaseType_t Take_Car(NewTask *Tasks, SemaphoreHandle_t Own, SemaphoreHandle_t Sem1, SemaphoreHandle_t Sem2)
{
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b0a7      	sub	sp, #156	@ 0x9c
 8000a80:	af02      	add	r7, sp, #8
 8000a82:	60f8      	str	r0, [r7, #12]
 8000a84:	60b9      	str	r1, [r7, #8]
 8000a86:	607a      	str	r2, [r7, #4]
 8000a88:	603b      	str	r3, [r7, #0]
	BaseType_t Taken = pdFALSE;
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	char msg[MSG_LEN];
	int Choise;
	int Lend;
	SemaphoreHandle_t SelectedSem = NULL;
 8000a90:	2300      	movs	r3, #0
 8000a92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

	/*
	 * First we the department will try and take its own resource
	 * if false it will randomize between two other departments
	 */
	if (xSemaphoreTake(Own, 100) == pdTRUE)
 8000a96:	2164      	movs	r1, #100	@ 0x64
 8000a98:	68b8      	ldr	r0, [r7, #8]
 8000a9a:	f005 fb0b 	bl	80060b4 <xQueueSemaphoreTake>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d121      	bne.n	8000ae8 <Take_Car+0x6c>
	{
		Tasks->Assigned = Tasks->Department;
 8000aa4:	68fb      	ldr	r3, [r7, #12]
 8000aa6:	781a      	ldrb	r2, [r3, #0]
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
		Tasks->AssignedSem = Own;
 8000aae:	68fb      	ldr	r3, [r7, #12]
 8000ab0:	68ba      	ldr	r2, [r7, #8]
 8000ab2:	605a      	str	r2, [r3, #4]
		Taken = pdTRUE;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

		int len_msg = snprintf(msg,sizeof(msg),"Department %s using its own car\r\n",DepartmentIDtoString(Tasks->Department));
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	781b      	ldrb	r3, [r3, #0]
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f7ff ffb6 	bl	8000a30 <DepartmentIDtoString>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	f107 0014 	add.w	r0, r7, #20
 8000aca:	4a36      	ldr	r2, [pc, #216]	@ (8000ba4 <Take_Car+0x128>)
 8000acc:	2164      	movs	r1, #100	@ 0x64
 8000ace:	f007 ffcd 	bl	8008a6c <sniprintf>
 8000ad2:	67b8      	str	r0, [r7, #120]	@ 0x78
		HAL_UART_Transmit(&huart3, (uint8_t *)msg, len_msg, 500);
 8000ad4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000ad6:	b29a      	uxth	r2, r3
 8000ad8:	f107 0114 	add.w	r1, r7, #20
 8000adc:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000ae0:	4831      	ldr	r0, [pc, #196]	@ (8000ba8 <Take_Car+0x12c>)
 8000ae2:	f003 fce3 	bl	80044ac <HAL_UART_Transmit>
 8000ae6:	e038      	b.n	8000b5a <Take_Car+0xde>
		/*
		 * Now we will randomize between the remaining resources
		 * and we will determine by the department ID which department took
		 * the resource to use
		 */
		Choise = rand() % 2;
 8000ae8:	f007 fec0 	bl	800886c <rand>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	f003 0301 	and.w	r3, r3, #1
 8000af4:	bfb8      	it	lt
 8000af6:	425b      	neglt	r3, r3
 8000af8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

		Lend = (Tasks->Department + Choise + 1) % 3;
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	461a      	mov	r2, r3
 8000b02:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b06:	4413      	add	r3, r2
 8000b08:	1c5a      	adds	r2, r3, #1
 8000b0a:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <Take_Car+0x130>)
 8000b0c:	fb83 3102 	smull	r3, r1, r3, r2
 8000b10:	17d3      	asrs	r3, r2, #31
 8000b12:	1ac9      	subs	r1, r1, r3
 8000b14:	460b      	mov	r3, r1
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	440b      	add	r3, r1
 8000b1a:	1ad3      	subs	r3, r2, r3
 8000b1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

		int len_msg = snprintf(msg,sizeof(msg),"Department %s lent car from department %s\r\n",DepartmentIDtoString(Tasks->Department), DepartmentIDtoString(Lend));
 8000b20:	68fb      	ldr	r3, [r7, #12]
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	4618      	mov	r0, r3
 8000b26:	f7ff ff83 	bl	8000a30 <DepartmentIDtoString>
 8000b2a:	4604      	mov	r4, r0
 8000b2c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8000b30:	f7ff ff7e 	bl	8000a30 <DepartmentIDtoString>
 8000b34:	4603      	mov	r3, r0
 8000b36:	f107 0014 	add.w	r0, r7, #20
 8000b3a:	9300      	str	r3, [sp, #0]
 8000b3c:	4623      	mov	r3, r4
 8000b3e:	4a1c      	ldr	r2, [pc, #112]	@ (8000bb0 <Take_Car+0x134>)
 8000b40:	2164      	movs	r1, #100	@ 0x64
 8000b42:	f007 ff93 	bl	8008a6c <sniprintf>
 8000b46:	67f8      	str	r0, [r7, #124]	@ 0x7c
		HAL_UART_Transmit(&huart3, (uint8_t *)msg, len_msg, 500);
 8000b48:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000b4a:	b29a      	uxth	r2, r3
 8000b4c:	f107 0114 	add.w	r1, r7, #20
 8000b50:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b54:	4814      	ldr	r0, [pc, #80]	@ (8000ba8 <Take_Car+0x12c>)
 8000b56:	f003 fca9 	bl	80044ac <HAL_UART_Transmit>
	}

	if (Choise == 0)
 8000b5a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d103      	bne.n	8000b6a <Take_Car+0xee>
	{
		SelectedSem = Sem1;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8000b68:	e002      	b.n	8000b70 <Take_Car+0xf4>
	}
	else
	{
		SelectedSem = Sem2;
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
	}

	if(xSemaphoreTake(SelectedSem, 100) == pdTRUE)
 8000b70:	2164      	movs	r1, #100	@ 0x64
 8000b72:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8000b76:	f005 fa9d 	bl	80060b4 <xQueueSemaphoreTake>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d10b      	bne.n	8000b98 <Take_Car+0x11c>
	{
		Tasks->Assigned = Tasks->Department;
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	781a      	ldrb	r2, [r3, #0]
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
		Tasks->AssignedSem = SelectedSem;
 8000b8a:	68fb      	ldr	r3, [r7, #12]
 8000b8c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8000b90:	605a      	str	r2, [r3, #4]
		Taken = pdTRUE;
 8000b92:	2301      	movs	r3, #1
 8000b94:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	}

	return Taken;
 8000b98:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3794      	adds	r7, #148	@ 0x94
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd90      	pop	{r4, r7, pc}
 8000ba4:	08009eb4 	.word	0x08009eb4
 8000ba8:	2000032c 	.word	0x2000032c
 8000bac:	55555556 	.word	0x55555556
 8000bb0:	08009ed8 	.word	0x08009ed8

08000bb4 <Dispatcher>:


void Dispatcher(void *pvParams)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b09e      	sub	sp, #120	@ 0x78
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]

	NewTask *Tasks;

	while(1)
	{
		if(Dispatcher_Queue == NULL)
 8000bbc:	4b43      	ldr	r3, [pc, #268]	@ (8000ccc <Dispatcher+0x118>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d111      	bne.n	8000be8 <Dispatcher+0x34>
		{
			msg_len = snprintf(msg, sizeof(msg), "Error Couldn't Create The Queue, Exitting...\r\n");
 8000bc4:	f107 030c 	add.w	r3, r7, #12
 8000bc8:	4a41      	ldr	r2, [pc, #260]	@ (8000cd0 <Dispatcher+0x11c>)
 8000bca:	2164      	movs	r1, #100	@ 0x64
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f007 ff4d 	bl	8008a6c <sniprintf>
 8000bd2:	6738      	str	r0, [r7, #112]	@ 0x70
			HAL_UART_Transmit(&huart3, (uint8_t *)msg, msg_len, 3000);
 8000bd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	f107 010c 	add.w	r1, r7, #12
 8000bdc:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8000be0:	483c      	ldr	r0, [pc, #240]	@ (8000cd4 <Dispatcher+0x120>)
 8000be2:	f003 fc63 	bl	80044ac <HAL_UART_Transmit>
			break;
 8000be6:	e06d      	b.n	8000cc4 <Dispatcher+0x110>
		}

	if (xQueueReceive(Dispatcher_Queue, &Tasks, portMAX_DELAY) == pdTRUE)
 8000be8:	4b38      	ldr	r3, [pc, #224]	@ (8000ccc <Dispatcher+0x118>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	f107 0108 	add.w	r1, r7, #8
 8000bf0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f005 f975 	bl	8005ee4 <xQueueReceive>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	d1dd      	bne.n	8000bbc <Dispatcher+0x8>
	{
		BaseType_t CarTaken = pdFALSE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	677b      	str	r3, [r7, #116]	@ 0x74


			switch(Tasks->Department)
 8000c04:	68bb      	ldr	r3, [r7, #8]
 8000c06:	781b      	ldrb	r3, [r3, #0]
 8000c08:	2b03      	cmp	r3, #3
 8000c0a:	d01c      	beq.n	8000c46 <Dispatcher+0x92>
 8000c0c:	2b03      	cmp	r3, #3
 8000c0e:	dc25      	bgt.n	8000c5c <Dispatcher+0xa8>
 8000c10:	2b01      	cmp	r3, #1
 8000c12:	d002      	beq.n	8000c1a <Dispatcher+0x66>
 8000c14:	2b02      	cmp	r3, #2
 8000c16:	d00b      	beq.n	8000c30 <Dispatcher+0x7c>
				{
					CarTaken = Take_Car(Tasks, Fire_Cars_Sem, Police_Cars_Sem, Ambulance_Cars_Sem);
					break;
				}
				default:
					break;
 8000c18:	e020      	b.n	8000c5c <Dispatcher+0xa8>
					CarTaken = Take_Car(Tasks, Police_Cars_Sem, Ambulance_Cars_Sem, Fire_Cars_Sem);
 8000c1a:	68b8      	ldr	r0, [r7, #8]
 8000c1c:	4b2e      	ldr	r3, [pc, #184]	@ (8000cd8 <Dispatcher+0x124>)
 8000c1e:	6819      	ldr	r1, [r3, #0]
 8000c20:	4b2e      	ldr	r3, [pc, #184]	@ (8000cdc <Dispatcher+0x128>)
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	4b2e      	ldr	r3, [pc, #184]	@ (8000ce0 <Dispatcher+0x12c>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f7ff ff28 	bl	8000a7c <Take_Car>
 8000c2c:	6778      	str	r0, [r7, #116]	@ 0x74
					break;
 8000c2e:	e016      	b.n	8000c5e <Dispatcher+0xaa>
					CarTaken = Take_Car(Tasks, Ambulance_Cars_Sem, Police_Cars_Sem, Fire_Cars_Sem);
 8000c30:	68b8      	ldr	r0, [r7, #8]
 8000c32:	4b2a      	ldr	r3, [pc, #168]	@ (8000cdc <Dispatcher+0x128>)
 8000c34:	6819      	ldr	r1, [r3, #0]
 8000c36:	4b28      	ldr	r3, [pc, #160]	@ (8000cd8 <Dispatcher+0x124>)
 8000c38:	681a      	ldr	r2, [r3, #0]
 8000c3a:	4b29      	ldr	r3, [pc, #164]	@ (8000ce0 <Dispatcher+0x12c>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	f7ff ff1d 	bl	8000a7c <Take_Car>
 8000c42:	6778      	str	r0, [r7, #116]	@ 0x74
					break;
 8000c44:	e00b      	b.n	8000c5e <Dispatcher+0xaa>
					CarTaken = Take_Car(Tasks, Fire_Cars_Sem, Police_Cars_Sem, Ambulance_Cars_Sem);
 8000c46:	68b8      	ldr	r0, [r7, #8]
 8000c48:	4b25      	ldr	r3, [pc, #148]	@ (8000ce0 <Dispatcher+0x12c>)
 8000c4a:	6819      	ldr	r1, [r3, #0]
 8000c4c:	4b22      	ldr	r3, [pc, #136]	@ (8000cd8 <Dispatcher+0x124>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b22      	ldr	r3, [pc, #136]	@ (8000cdc <Dispatcher+0x128>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	f7ff ff12 	bl	8000a7c <Take_Car>
 8000c58:	6778      	str	r0, [r7, #116]	@ 0x74
					break;
 8000c5a:	e000      	b.n	8000c5e <Dispatcher+0xaa>
					break;
 8000c5c:	bf00      	nop
			}

			/*
			 * It checks why the resource has been held up and what is the status
			 */
			if(!CarTaken)
 8000c5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d107      	bne.n	8000c74 <Dispatcher+0xc0>
			{
				Status(NULL);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f7ff fe9b 	bl	80009a0 <Status>
				vTaskDelay(500);
 8000c6a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000c6e:	f005 fea7 	bl	80069c0 <vTaskDelay>
				continue;
 8000c72:	e026      	b.n	8000cc2 <Dispatcher+0x10e>
			}

			switch(Tasks->Department)
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	d018      	beq.n	8000cae <Dispatcher+0xfa>
 8000c7c:	2b03      	cmp	r3, #3
 8000c7e:	dc1f      	bgt.n	8000cc0 <Dispatcher+0x10c>
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d002      	beq.n	8000c8a <Dispatcher+0xd6>
 8000c84:	2b02      	cmp	r3, #2
 8000c86:	d009      	beq.n	8000c9c <Dispatcher+0xe8>
				{
					xTaskNotify(Fire_Dep_Handler,(uint32_t)Tasks, eSetValueWithOverwrite);
					break;
				}
				default:
					break;
 8000c88:	e01a      	b.n	8000cc0 <Dispatcher+0x10c>
					xTaskNotify(Police_Dep_Handler,(uint32_t)Tasks, eSetValueWithOverwrite);
 8000c8a:	4b16      	ldr	r3, [pc, #88]	@ (8000ce4 <Dispatcher+0x130>)
 8000c8c:	6818      	ldr	r0, [r3, #0]
 8000c8e:	68bb      	ldr	r3, [r7, #8]
 8000c90:	4619      	mov	r1, r3
 8000c92:	2300      	movs	r3, #0
 8000c94:	2203      	movs	r2, #3
 8000c96:	f006 fd3b 	bl	8007710 <xTaskGenericNotify>
					break;
 8000c9a:	e012      	b.n	8000cc2 <Dispatcher+0x10e>
					xTaskNotify(Ambulance_Dep_Handler,(uint32_t)Tasks, eSetValueWithOverwrite);
 8000c9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ce8 <Dispatcher+0x134>)
 8000c9e:	6818      	ldr	r0, [r3, #0]
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	2203      	movs	r2, #3
 8000ca8:	f006 fd32 	bl	8007710 <xTaskGenericNotify>
					break;
 8000cac:	e009      	b.n	8000cc2 <Dispatcher+0x10e>
					xTaskNotify(Fire_Dep_Handler,(uint32_t)Tasks, eSetValueWithOverwrite);
 8000cae:	4b0f      	ldr	r3, [pc, #60]	@ (8000cec <Dispatcher+0x138>)
 8000cb0:	6818      	ldr	r0, [r3, #0]
 8000cb2:	68bb      	ldr	r3, [r7, #8]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	2203      	movs	r2, #3
 8000cba:	f006 fd29 	bl	8007710 <xTaskGenericNotify>
					break;
 8000cbe:	e000      	b.n	8000cc2 <Dispatcher+0x10e>
					break;
 8000cc0:	bf00      	nop
		if(Dispatcher_Queue == NULL)
 8000cc2:	e77b      	b.n	8000bbc <Dispatcher+0x8>

			}
		}
	}
}
 8000cc4:	bf00      	nop
 8000cc6:	3778      	adds	r7, #120	@ 0x78
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	200001ec 	.word	0x200001ec
 8000cd0:	08009f04 	.word	0x08009f04
 8000cd4:	2000032c 	.word	0x2000032c
 8000cd8:	200001e0 	.word	0x200001e0
 8000cdc:	200001e4 	.word	0x200001e4
 8000ce0:	200001e8 	.word	0x200001e8
 8000ce4:	200001d0 	.word	0x200001d0
 8000ce8:	200001d4 	.word	0x200001d4
 8000cec:	200001d8 	.word	0x200001d8

08000cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cf6:	f000 ff0b 	bl	8001b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cfa:	f000 f8a7 	bl	8000e4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cfe:	f000 f9f9 	bl	80010f4 <MX_GPIO_Init>
  MX_ETH_Init();
 8000d02:	f000 f90b 	bl	8000f1c <MX_ETH_Init>
  MX_I2C1_Init();
 8000d06:	f000 f957 	bl	8000fb8 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8000d0a:	f000 f995 	bl	8001038 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000d0e:	f000 f9c3 	bl	8001098 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000d12:	f004 fb81 	bl	8005418 <osKernelInitialize>
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */

  Police_Cars_Sem = xSemaphoreCreateCounting(POLICE_CARS, POLICE_CARS);
 8000d16:	2105      	movs	r1, #5
 8000d18:	2005      	movs	r0, #5
 8000d1a:	f004 fefc 	bl	8005b16 <xQueueCreateCountingSemaphore>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	4a33      	ldr	r2, [pc, #204]	@ (8000df0 <main+0x100>)
 8000d22:	6013      	str	r3, [r2, #0]
  Ambulance_Cars_Sem = xSemaphoreCreateCounting(AMBULANCE_CARS, AMBULANCE_CARS);
 8000d24:	2105      	movs	r1, #5
 8000d26:	2005      	movs	r0, #5
 8000d28:	f004 fef5 	bl	8005b16 <xQueueCreateCountingSemaphore>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	4a31      	ldr	r2, [pc, #196]	@ (8000df4 <main+0x104>)
 8000d30:	6013      	str	r3, [r2, #0]
  Fire_Cars_Sem = xSemaphoreCreateCounting(FIRE_CARS, FIRE_CARS);
 8000d32:	2105      	movs	r1, #5
 8000d34:	2005      	movs	r0, #5
 8000d36:	f004 feee 	bl	8005b16 <xQueueCreateCountingSemaphore>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	4a2e      	ldr	r2, [pc, #184]	@ (8000df8 <main+0x108>)
 8000d3e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
  Dispatcher_Queue = xQueueCreate(15, sizeof(NewTask*));
 8000d40:	2200      	movs	r2, #0
 8000d42:	2104      	movs	r1, #4
 8000d44:	200f      	movs	r0, #15
 8000d46:	f004 fe80 	bl	8005a4a <xQueueGenericCreate>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000dfc <main+0x10c>)
 8000d4e:	6013      	str	r3, [r2, #0]

  if(!Dispatcher_Queue)
 8000d50:	4b2a      	ldr	r3, [pc, #168]	@ (8000dfc <main+0x10c>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d108      	bne.n	8000d6a <main+0x7a>
  {
	    HAL_UART_Transmit(&huart3, (uint8_t *)"Queue creation failed!\r\n", 25, 1000);
 8000d58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d5c:	2219      	movs	r2, #25
 8000d5e:	4928      	ldr	r1, [pc, #160]	@ (8000e00 <main+0x110>)
 8000d60:	4828      	ldr	r0, [pc, #160]	@ (8000e04 <main+0x114>)
 8000d62:	f003 fba3 	bl	80044ac <HAL_UART_Transmit>
	    while(1);
 8000d66:	bf00      	nop
 8000d68:	e7fd      	b.n	8000d66 <main+0x76>
  }
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000d6a:	4a27      	ldr	r2, [pc, #156]	@ (8000e08 <main+0x118>)
 8000d6c:	2100      	movs	r1, #0
 8000d6e:	4827      	ldr	r0, [pc, #156]	@ (8000e0c <main+0x11c>)
 8000d70:	f004 fbbc 	bl	80054ec <osThreadNew>
 8000d74:	4603      	mov	r3, r0
 8000d76:	4a26      	ldr	r2, [pc, #152]	@ (8000e10 <main+0x120>)
 8000d78:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  xTaskCreate(Generator, "Task_Gen", 512, NULL, 2, NULL);
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	9301      	str	r3, [sp, #4]
 8000d7e:	2302      	movs	r3, #2
 8000d80:	9300      	str	r3, [sp, #0]
 8000d82:	2300      	movs	r3, #0
 8000d84:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d88:	4922      	ldr	r1, [pc, #136]	@ (8000e14 <main+0x124>)
 8000d8a:	4823      	ldr	r0, [pc, #140]	@ (8000e18 <main+0x128>)
 8000d8c:	f005 fcb8 	bl	8006700 <xTaskCreate>
  xTaskCreate(Dispatcher, "Dispatcher", 512, NULL, 2 ,&Dispatcher_Handle);
 8000d90:	4b22      	ldr	r3, [pc, #136]	@ (8000e1c <main+0x12c>)
 8000d92:	9301      	str	r3, [sp, #4]
 8000d94:	2302      	movs	r3, #2
 8000d96:	9300      	str	r3, [sp, #0]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d9e:	4920      	ldr	r1, [pc, #128]	@ (8000e20 <main+0x130>)
 8000da0:	4820      	ldr	r0, [pc, #128]	@ (8000e24 <main+0x134>)
 8000da2:	f005 fcad 	bl	8006700 <xTaskCreate>
  xTaskCreate(PoliceTasks, "Police", 512, NULL, 1 ,&Police_Dep_Handler);
 8000da6:	4b20      	ldr	r3, [pc, #128]	@ (8000e28 <main+0x138>)
 8000da8:	9301      	str	r3, [sp, #4]
 8000daa:	2301      	movs	r3, #1
 8000dac:	9300      	str	r3, [sp, #0]
 8000dae:	2300      	movs	r3, #0
 8000db0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000db4:	491d      	ldr	r1, [pc, #116]	@ (8000e2c <main+0x13c>)
 8000db6:	481e      	ldr	r0, [pc, #120]	@ (8000e30 <main+0x140>)
 8000db8:	f005 fca2 	bl	8006700 <xTaskCreate>
  xTaskCreate(AmbulanceTasks, "Ambulance", 512, NULL, 1 ,&Ambulance_Dep_Handler);
 8000dbc:	4b1d      	ldr	r3, [pc, #116]	@ (8000e34 <main+0x144>)
 8000dbe:	9301      	str	r3, [sp, #4]
 8000dc0:	2301      	movs	r3, #1
 8000dc2:	9300      	str	r3, [sp, #0]
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000dca:	491b      	ldr	r1, [pc, #108]	@ (8000e38 <main+0x148>)
 8000dcc:	481b      	ldr	r0, [pc, #108]	@ (8000e3c <main+0x14c>)
 8000dce:	f005 fc97 	bl	8006700 <xTaskCreate>
  xTaskCreate(FireDepTasks, "FireDep", 512, NULL, 1, &Fire_Dep_Handler);
 8000dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8000e40 <main+0x150>)
 8000dd4:	9301      	str	r3, [sp, #4]
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	9300      	str	r3, [sp, #0]
 8000dda:	2300      	movs	r3, #0
 8000ddc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000de0:	4918      	ldr	r1, [pc, #96]	@ (8000e44 <main+0x154>)
 8000de2:	4819      	ldr	r0, [pc, #100]	@ (8000e48 <main+0x158>)
 8000de4:	f005 fc8c 	bl	8006700 <xTaskCreate>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000de8:	f004 fb4a 	bl	8005480 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dec:	bf00      	nop
 8000dee:	e7fd      	b.n	8000dec <main+0xfc>
 8000df0:	200001e0 	.word	0x200001e0
 8000df4:	200001e4 	.word	0x200001e4
 8000df8:	200001e8 	.word	0x200001e8
 8000dfc:	200001ec 	.word	0x200001ec
 8000e00:	08009f40 	.word	0x08009f40
 8000e04:	2000032c 	.word	0x2000032c
 8000e08:	08009fa8 	.word	0x08009fa8
 8000e0c:	08001239 	.word	0x08001239
 8000e10:	20000894 	.word	0x20000894
 8000e14:	08009f5c 	.word	0x08009f5c
 8000e18:	080019dd 	.word	0x080019dd
 8000e1c:	200001dc 	.word	0x200001dc
 8000e20:	08009f68 	.word	0x08009f68
 8000e24:	08000bb5 	.word	0x08000bb5
 8000e28:	200001d0 	.word	0x200001d0
 8000e2c:	08009f74 	.word	0x08009f74
 8000e30:	080006c5 	.word	0x080006c5
 8000e34:	200001d4 	.word	0x200001d4
 8000e38:	08009f7c 	.word	0x08009f7c
 8000e3c:	080007b9 	.word	0x080007b9
 8000e40:	200001d8 	.word	0x200001d8
 8000e44:	08009f88 	.word	0x08009f88
 8000e48:	080008ad 	.word	0x080008ad

08000e4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b094      	sub	sp, #80	@ 0x50
 8000e50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e52:	f107 0320 	add.w	r3, r7, #32
 8000e56:	2230      	movs	r2, #48	@ 0x30
 8000e58:	2100      	movs	r1, #0
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f007 fe7f 	bl	8008b5e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e60:	f107 030c 	add.w	r3, r7, #12
 8000e64:	2200      	movs	r2, #0
 8000e66:	601a      	str	r2, [r3, #0]
 8000e68:	605a      	str	r2, [r3, #4]
 8000e6a:	609a      	str	r2, [r3, #8]
 8000e6c:	60da      	str	r2, [r3, #12]
 8000e6e:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000e70:	f001 ff04 	bl	8002c7c <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e74:	4b27      	ldr	r3, [pc, #156]	@ (8000f14 <SystemClock_Config+0xc8>)
 8000e76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e78:	4a26      	ldr	r2, [pc, #152]	@ (8000f14 <SystemClock_Config+0xc8>)
 8000e7a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e80:	4b24      	ldr	r3, [pc, #144]	@ (8000f14 <SystemClock_Config+0xc8>)
 8000e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e84:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e88:	60bb      	str	r3, [r7, #8]
 8000e8a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000e8c:	4b22      	ldr	r3, [pc, #136]	@ (8000f18 <SystemClock_Config+0xcc>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e94:	4a20      	ldr	r2, [pc, #128]	@ (8000f18 <SystemClock_Config+0xcc>)
 8000e96:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e9a:	6013      	str	r3, [r2, #0]
 8000e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8000f18 <SystemClock_Config+0xcc>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000ea4:	607b      	str	r3, [r7, #4]
 8000ea6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000eac:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000eb6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000ec0:	2348      	movs	r3, #72	@ 0x48
 8000ec2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ecc:	f107 0320 	add.w	r3, r7, #32
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f001 fee3 	bl	8002c9c <HAL_RCC_OscConfig>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000edc:	f000 f9c6 	bl	800126c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee0:	230f      	movs	r3, #15
 8000ee2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ef0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ef6:	f107 030c 	add.w	r3, r7, #12
 8000efa:	2102      	movs	r1, #2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f002 f971 	bl	80031e4 <HAL_RCC_ClockConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000f08:	f000 f9b0 	bl	800126c <Error_Handler>
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	3750      	adds	r7, #80	@ 0x50
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}
 8000f14:	40023800 	.word	0x40023800
 8000f18:	40007000 	.word	0x40007000

08000f1c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000f20:	4b1f      	ldr	r3, [pc, #124]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f22:	4a20      	ldr	r2, [pc, #128]	@ (8000fa4 <MX_ETH_Init+0x88>)
 8000f24:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000f26:	4b20      	ldr	r3, [pc, #128]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000f2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f2e:	2280      	movs	r2, #128	@ 0x80
 8000f30:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000f32:	4b1d      	ldr	r3, [pc, #116]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f34:	22e1      	movs	r2, #225	@ 0xe1
 8000f36:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000f38:	4b1b      	ldr	r3, [pc, #108]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000f44:	4b18      	ldr	r3, [pc, #96]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000f4a:	4b15      	ldr	r3, [pc, #84]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f4c:	4a16      	ldr	r2, [pc, #88]	@ (8000fa8 <MX_ETH_Init+0x8c>)
 8000f4e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000f50:	4b13      	ldr	r3, [pc, #76]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f52:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000f56:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000f58:	4b11      	ldr	r3, [pc, #68]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f5a:	4a14      	ldr	r2, [pc, #80]	@ (8000fac <MX_ETH_Init+0x90>)
 8000f5c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000f5e:	4b10      	ldr	r3, [pc, #64]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f60:	4a13      	ldr	r2, [pc, #76]	@ (8000fb0 <MX_ETH_Init+0x94>)
 8000f62:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000f64:	4b0e      	ldr	r3, [pc, #56]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f66:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000f6a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000f6c:	480c      	ldr	r0, [pc, #48]	@ (8000fa0 <MX_ETH_Init+0x84>)
 8000f6e:	f000 ff03 	bl	8001d78 <HAL_ETH_Init>
 8000f72:	4603      	mov	r3, r0
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d001      	beq.n	8000f7c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000f78:	f000 f978 	bl	800126c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000f7c:	2238      	movs	r2, #56	@ 0x38
 8000f7e:	2100      	movs	r1, #0
 8000f80:	480c      	ldr	r0, [pc, #48]	@ (8000fb4 <MX_ETH_Init+0x98>)
 8000f82:	f007 fdec 	bl	8008b5e <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000f86:	4b0b      	ldr	r3, [pc, #44]	@ (8000fb4 <MX_ETH_Init+0x98>)
 8000f88:	2221      	movs	r2, #33	@ 0x21
 8000f8a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000f8c:	4b09      	ldr	r3, [pc, #36]	@ (8000fb4 <MX_ETH_Init+0x98>)
 8000f8e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000f92:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000f94:	4b07      	ldr	r3, [pc, #28]	@ (8000fb4 <MX_ETH_Init+0x98>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000f9a:	bf00      	nop
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000228 	.word	0x20000228
 8000fa4:	40028000 	.word	0x40028000
 8000fa8:	20000898 	.word	0x20000898
 8000fac:	2000010c 	.word	0x2000010c
 8000fb0:	2000006c 	.word	0x2000006c
 8000fb4:	200001f0 	.word	0x200001f0

08000fb8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fbc:	4b1b      	ldr	r3, [pc, #108]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fbe:	4a1c      	ldr	r2, [pc, #112]	@ (8001030 <MX_I2C1_Init+0x78>)
 8000fc0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 8000fc2:	4b1a      	ldr	r3, [pc, #104]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fc4:	4a1b      	ldr	r2, [pc, #108]	@ (8001034 <MX_I2C1_Init+0x7c>)
 8000fc6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000fc8:	4b18      	ldr	r3, [pc, #96]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fce:	4b17      	ldr	r3, [pc, #92]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fd0:	2201      	movs	r2, #1
 8000fd2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fd4:	4b15      	ldr	r3, [pc, #84]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000fda:	4b14      	ldr	r3, [pc, #80]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000fe0:	4b12      	ldr	r3, [pc, #72]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fe6:	4b11      	ldr	r3, [pc, #68]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fec:	4b0f      	ldr	r3, [pc, #60]	@ (800102c <MX_I2C1_Init+0x74>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ff2:	480e      	ldr	r0, [pc, #56]	@ (800102c <MX_I2C1_Init+0x74>)
 8000ff4:	f001 fbd4 	bl	80027a0 <HAL_I2C_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000ffe:	f000 f935 	bl	800126c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001002:	2100      	movs	r1, #0
 8001004:	4809      	ldr	r0, [pc, #36]	@ (800102c <MX_I2C1_Init+0x74>)
 8001006:	f001 fc67 	bl	80028d8 <HAL_I2CEx_ConfigAnalogFilter>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001010:	f000 f92c 	bl	800126c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001014:	2100      	movs	r1, #0
 8001016:	4805      	ldr	r0, [pc, #20]	@ (800102c <MX_I2C1_Init+0x74>)
 8001018:	f001 fca9 	bl	800296e <HAL_I2CEx_ConfigDigitalFilter>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001022:	f000 f923 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	200002d8 	.word	0x200002d8
 8001030:	40005400 	.word	0x40005400
 8001034:	00808cd2 	.word	0x00808cd2

08001038 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800103c:	4b14      	ldr	r3, [pc, #80]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 800103e:	4a15      	ldr	r2, [pc, #84]	@ (8001094 <MX_USART3_UART_Init+0x5c>)
 8001040:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001042:	4b13      	ldr	r3, [pc, #76]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001044:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001048:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800104a:	4b11      	ldr	r3, [pc, #68]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001050:	4b0f      	ldr	r3, [pc, #60]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001056:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001058:	2200      	movs	r2, #0
 800105a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800105c:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 800105e:	220c      	movs	r2, #12
 8001060:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001064:	2200      	movs	r2, #0
 8001066:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 800106a:	2200      	movs	r2, #0
 800106c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001070:	2200      	movs	r2, #0
 8001072:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 8001076:	2200      	movs	r2, #0
 8001078:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800107a:	4805      	ldr	r0, [pc, #20]	@ (8001090 <MX_USART3_UART_Init+0x58>)
 800107c:	f003 f9c8 	bl	8004410 <HAL_UART_Init>
 8001080:	4603      	mov	r3, r0
 8001082:	2b00      	cmp	r3, #0
 8001084:	d001      	beq.n	800108a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001086:	f000 f8f1 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800108a:	bf00      	nop
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	2000032c 	.word	0x2000032c
 8001094:	40004800 	.word	0x40004800

08001098 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800109c:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800109e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80010a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80010a4:	4b12      	ldr	r3, [pc, #72]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010a6:	2206      	movs	r2, #6
 80010a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80010aa:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010ac:	2202      	movs	r2, #2
 80010ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80010b6:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010b8:	2202      	movs	r2, #2
 80010ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010be:	2201      	movs	r2, #1
 80010c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80010c2:	4b0b      	ldr	r3, [pc, #44]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80010c8:	4b09      	ldr	r3, [pc, #36]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80010ce:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010d0:	2201      	movs	r2, #1
 80010d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80010d4:	4b06      	ldr	r3, [pc, #24]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80010da:	4805      	ldr	r0, [pc, #20]	@ (80010f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80010dc:	f001 fc93 	bl	8002a06 <HAL_PCD_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80010e6:	f000 f8c1 	bl	800126c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	200003b4 	.word	0x200003b4

080010f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08c      	sub	sp, #48	@ 0x30
 80010f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fa:	f107 031c 	add.w	r3, r7, #28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b47      	ldr	r3, [pc, #284]	@ (8001228 <MX_GPIO_Init+0x134>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800110e:	4a46      	ldr	r2, [pc, #280]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	6313      	str	r3, [r2, #48]	@ 0x30
 8001116:	4b44      	ldr	r3, [pc, #272]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	61bb      	str	r3, [r7, #24]
 8001120:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001122:	4b41      	ldr	r3, [pc, #260]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001126:	4a40      	ldr	r2, [pc, #256]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800112c:	6313      	str	r3, [r2, #48]	@ 0x30
 800112e:	4b3e      	ldr	r3, [pc, #248]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001130:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001136:	617b      	str	r3, [r7, #20]
 8001138:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800113a:	4b3b      	ldr	r3, [pc, #236]	@ (8001228 <MX_GPIO_Init+0x134>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a3a      	ldr	r2, [pc, #232]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b38      	ldr	r3, [pc, #224]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	4b35      	ldr	r3, [pc, #212]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001154:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001156:	4a34      	ldr	r2, [pc, #208]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001158:	f043 0302 	orr.w	r3, r3, #2
 800115c:	6313      	str	r3, [r2, #48]	@ 0x30
 800115e:	4b32      	ldr	r3, [pc, #200]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	60fb      	str	r3, [r7, #12]
 8001168:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800116a:	4b2f      	ldr	r3, [pc, #188]	@ (8001228 <MX_GPIO_Init+0x134>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a2e      	ldr	r2, [pc, #184]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001170:	f043 0308 	orr.w	r3, r3, #8
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b2c      	ldr	r3, [pc, #176]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0308 	and.w	r3, r3, #8
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001182:	4b29      	ldr	r3, [pc, #164]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001186:	4a28      	ldr	r2, [pc, #160]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800118c:	6313      	str	r3, [r2, #48]	@ 0x30
 800118e:	4b26      	ldr	r3, [pc, #152]	@ (8001228 <MX_GPIO_Init+0x134>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	f244 0181 	movw	r1, #16513	@ 0x4081
 80011a0:	4822      	ldr	r0, [pc, #136]	@ (800122c <MX_GPIO_Init+0x138>)
 80011a2:	f001 fae3 	bl	800276c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80011a6:	2200      	movs	r2, #0
 80011a8:	2140      	movs	r1, #64	@ 0x40
 80011aa:	4821      	ldr	r0, [pc, #132]	@ (8001230 <MX_GPIO_Init+0x13c>)
 80011ac:	f001 fade 	bl	800276c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011b0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011b6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011bc:	2300      	movs	r3, #0
 80011be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80011c0:	f107 031c 	add.w	r3, r7, #28
 80011c4:	4619      	mov	r1, r3
 80011c6:	481b      	ldr	r0, [pc, #108]	@ (8001234 <MX_GPIO_Init+0x140>)
 80011c8:	f001 f924 	bl	8002414 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80011cc:	f244 0381 	movw	r3, #16513	@ 0x4081
 80011d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 031c 	add.w	r3, r7, #28
 80011e2:	4619      	mov	r1, r3
 80011e4:	4811      	ldr	r0, [pc, #68]	@ (800122c <MX_GPIO_Init+0x138>)
 80011e6:	f001 f915 	bl	8002414 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80011ea:	2340      	movs	r3, #64	@ 0x40
 80011ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ee:	2301      	movs	r3, #1
 80011f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f2:	2300      	movs	r3, #0
 80011f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f6:	2300      	movs	r3, #0
 80011f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011fa:	f107 031c 	add.w	r3, r7, #28
 80011fe:	4619      	mov	r1, r3
 8001200:	480b      	ldr	r0, [pc, #44]	@ (8001230 <MX_GPIO_Init+0x13c>)
 8001202:	f001 f907 	bl	8002414 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001206:	2380      	movs	r3, #128	@ 0x80
 8001208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120a:	2300      	movs	r3, #0
 800120c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	4805      	ldr	r0, [pc, #20]	@ (8001230 <MX_GPIO_Init+0x13c>)
 800121a:	f001 f8fb 	bl	8002414 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800121e:	bf00      	nop
 8001220:	3730      	adds	r7, #48	@ 0x30
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40020400 	.word	0x40020400
 8001230:	40021800 	.word	0x40021800
 8001234:	40020800 	.word	0x40020800

08001238 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001240:	2001      	movs	r0, #1
 8001242:	f004 f9f9 	bl	8005638 <osDelay>
 8001246:	e7fb      	b.n	8001240 <StartDefaultTask+0x8>

08001248 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a04      	ldr	r2, [pc, #16]	@ (8001268 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d101      	bne.n	800125e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800125a:	f000 fc67 	bl	8001b2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800125e:	bf00      	nop
 8001260:	3708      	adds	r7, #8
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	40010000 	.word	0x40010000

0800126c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001270:	b672      	cpsid	i
}
 8001272:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <Error_Handler+0x8>

08001278 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800127e:	4b11      	ldr	r3, [pc, #68]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	4a10      	ldr	r2, [pc, #64]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	@ 0x40
 800128a:	4b0e      	ldr	r3, [pc, #56]	@ (80012c4 <HAL_MspInit+0x4c>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	607b      	str	r3, [r7, #4]
 8001294:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001296:	4b0b      	ldr	r3, [pc, #44]	@ (80012c4 <HAL_MspInit+0x4c>)
 8001298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800129a:	4a0a      	ldr	r2, [pc, #40]	@ (80012c4 <HAL_MspInit+0x4c>)
 800129c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80012a2:	4b08      	ldr	r3, [pc, #32]	@ (80012c4 <HAL_MspInit+0x4c>)
 80012a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012aa:	603b      	str	r3, [r7, #0]
 80012ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012ae:	2200      	movs	r2, #0
 80012b0:	210f      	movs	r1, #15
 80012b2:	f06f 0001 	mvn.w	r0, #1
 80012b6:	f000 fd35 	bl	8001d24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ba:	bf00      	nop
 80012bc:	3708      	adds	r7, #8
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800

080012c8 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b08e      	sub	sp, #56	@ 0x38
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
 80012de:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001420 <HAL_ETH_MspInit+0x158>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	f040 8096 	bne.w	8001418 <HAL_ETH_MspInit+0x150>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80012ec:	4b4d      	ldr	r3, [pc, #308]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 80012ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 80012f2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80012f6:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f8:	4b4a      	ldr	r3, [pc, #296]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 80012fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001300:	623b      	str	r3, [r7, #32]
 8001302:	6a3b      	ldr	r3, [r7, #32]
 8001304:	4b47      	ldr	r3, [pc, #284]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001308:	4a46      	ldr	r2, [pc, #280]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800130a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800130e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001310:	4b44      	ldr	r3, [pc, #272]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001314:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001318:	61fb      	str	r3, [r7, #28]
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	4b41      	ldr	r3, [pc, #260]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800131e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001320:	4a40      	ldr	r2, [pc, #256]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001322:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001326:	6313      	str	r3, [r2, #48]	@ 0x30
 8001328:	4b3e      	ldr	r3, [pc, #248]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800132a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800132c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001330:	61bb      	str	r3, [r7, #24]
 8001332:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001334:	4b3b      	ldr	r3, [pc, #236]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001338:	4a3a      	ldr	r2, [pc, #232]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800133a:	f043 0304 	orr.w	r3, r3, #4
 800133e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001340:	4b38      	ldr	r3, [pc, #224]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001344:	f003 0304 	and.w	r3, r3, #4
 8001348:	617b      	str	r3, [r7, #20]
 800134a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800134c:	4b35      	ldr	r3, [pc, #212]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800134e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001350:	4a34      	ldr	r2, [pc, #208]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001352:	f043 0301 	orr.w	r3, r3, #1
 8001356:	6313      	str	r3, [r2, #48]	@ 0x30
 8001358:	4b32      	ldr	r3, [pc, #200]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800135a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	613b      	str	r3, [r7, #16]
 8001362:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001364:	4b2f      	ldr	r3, [pc, #188]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001368:	4a2e      	ldr	r2, [pc, #184]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800136a:	f043 0302 	orr.w	r3, r3, #2
 800136e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001370:	4b2c      	ldr	r3, [pc, #176]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800137c:	4b29      	ldr	r3, [pc, #164]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800137e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001380:	4a28      	ldr	r2, [pc, #160]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 8001382:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001386:	6313      	str	r3, [r2, #48]	@ 0x30
 8001388:	4b26      	ldr	r3, [pc, #152]	@ (8001424 <HAL_ETH_MspInit+0x15c>)
 800138a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800138c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001390:	60bb      	str	r3, [r7, #8]
 8001392:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001394:	2332      	movs	r3, #50	@ 0x32
 8001396:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001398:	2302      	movs	r3, #2
 800139a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013a0:	2303      	movs	r3, #3
 80013a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013a4:	230b      	movs	r3, #11
 80013a6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ac:	4619      	mov	r1, r3
 80013ae:	481e      	ldr	r0, [pc, #120]	@ (8001428 <HAL_ETH_MspInit+0x160>)
 80013b0:	f001 f830 	bl	8002414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80013b4:	2386      	movs	r3, #134	@ 0x86
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013b8:	2302      	movs	r3, #2
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013c0:	2303      	movs	r3, #3
 80013c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013c4:	230b      	movs	r3, #11
 80013c6:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013cc:	4619      	mov	r1, r3
 80013ce:	4817      	ldr	r0, [pc, #92]	@ (800142c <HAL_ETH_MspInit+0x164>)
 80013d0:	f001 f820 	bl	8002414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80013d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013da:	2302      	movs	r3, #2
 80013dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013de:	2300      	movs	r3, #0
 80013e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013e2:	2303      	movs	r3, #3
 80013e4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80013e6:	230b      	movs	r3, #11
 80013e8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80013ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013ee:	4619      	mov	r1, r3
 80013f0:	480f      	ldr	r0, [pc, #60]	@ (8001430 <HAL_ETH_MspInit+0x168>)
 80013f2:	f001 f80f 	bl	8002414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80013f6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80013fa:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fc:	2302      	movs	r3, #2
 80013fe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001400:	2300      	movs	r3, #0
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001404:	2303      	movs	r3, #3
 8001406:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001408:	230b      	movs	r3, #11
 800140a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800140c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001410:	4619      	mov	r1, r3
 8001412:	4808      	ldr	r0, [pc, #32]	@ (8001434 <HAL_ETH_MspInit+0x16c>)
 8001414:	f000 fffe 	bl	8002414 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001418:	bf00      	nop
 800141a:	3738      	adds	r7, #56	@ 0x38
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	40028000 	.word	0x40028000
 8001424:	40023800 	.word	0x40023800
 8001428:	40020800 	.word	0x40020800
 800142c:	40020000 	.word	0x40020000
 8001430:	40020400 	.word	0x40020400
 8001434:	40021800 	.word	0x40021800

08001438 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b0aa      	sub	sp, #168	@ 0xa8
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001450:	f107 0310 	add.w	r3, r7, #16
 8001454:	2284      	movs	r2, #132	@ 0x84
 8001456:	2100      	movs	r1, #0
 8001458:	4618      	mov	r0, r3
 800145a:	f007 fb80 	bl	8008b5e <memset>
  if(hi2c->Instance==I2C1)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a22      	ldr	r2, [pc, #136]	@ (80014ec <HAL_I2C_MspInit+0xb4>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d13c      	bne.n	80014e2 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001468:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800146c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800146e:	2300      	movs	r3, #0
 8001470:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001472:	f107 0310 	add.w	r3, r7, #16
 8001476:	4618      	mov	r0, r3
 8001478:	f002 f90c 	bl	8003694 <HAL_RCCEx_PeriphCLKConfig>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001482:	f7ff fef3 	bl	800126c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001486:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800148a:	4a19      	ldr	r2, [pc, #100]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 800148c:	f043 0302 	orr.w	r3, r3, #2
 8001490:	6313      	str	r3, [r2, #48]	@ 0x30
 8001492:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001496:	f003 0302 	and.w	r3, r3, #2
 800149a:	60fb      	str	r3, [r7, #12]
 800149c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800149e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80014a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014a6:	2312      	movs	r3, #18
 80014a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ac:	2300      	movs	r3, #0
 80014ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b2:	2303      	movs	r3, #3
 80014b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014b8:	2304      	movs	r3, #4
 80014ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014be:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80014c2:	4619      	mov	r1, r3
 80014c4:	480b      	ldr	r0, [pc, #44]	@ (80014f4 <HAL_I2C_MspInit+0xbc>)
 80014c6:	f000 ffa5 	bl	8002414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014ca:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 80014cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ce:	4a08      	ldr	r2, [pc, #32]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 80014d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80014d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014d6:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_I2C_MspInit+0xb8>)
 80014d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80014e2:	bf00      	nop
 80014e4:	37a8      	adds	r7, #168	@ 0xa8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40005400 	.word	0x40005400
 80014f0:	40023800 	.word	0x40023800
 80014f4:	40020400 	.word	0x40020400

080014f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b0aa      	sub	sp, #168	@ 0xa8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001500:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001504:	2200      	movs	r2, #0
 8001506:	601a      	str	r2, [r3, #0]
 8001508:	605a      	str	r2, [r3, #4]
 800150a:	609a      	str	r2, [r3, #8]
 800150c:	60da      	str	r2, [r3, #12]
 800150e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	2284      	movs	r2, #132	@ 0x84
 8001516:	2100      	movs	r1, #0
 8001518:	4618      	mov	r0, r3
 800151a:	f007 fb20 	bl	8008b5e <memset>
  if(huart->Instance==USART3)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a22      	ldr	r2, [pc, #136]	@ (80015ac <HAL_UART_MspInit+0xb4>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d13c      	bne.n	80015a2 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001528:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800152c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800152e:	2300      	movs	r3, #0
 8001530:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001532:	f107 0310 	add.w	r3, r7, #16
 8001536:	4618      	mov	r0, r3
 8001538:	f002 f8ac 	bl	8003694 <HAL_RCCEx_PeriphCLKConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001542:	f7ff fe93 	bl	800126c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001546:	4b1a      	ldr	r3, [pc, #104]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 8001548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154a:	4a19      	ldr	r2, [pc, #100]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 800154c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001550:	6413      	str	r3, [r2, #64]	@ 0x40
 8001552:	4b17      	ldr	r3, [pc, #92]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 8001554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001556:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800155e:	4b14      	ldr	r3, [pc, #80]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 8001560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001562:	4a13      	ldr	r2, [pc, #76]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 8001564:	f043 0308 	orr.w	r3, r3, #8
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30
 800156a:	4b11      	ldr	r3, [pc, #68]	@ (80015b0 <HAL_UART_MspInit+0xb8>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	60bb      	str	r3, [r7, #8]
 8001574:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001576:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800157a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	2302      	movs	r3, #2
 8001580:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001584:	2301      	movs	r3, #1
 8001586:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158a:	2303      	movs	r3, #3
 800158c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001590:	2307      	movs	r3, #7
 8001592:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001596:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800159a:	4619      	mov	r1, r3
 800159c:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <HAL_UART_MspInit+0xbc>)
 800159e:	f000 ff39 	bl	8002414 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 80015a2:	bf00      	nop
 80015a4:	37a8      	adds	r7, #168	@ 0xa8
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}
 80015aa:	bf00      	nop
 80015ac:	40004800 	.word	0x40004800
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020c00 	.word	0x40020c00

080015b8 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b0ac      	sub	sp, #176	@ 0xb0
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c0:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]
 80015ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015d0:	f107 0318 	add.w	r3, r7, #24
 80015d4:	2284      	movs	r2, #132	@ 0x84
 80015d6:	2100      	movs	r1, #0
 80015d8:	4618      	mov	r0, r3
 80015da:	f007 fac0 	bl	8008b5e <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e6:	d159      	bne.n	800169c <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80015e8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80015ec:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015f4:	f107 0318 	add.w	r3, r7, #24
 80015f8:	4618      	mov	r0, r3
 80015fa:	f002 f84b 	bl	8003694 <HAL_RCCEx_PeriphCLKConfig>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001604:	f7ff fe32 	bl	800126c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001608:	4b26      	ldr	r3, [pc, #152]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 800160a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800160c:	4a25      	ldr	r2, [pc, #148]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 800160e:	f043 0301 	orr.w	r3, r3, #1
 8001612:	6313      	str	r3, [r2, #48]	@ 0x30
 8001614:	4b23      	ldr	r3, [pc, #140]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 8001616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001618:	f003 0301 	and.w	r3, r3, #1
 800161c:	617b      	str	r3, [r7, #20]
 800161e:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001620:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001624:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001628:	2302      	movs	r3, #2
 800162a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800162e:	2300      	movs	r3, #0
 8001630:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001634:	2303      	movs	r3, #3
 8001636:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800163a:	230a      	movs	r3, #10
 800163c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001640:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001644:	4619      	mov	r1, r3
 8001646:	4818      	ldr	r0, [pc, #96]	@ (80016a8 <HAL_PCD_MspInit+0xf0>)
 8001648:	f000 fee4 	bl	8002414 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800164c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001650:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001654:	2300      	movs	r3, #0
 8001656:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001660:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001664:	4619      	mov	r1, r3
 8001666:	4810      	ldr	r0, [pc, #64]	@ (80016a8 <HAL_PCD_MspInit+0xf0>)
 8001668:	f000 fed4 	bl	8002414 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800166c:	4b0d      	ldr	r3, [pc, #52]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 800166e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001670:	4a0c      	ldr	r2, [pc, #48]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 8001672:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001676:	6353      	str	r3, [r2, #52]	@ 0x34
 8001678:	4b0a      	ldr	r3, [pc, #40]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 800167a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800167c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	4b07      	ldr	r3, [pc, #28]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 8001686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001688:	4a06      	ldr	r2, [pc, #24]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 800168a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800168e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001690:	4b04      	ldr	r3, [pc, #16]	@ (80016a4 <HAL_PCD_MspInit+0xec>)
 8001692:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001694:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800169c:	bf00      	nop
 800169e:	37b0      	adds	r7, #176	@ 0xb0
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40023800 	.word	0x40023800
 80016a8:	40020000 	.word	0x40020000

080016ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b08c      	sub	sp, #48	@ 0x30
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80016b8:	2300      	movs	r3, #0
 80016ba:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80016bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001778 <HAL_InitTick+0xcc>)
 80016be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016c0:	4a2d      	ldr	r2, [pc, #180]	@ (8001778 <HAL_InitTick+0xcc>)
 80016c2:	f043 0301 	orr.w	r3, r3, #1
 80016c6:	6453      	str	r3, [r2, #68]	@ 0x44
 80016c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001778 <HAL_InitTick+0xcc>)
 80016ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016cc:	f003 0301 	and.w	r3, r3, #1
 80016d0:	60bb      	str	r3, [r7, #8]
 80016d2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80016d4:	f107 020c 	add.w	r2, r7, #12
 80016d8:	f107 0310 	add.w	r3, r7, #16
 80016dc:	4611      	mov	r1, r2
 80016de:	4618      	mov	r0, r3
 80016e0:	f001 ffa6 	bl	8003630 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80016e4:	f001 ff90 	bl	8003608 <HAL_RCC_GetPCLK2Freq>
 80016e8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80016ec:	4a23      	ldr	r2, [pc, #140]	@ (800177c <HAL_InitTick+0xd0>)
 80016ee:	fba2 2303 	umull	r2, r3, r2, r3
 80016f2:	0c9b      	lsrs	r3, r3, #18
 80016f4:	3b01      	subs	r3, #1
 80016f6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80016f8:	4b21      	ldr	r3, [pc, #132]	@ (8001780 <HAL_InitTick+0xd4>)
 80016fa:	4a22      	ldr	r2, [pc, #136]	@ (8001784 <HAL_InitTick+0xd8>)
 80016fc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80016fe:	4b20      	ldr	r3, [pc, #128]	@ (8001780 <HAL_InitTick+0xd4>)
 8001700:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001704:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001706:	4a1e      	ldr	r2, [pc, #120]	@ (8001780 <HAL_InitTick+0xd4>)
 8001708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800170a:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800170c:	4b1c      	ldr	r3, [pc, #112]	@ (8001780 <HAL_InitTick+0xd4>)
 800170e:	2200      	movs	r2, #0
 8001710:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001712:	4b1b      	ldr	r3, [pc, #108]	@ (8001780 <HAL_InitTick+0xd4>)
 8001714:	2200      	movs	r2, #0
 8001716:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001718:	4b19      	ldr	r3, [pc, #100]	@ (8001780 <HAL_InitTick+0xd4>)
 800171a:	2200      	movs	r2, #0
 800171c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800171e:	4818      	ldr	r0, [pc, #96]	@ (8001780 <HAL_InitTick+0xd4>)
 8001720:	f002 fba8 	bl	8003e74 <HAL_TIM_Base_Init>
 8001724:	4603      	mov	r3, r0
 8001726:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800172a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800172e:	2b00      	cmp	r3, #0
 8001730:	d11b      	bne.n	800176a <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001732:	4813      	ldr	r0, [pc, #76]	@ (8001780 <HAL_InitTick+0xd4>)
 8001734:	f002 fc00 	bl	8003f38 <HAL_TIM_Base_Start_IT>
 8001738:	4603      	mov	r3, r0
 800173a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800173e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001742:	2b00      	cmp	r3, #0
 8001744:	d111      	bne.n	800176a <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001746:	2019      	movs	r0, #25
 8001748:	f000 fb08 	bl	8001d5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2b0f      	cmp	r3, #15
 8001750:	d808      	bhi.n	8001764 <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001752:	2200      	movs	r2, #0
 8001754:	6879      	ldr	r1, [r7, #4]
 8001756:	2019      	movs	r0, #25
 8001758:	f000 fae4 	bl	8001d24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800175c:	4a0a      	ldr	r2, [pc, #40]	@ (8001788 <HAL_InitTick+0xdc>)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6013      	str	r3, [r2, #0]
 8001762:	e002      	b.n	800176a <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800176a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800176e:	4618      	mov	r0, r3
 8001770:	3730      	adds	r7, #48	@ 0x30
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	40023800 	.word	0x40023800
 800177c:	431bde83 	.word	0x431bde83
 8001780:	200008a0 	.word	0x200008a0
 8001784:	40010000 	.word	0x40010000
 8001788:	20000004 	.word	0x20000004

0800178c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <NMI_Handler+0x4>

08001794 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001794:	b480      	push	{r7}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001798:	bf00      	nop
 800179a:	e7fd      	b.n	8001798 <HardFault_Handler+0x4>

0800179c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800179c:	b480      	push	{r7}
 800179e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017a0:	bf00      	nop
 80017a2:	e7fd      	b.n	80017a0 <MemManage_Handler+0x4>

080017a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <BusFault_Handler+0x4>

080017ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <UsageFault_Handler+0x4>

080017b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017b8:	bf00      	nop
 80017ba:	46bd      	mov	sp, r7
 80017bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c0:	4770      	bx	lr
	...

080017c4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80017c8:	4802      	ldr	r0, [pc, #8]	@ (80017d4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80017ca:	f002 fc2d 	bl	8004028 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200008a0 	.word	0x200008a0

080017d8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
  return 1;
 80017dc:	2301      	movs	r3, #1
}
 80017de:	4618      	mov	r0, r3
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <_kill>:

int _kill(int pid, int sig)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80017f2:	f007 fa61 	bl	8008cb8 <__errno>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2216      	movs	r2, #22
 80017fa:	601a      	str	r2, [r3, #0]
  return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001800:	4618      	mov	r0, r3
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <_exit>:

void _exit (int status)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001810:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001814:	6878      	ldr	r0, [r7, #4]
 8001816:	f7ff ffe7 	bl	80017e8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800181a:	bf00      	nop
 800181c:	e7fd      	b.n	800181a <_exit+0x12>

0800181e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800181e:	b580      	push	{r7, lr}
 8001820:	b086      	sub	sp, #24
 8001822:	af00      	add	r7, sp, #0
 8001824:	60f8      	str	r0, [r7, #12]
 8001826:	60b9      	str	r1, [r7, #8]
 8001828:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800182a:	2300      	movs	r3, #0
 800182c:	617b      	str	r3, [r7, #20]
 800182e:	e00a      	b.n	8001846 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001830:	f3af 8000 	nop.w
 8001834:	4601      	mov	r1, r0
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	1c5a      	adds	r2, r3, #1
 800183a:	60ba      	str	r2, [r7, #8]
 800183c:	b2ca      	uxtb	r2, r1
 800183e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	3301      	adds	r3, #1
 8001844:	617b      	str	r3, [r7, #20]
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	429a      	cmp	r2, r3
 800184c:	dbf0      	blt.n	8001830 <_read+0x12>
  }

  return len;
 800184e:	687b      	ldr	r3, [r7, #4]
}
 8001850:	4618      	mov	r0, r3
 8001852:	3718      	adds	r7, #24
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b086      	sub	sp, #24
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001864:	2300      	movs	r3, #0
 8001866:	617b      	str	r3, [r7, #20]
 8001868:	e009      	b.n	800187e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1c5a      	adds	r2, r3, #1
 800186e:	60ba      	str	r2, [r7, #8]
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	4618      	mov	r0, r3
 8001874:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3301      	adds	r3, #1
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	429a      	cmp	r2, r3
 8001884:	dbf1      	blt.n	800186a <_write+0x12>
  }
  return len;
 8001886:	687b      	ldr	r3, [r7, #4]
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}

08001890 <_close>:

int _close(int file)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001898:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800189c:	4618      	mov	r0, r3
 800189e:	370c      	adds	r7, #12
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr

080018a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018a8:	b480      	push	{r7}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
 80018b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018b8:	605a      	str	r2, [r3, #4]
  return 0;
 80018ba:	2300      	movs	r3, #0
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr

080018c8 <_isatty>:

int _isatty(int file)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018d0:	2301      	movs	r3, #1
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018de:	b480      	push	{r7}
 80018e0:	b085      	sub	sp, #20
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	60f8      	str	r0, [r7, #12]
 80018e6:	60b9      	str	r1, [r7, #8]
 80018e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80018ea:	2300      	movs	r3, #0
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	3714      	adds	r7, #20
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b086      	sub	sp, #24
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001900:	4a14      	ldr	r2, [pc, #80]	@ (8001954 <_sbrk+0x5c>)
 8001902:	4b15      	ldr	r3, [pc, #84]	@ (8001958 <_sbrk+0x60>)
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800190c:	4b13      	ldr	r3, [pc, #76]	@ (800195c <_sbrk+0x64>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d102      	bne.n	800191a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001914:	4b11      	ldr	r3, [pc, #68]	@ (800195c <_sbrk+0x64>)
 8001916:	4a12      	ldr	r2, [pc, #72]	@ (8001960 <_sbrk+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800191a:	4b10      	ldr	r3, [pc, #64]	@ (800195c <_sbrk+0x64>)
 800191c:	681a      	ldr	r2, [r3, #0]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	4413      	add	r3, r2
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	429a      	cmp	r2, r3
 8001926:	d207      	bcs.n	8001938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001928:	f007 f9c6 	bl	8008cb8 <__errno>
 800192c:	4603      	mov	r3, r0
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001932:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001936:	e009      	b.n	800194c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800193e:	4b07      	ldr	r3, [pc, #28]	@ (800195c <_sbrk+0x64>)
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	4a05      	ldr	r2, [pc, #20]	@ (800195c <_sbrk+0x64>)
 8001948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800194a:	68fb      	ldr	r3, [r7, #12]
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20050000 	.word	0x20050000
 8001958:	00000400 	.word	0x00000400
 800195c:	200008ec 	.word	0x200008ec
 8001960:	20005a20 	.word	0x20005a20

08001964 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001968:	4b06      	ldr	r3, [pc, #24]	@ (8001984 <SystemInit+0x20>)
 800196a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800196e:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <SystemInit+0x20>)
 8001970:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001974:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001978:	bf00      	nop
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	e000ed00 	.word	0xe000ed00

08001988 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001988:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80019c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 800198c:	f7ff ffea 	bl	8001964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001990:	480c      	ldr	r0, [pc, #48]	@ (80019c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001992:	490d      	ldr	r1, [pc, #52]	@ (80019c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001994:	4a0d      	ldr	r2, [pc, #52]	@ (80019cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001996:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001998:	e002      	b.n	80019a0 <LoopCopyDataInit>

0800199a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800199a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800199c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800199e:	3304      	adds	r3, #4

080019a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019a4:	d3f9      	bcc.n	800199a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019a6:	4a0a      	ldr	r2, [pc, #40]	@ (80019d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019a8:	4c0a      	ldr	r4, [pc, #40]	@ (80019d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019ac:	e001      	b.n	80019b2 <LoopFillZerobss>

080019ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019b0:	3204      	adds	r2, #4

080019b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019b4:	d3fb      	bcc.n	80019ae <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80019b6:	f007 f985 	bl	8008cc4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019ba:	f7ff f999 	bl	8000cf0 <main>
  bx  lr    
 80019be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019c0:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80019c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019c8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80019cc:	0800a0e0 	.word	0x0800a0e0
  ldr r2, =_sbss
 80019d0:	200001ac 	.word	0x200001ac
  ldr r4, =_ebss
 80019d4:	20005a20 	.word	0x20005a20

080019d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019d8:	e7fe      	b.n	80019d8 <ADC_IRQHandler>
	...

080019dc <Generator>:
const Priority PoliceTaskPriority[NUM_POLICE_TASKS] = {MEDIUM_PRIORITY, HIGH_PRIORITY, LOW_PRIORITY};
const Priority AmbulanceTaskPriority[NUM_AMBULANCE_TASKS] = {MEDIUM_PRIORITY, HIGH_PRIORITY,HIGH_PRIORITY};
const Priority FireDepTaskPriority[NUM_FIRE_TASKS] = {HIGH_PRIORITY, MEDIUM_PRIORITY, LOW_PRIORITY};

void Generator(void *pvParams)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b084      	sub	sp, #16
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
	uint32_t Rand_Time;

	for(;;)
	{
		NewTask *Tasks = pvPortMalloc(sizeof(NewTask));
 80019e4:	2078      	movs	r0, #120	@ 0x78
 80019e6:	f006 fd57 	bl	8008498 <pvPortMalloc>
 80019ea:	4603      	mov	r3, r0
 80019ec:	60bb      	str	r3, [r7, #8]
		Rand_Time = MIN_INTERVAL + (rand() % (MAX_INTERVAL - MIN_INTERVAL + 1));
 80019ee:	f006 ff3d 	bl	800886c <rand>
 80019f2:	4602      	mov	r2, r0
 80019f4:	4b3f      	ldr	r3, [pc, #252]	@ (8001af4 <Generator+0x118>)
 80019f6:	fb83 1302 	smull	r1, r3, r3, r2
 80019fa:	1299      	asrs	r1, r3, #10
 80019fc:	17d3      	asrs	r3, r2, #31
 80019fe:	1acb      	subs	r3, r1, r3
 8001a00:	f640 71a1 	movw	r1, #4001	@ 0xfa1
 8001a04:	fb01 f303 	mul.w	r3, r1, r3
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001a0e:	60fb      	str	r3, [r7, #12]

		/*So it can always start from 1 - 3 */
		Tasks->Department = 1 +(rand() % NUM_DEPARTMENTS - 1);
 8001a10:	f006 ff2c 	bl	800886c <rand>
 8001a14:	4603      	mov	r3, r0
 8001a16:	425a      	negs	r2, r3
 8001a18:	f003 0303 	and.w	r3, r3, #3
 8001a1c:	f002 0203 	and.w	r2, r2, #3
 8001a20:	bf58      	it	pl
 8001a22:	4253      	negpl	r3, r2
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	7013      	strb	r3, [r2, #0]

		switch(Tasks->Department)
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	2b03      	cmp	r3, #3
 8001a30:	d030      	beq.n	8001a94 <Generator+0xb8>
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	dc43      	bgt.n	8001abe <Generator+0xe2>
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d002      	beq.n	8001a40 <Generator+0x64>
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d015      	beq.n	8001a6a <Generator+0x8e>
				 Tasks->Task_Priority = FireDepTaskPriority[Tasks->EventID];
				 break;
			}
			default:

				break;
 8001a3e:	e03e      	b.n	8001abe <Generator+0xe2>
				 Tasks->EventID = rand() % NUM_POLICE_TASKS;
 8001a40:	f006 ff14 	bl	800886c <rand>
 8001a44:	4601      	mov	r1, r0
 8001a46:	68b8      	ldr	r0, [r7, #8]
 8001a48:	4b2b      	ldr	r3, [pc, #172]	@ (8001af8 <Generator+0x11c>)
 8001a4a:	fb83 3201 	smull	r3, r2, r3, r1
 8001a4e:	17cb      	asrs	r3, r1, #31
 8001a50:	1ad2      	subs	r2, r2, r3
 8001a52:	4613      	mov	r3, r2
 8001a54:	005b      	lsls	r3, r3, #1
 8001a56:	4413      	add	r3, r2
 8001a58:	1aca      	subs	r2, r1, r3
 8001a5a:	6082      	str	r2, [r0, #8]
				 Tasks->Task_Priority = PoliceTaskPriority[Tasks->EventID];
 8001a5c:	68bb      	ldr	r3, [r7, #8]
 8001a5e:	689a      	ldr	r2, [r3, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	4926      	ldr	r1, [pc, #152]	@ (8001afc <Generator+0x120>)
 8001a64:	5c8a      	ldrb	r2, [r1, r2]
 8001a66:	705a      	strb	r2, [r3, #1]
				 break;
 8001a68:	e02a      	b.n	8001ac0 <Generator+0xe4>
				 Tasks->EventID = rand() % NUM_AMBULANCE_TASKS;
 8001a6a:	f006 feff 	bl	800886c <rand>
 8001a6e:	4601      	mov	r1, r0
 8001a70:	68b8      	ldr	r0, [r7, #8]
 8001a72:	4b21      	ldr	r3, [pc, #132]	@ (8001af8 <Generator+0x11c>)
 8001a74:	fb83 3201 	smull	r3, r2, r3, r1
 8001a78:	17cb      	asrs	r3, r1, #31
 8001a7a:	1ad2      	subs	r2, r2, r3
 8001a7c:	4613      	mov	r3, r2
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	4413      	add	r3, r2
 8001a82:	1aca      	subs	r2, r1, r3
 8001a84:	6082      	str	r2, [r0, #8]
				 Tasks->Task_Priority = AmbulanceTaskPriority[Tasks->EventID];
 8001a86:	68bb      	ldr	r3, [r7, #8]
 8001a88:	689a      	ldr	r2, [r3, #8]
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	491c      	ldr	r1, [pc, #112]	@ (8001b00 <Generator+0x124>)
 8001a8e:	5c8a      	ldrb	r2, [r1, r2]
 8001a90:	705a      	strb	r2, [r3, #1]
				 break;
 8001a92:	e015      	b.n	8001ac0 <Generator+0xe4>
				 Tasks->EventID = rand() % NUM_FIRE_TASKS;
 8001a94:	f006 feea 	bl	800886c <rand>
 8001a98:	4601      	mov	r1, r0
 8001a9a:	68b8      	ldr	r0, [r7, #8]
 8001a9c:	4b16      	ldr	r3, [pc, #88]	@ (8001af8 <Generator+0x11c>)
 8001a9e:	fb83 3201 	smull	r3, r2, r3, r1
 8001aa2:	17cb      	asrs	r3, r1, #31
 8001aa4:	1ad2      	subs	r2, r2, r3
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	4413      	add	r3, r2
 8001aac:	1aca      	subs	r2, r1, r3
 8001aae:	6082      	str	r2, [r0, #8]
				 Tasks->Task_Priority = FireDepTaskPriority[Tasks->EventID];
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	689a      	ldr	r2, [r3, #8]
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	4913      	ldr	r1, [pc, #76]	@ (8001b04 <Generator+0x128>)
 8001ab8:	5c8a      	ldrb	r2, [r1, r2]
 8001aba:	705a      	strb	r2, [r3, #1]
				 break;
 8001abc:	e000      	b.n	8001ac0 <Generator+0xe4>
				break;
 8001abe:	bf00      	nop
		}

		if (Dispatcher_Queue != NULL)
 8001ac0:	4b11      	ldr	r3, [pc, #68]	@ (8001b08 <Generator+0x12c>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d008      	beq.n	8001ada <Generator+0xfe>
		{
			xQueueSend(Dispatcher_Queue, &Tasks, portMAX_DELAY);
 8001ac8:	4b0f      	ldr	r3, [pc, #60]	@ (8001b08 <Generator+0x12c>)
 8001aca:	6818      	ldr	r0, [r3, #0]
 8001acc:	f107 0108 	add.w	r1, r7, #8
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ad6:	f004 f857 	bl	8005b88 <xQueueGenericSend>
		}

		vTaskDelay(pdMS_TO_TICKS(Rand_Time));
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001ae0:	fb02 f303 	mul.w	r3, r2, r3
 8001ae4:	4a09      	ldr	r2, [pc, #36]	@ (8001b0c <Generator+0x130>)
 8001ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8001aea:	099b      	lsrs	r3, r3, #6
 8001aec:	4618      	mov	r0, r3
 8001aee:	f004 ff67 	bl	80069c0 <vTaskDelay>
	{
 8001af2:	e777      	b.n	80019e4 <Generator+0x8>
 8001af4:	418505d3 	.word	0x418505d3
 8001af8:	55555556 	.word	0x55555556
 8001afc:	08009fe4 	.word	0x08009fe4
 8001b00:	08009fe8 	.word	0x08009fe8
 8001b04:	08009fec 	.word	0x08009fec
 8001b08:	200001ec 	.word	0x200001ec
 8001b0c:	10624dd3 	.word	0x10624dd3

08001b10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b14:	2003      	movs	r0, #3
 8001b16:	f000 f8fa 	bl	8001d0e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b1a:	200f      	movs	r0, #15
 8001b1c:	f7ff fdc6 	bl	80016ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b20:	f7ff fbaa 	bl	8001278 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b30:	4b06      	ldr	r3, [pc, #24]	@ (8001b4c <HAL_IncTick+0x20>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	461a      	mov	r2, r3
 8001b36:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <HAL_IncTick+0x24>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	4a04      	ldr	r2, [pc, #16]	@ (8001b50 <HAL_IncTick+0x24>)
 8001b3e:	6013      	str	r3, [r2, #0]
}
 8001b40:	bf00      	nop
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	20000008 	.word	0x20000008
 8001b50:	200008f0 	.word	0x200008f0

08001b54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  return uwTick;
 8001b58:	4b03      	ldr	r3, [pc, #12]	@ (8001b68 <HAL_GetTick+0x14>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	200008f0 	.word	0x200008f0

08001b6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b084      	sub	sp, #16
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b74:	f7ff ffee 	bl	8001b54 <HAL_GetTick>
 8001b78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b84:	d005      	beq.n	8001b92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b86:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb0 <HAL_Delay+0x44>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	461a      	mov	r2, r3
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4413      	add	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b92:	bf00      	nop
 8001b94:	f7ff ffde 	bl	8001b54 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	68fa      	ldr	r2, [r7, #12]
 8001ba0:	429a      	cmp	r2, r3
 8001ba2:	d8f7      	bhi.n	8001b94 <HAL_Delay+0x28>
  {
  }
}
 8001ba4:	bf00      	nop
 8001ba6:	bf00      	nop
 8001ba8:	3710      	adds	r7, #16
 8001baa:	46bd      	mov	sp, r7
 8001bac:	bd80      	pop	{r7, pc}
 8001bae:	bf00      	nop
 8001bb0:	20000008 	.word	0x20000008

08001bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	f003 0307 	and.w	r3, r3, #7
 8001bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8001bf4 <__NVIC_SetPriorityGrouping+0x40>)
 8001bc6:	68db      	ldr	r3, [r3, #12]
 8001bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bca:	68ba      	ldr	r2, [r7, #8]
 8001bcc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001bdc:	4b06      	ldr	r3, [pc, #24]	@ (8001bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8001bde:	4313      	orrs	r3, r2
 8001be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001be2:	4a04      	ldr	r2, [pc, #16]	@ (8001bf4 <__NVIC_SetPriorityGrouping+0x40>)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	60d3      	str	r3, [r2, #12]
}
 8001be8:	bf00      	nop
 8001bea:	3714      	adds	r7, #20
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr
 8001bf4:	e000ed00 	.word	0xe000ed00
 8001bf8:	05fa0000 	.word	0x05fa0000

08001bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c00:	4b04      	ldr	r3, [pc, #16]	@ (8001c14 <__NVIC_GetPriorityGrouping+0x18>)
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	0a1b      	lsrs	r3, r3, #8
 8001c06:	f003 0307 	and.w	r3, r3, #7
}
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000ed00 	.word	0xe000ed00

08001c18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	4603      	mov	r3, r0
 8001c20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	db0b      	blt.n	8001c42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c2a:	79fb      	ldrb	r3, [r7, #7]
 8001c2c:	f003 021f 	and.w	r2, r3, #31
 8001c30:	4907      	ldr	r1, [pc, #28]	@ (8001c50 <__NVIC_EnableIRQ+0x38>)
 8001c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c36:	095b      	lsrs	r3, r3, #5
 8001c38:	2001      	movs	r0, #1
 8001c3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001c42:	bf00      	nop
 8001c44:	370c      	adds	r7, #12
 8001c46:	46bd      	mov	sp, r7
 8001c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4c:	4770      	bx	lr
 8001c4e:	bf00      	nop
 8001c50:	e000e100 	.word	0xe000e100

08001c54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b083      	sub	sp, #12
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	6039      	str	r1, [r7, #0]
 8001c5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	db0a      	blt.n	8001c7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	b2da      	uxtb	r2, r3
 8001c6c:	490c      	ldr	r1, [pc, #48]	@ (8001ca0 <__NVIC_SetPriority+0x4c>)
 8001c6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c72:	0112      	lsls	r2, r2, #4
 8001c74:	b2d2      	uxtb	r2, r2
 8001c76:	440b      	add	r3, r1
 8001c78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c7c:	e00a      	b.n	8001c94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	b2da      	uxtb	r2, r3
 8001c82:	4908      	ldr	r1, [pc, #32]	@ (8001ca4 <__NVIC_SetPriority+0x50>)
 8001c84:	79fb      	ldrb	r3, [r7, #7]
 8001c86:	f003 030f 	and.w	r3, r3, #15
 8001c8a:	3b04      	subs	r3, #4
 8001c8c:	0112      	lsls	r2, r2, #4
 8001c8e:	b2d2      	uxtb	r2, r2
 8001c90:	440b      	add	r3, r1
 8001c92:	761a      	strb	r2, [r3, #24]
}
 8001c94:	bf00      	nop
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr
 8001ca0:	e000e100 	.word	0xe000e100
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b089      	sub	sp, #36	@ 0x24
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	60f8      	str	r0, [r7, #12]
 8001cb0:	60b9      	str	r1, [r7, #8]
 8001cb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	f003 0307 	and.w	r3, r3, #7
 8001cba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cbc:	69fb      	ldr	r3, [r7, #28]
 8001cbe:	f1c3 0307 	rsb	r3, r3, #7
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	bf28      	it	cs
 8001cc6:	2304      	movcs	r3, #4
 8001cc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3304      	adds	r3, #4
 8001cce:	2b06      	cmp	r3, #6
 8001cd0:	d902      	bls.n	8001cd8 <NVIC_EncodePriority+0x30>
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	3b03      	subs	r3, #3
 8001cd6:	e000      	b.n	8001cda <NVIC_EncodePriority+0x32>
 8001cd8:	2300      	movs	r3, #0
 8001cda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ce0:	69bb      	ldr	r3, [r7, #24]
 8001ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce6:	43da      	mvns	r2, r3
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	401a      	ands	r2, r3
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cfa:	43d9      	mvns	r1, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d00:	4313      	orrs	r3, r2
         );
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3724      	adds	r7, #36	@ 0x24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d0e:	b580      	push	{r7, lr}
 8001d10:	b082      	sub	sp, #8
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d16:	6878      	ldr	r0, [r7, #4]
 8001d18:	f7ff ff4c 	bl	8001bb4 <__NVIC_SetPriorityGrouping>
}
 8001d1c:	bf00      	nop
 8001d1e:	3708      	adds	r7, #8
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b086      	sub	sp, #24
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	60b9      	str	r1, [r7, #8]
 8001d2e:	607a      	str	r2, [r7, #4]
 8001d30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d36:	f7ff ff61 	bl	8001bfc <__NVIC_GetPriorityGrouping>
 8001d3a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d3c:	687a      	ldr	r2, [r7, #4]
 8001d3e:	68b9      	ldr	r1, [r7, #8]
 8001d40:	6978      	ldr	r0, [r7, #20]
 8001d42:	f7ff ffb1 	bl	8001ca8 <NVIC_EncodePriority>
 8001d46:	4602      	mov	r2, r0
 8001d48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d4c:	4611      	mov	r1, r2
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7ff ff80 	bl	8001c54 <__NVIC_SetPriority>
}
 8001d54:	bf00      	nop
 8001d56:	3718      	adds	r7, #24
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7ff ff54 	bl	8001c18 <__NVIC_EnableIRQ>
}
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b084      	sub	sp, #16
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d101      	bne.n	8001d8a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001d86:	2301      	movs	r3, #1
 8001d88:	e086      	b.n	8001e98 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d106      	bne.n	8001da2 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2220      	movs	r2, #32
 8001d98:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff fa93 	bl	80012c8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001da2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ea0 <HAL_ETH_Init+0x128>)
 8001da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001da6:	4a3e      	ldr	r2, [pc, #248]	@ (8001ea0 <HAL_ETH_Init+0x128>)
 8001da8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001dac:	6453      	str	r3, [r2, #68]	@ 0x44
 8001dae:	4b3c      	ldr	r3, [pc, #240]	@ (8001ea0 <HAL_ETH_Init+0x128>)
 8001db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db6:	60bb      	str	r3, [r7, #8]
 8001db8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001dba:	4b3a      	ldr	r3, [pc, #232]	@ (8001ea4 <HAL_ETH_Init+0x12c>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	4a39      	ldr	r2, [pc, #228]	@ (8001ea4 <HAL_ETH_Init+0x12c>)
 8001dc0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001dc4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001dc6:	4b37      	ldr	r3, [pc, #220]	@ (8001ea4 <HAL_ETH_Init+0x12c>)
 8001dc8:	685a      	ldr	r2, [r3, #4]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	4935      	ldr	r1, [pc, #212]	@ (8001ea4 <HAL_ETH_Init+0x12c>)
 8001dd0:	4313      	orrs	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001dd4:	4b33      	ldr	r3, [pc, #204]	@ (8001ea4 <HAL_ETH_Init+0x12c>)
 8001dd6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	687a      	ldr	r2, [r7, #4]
 8001de4:	6812      	ldr	r2, [r2, #0]
 8001de6:	f043 0301 	orr.w	r3, r3, #1
 8001dea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001dee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001df0:	f7ff feb0 	bl	8001b54 <HAL_GetTick>
 8001df4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001df6:	e011      	b.n	8001e1c <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001df8:	f7ff feac 	bl	8001b54 <HAL_GetTick>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001e06:	d909      	bls.n	8001e1c <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2204      	movs	r2, #4
 8001e0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	22e0      	movs	r2, #224	@ 0xe0
 8001e14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e03d      	b.n	8001e98 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1e4      	bne.n	8001df8 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f000 f97a 	bl	8002128 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001e34:	6878      	ldr	r0, [r7, #4]
 8001e36:	f000 fa25 	bl	8002284 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 fa7b 	bl	8002336 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	461a      	mov	r2, r3
 8001e46:	2100      	movs	r1, #0
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f9e3 	bl	8002214 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8001e5c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ea8 <HAL_ETH_Init+0x130>)
 8001e6c:	430b      	orrs	r3, r1
 8001e6e:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8001e82:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2200      	movs	r2, #0
 8001e8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2210      	movs	r2, #16
 8001e92:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8001e96:	2300      	movs	r3, #0
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	40023800 	.word	0x40023800
 8001ea4:	40013800 	.word	0x40013800
 8001ea8:	00020060 	.word	0x00020060

08001eac <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001ebe:	68fa      	ldr	r2, [r7, #12]
 8001ec0:	4b53      	ldr	r3, [pc, #332]	@ (8002010 <ETH_SetMACConfig+0x164>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	7b9b      	ldrb	r3, [r3, #14]
 8001eca:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001ecc:	683a      	ldr	r2, [r7, #0]
 8001ece:	7c12      	ldrb	r2, [r2, #16]
 8001ed0:	2a00      	cmp	r2, #0
 8001ed2:	d102      	bne.n	8001eda <ETH_SetMACConfig+0x2e>
 8001ed4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001ed8:	e000      	b.n	8001edc <ETH_SetMACConfig+0x30>
 8001eda:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001edc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	7c52      	ldrb	r2, [r2, #17]
 8001ee2:	2a00      	cmp	r2, #0
 8001ee4:	d102      	bne.n	8001eec <ETH_SetMACConfig+0x40>
 8001ee6:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001eea:	e000      	b.n	8001eee <ETH_SetMACConfig+0x42>
 8001eec:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001eee:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001ef4:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	7fdb      	ldrb	r3, [r3, #31]
 8001efa:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001efc:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001f02:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001f04:	683a      	ldr	r2, [r7, #0]
 8001f06:	7f92      	ldrb	r2, [r2, #30]
 8001f08:	2a00      	cmp	r2, #0
 8001f0a:	d102      	bne.n	8001f12 <ETH_SetMACConfig+0x66>
 8001f0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f10:	e000      	b.n	8001f14 <ETH_SetMACConfig+0x68>
 8001f12:	2200      	movs	r2, #0
                        macconf->Speed |
 8001f14:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	7f1b      	ldrb	r3, [r3, #28]
 8001f1a:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001f1c:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001f22:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	791b      	ldrb	r3, [r3, #4]
 8001f28:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001f2a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001f32:	2a00      	cmp	r2, #0
 8001f34:	d102      	bne.n	8001f3c <ETH_SetMACConfig+0x90>
 8001f36:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f3a:	e000      	b.n	8001f3e <ETH_SetMACConfig+0x92>
 8001f3c:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001f3e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	7bdb      	ldrb	r3, [r3, #15]
 8001f44:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001f46:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001f4c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001f54:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8001f56:	4313      	orrs	r3, r2
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	4313      	orrs	r3, r2
 8001f5c:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f6e:	2001      	movs	r0, #1
 8001f70:	f7ff fdfc 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	68fa      	ldr	r2, [r7, #12]
 8001f7a:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f92:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001f94:	683a      	ldr	r2, [r7, #0]
 8001f96:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8001f9a:	2a00      	cmp	r2, #0
 8001f9c:	d101      	bne.n	8001fa2 <ETH_SetMACConfig+0xf6>
 8001f9e:	2280      	movs	r2, #128	@ 0x80
 8001fa0:	e000      	b.n	8001fa4 <ETH_SetMACConfig+0xf8>
 8001fa2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001fa4:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001faa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8001fb2:	2a01      	cmp	r2, #1
 8001fb4:	d101      	bne.n	8001fba <ETH_SetMACConfig+0x10e>
 8001fb6:	2208      	movs	r2, #8
 8001fb8:	e000      	b.n	8001fbc <ETH_SetMACConfig+0x110>
 8001fba:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001fbc:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8001fc4:	2a01      	cmp	r2, #1
 8001fc6:	d101      	bne.n	8001fcc <ETH_SetMACConfig+0x120>
 8001fc8:	2204      	movs	r2, #4
 8001fca:	e000      	b.n	8001fce <ETH_SetMACConfig+0x122>
 8001fcc:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001fce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8001fd6:	2a01      	cmp	r2, #1
 8001fd8:	d101      	bne.n	8001fde <ETH_SetMACConfig+0x132>
 8001fda:	2202      	movs	r2, #2
 8001fdc:	e000      	b.n	8001fe0 <ETH_SetMACConfig+0x134>
 8001fde:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001fe0:	4313      	orrs	r3, r2
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ff8:	2001      	movs	r0, #1
 8001ffa:	f7ff fdb7 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68fa      	ldr	r2, [r7, #12]
 8002004:	619a      	str	r2, [r3, #24]
}
 8002006:	bf00      	nop
 8002008:	3710      	adds	r7, #16
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	fd20810f 	.word	0xfd20810f

08002014 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	4b3d      	ldr	r3, [pc, #244]	@ (8002124 <ETH_SetDMAConfig+0x110>)
 800202e:	4013      	ands	r3, r2
 8002030:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	7b1b      	ldrb	r3, [r3, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d102      	bne.n	8002040 <ETH_SetDMAConfig+0x2c>
 800203a:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800203e:	e000      	b.n	8002042 <ETH_SetDMAConfig+0x2e>
 8002040:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	7b5b      	ldrb	r3, [r3, #13]
 8002046:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002048:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	7f52      	ldrb	r2, [r2, #29]
 800204e:	2a00      	cmp	r2, #0
 8002050:	d102      	bne.n	8002058 <ETH_SetDMAConfig+0x44>
 8002052:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002056:	e000      	b.n	800205a <ETH_SetDMAConfig+0x46>
 8002058:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800205a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	7b9b      	ldrb	r3, [r3, #14]
 8002060:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002062:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002068:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	7f1b      	ldrb	r3, [r3, #28]
 800206e:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002070:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	7f9b      	ldrb	r3, [r3, #30]
 8002076:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002078:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800207e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002086:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002088:	4313      	orrs	r3, r2
 800208a:	68fa      	ldr	r2, [r7, #12]
 800208c:	4313      	orrs	r3, r2
 800208e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002098:	461a      	mov	r2, r3
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80020aa:	2001      	movs	r0, #1
 80020ac:	f7ff fd5e 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020b8:	461a      	mov	r2, r3
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	791b      	ldrb	r3, [r3, #4]
 80020c2:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80020c8:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80020ce:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80020d4:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020dc:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80020de:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e4:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80020e6:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80020ec:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80020ee:	687a      	ldr	r2, [r7, #4]
 80020f0:	6812      	ldr	r2, [r2, #0]
 80020f2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020f6:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80020fa:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002108:	2001      	movs	r0, #1
 800210a:	f7ff fd2f 	bl	8001b6c <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002116:	461a      	mov	r2, r3
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	6013      	str	r3, [r2, #0]
}
 800211c:	bf00      	nop
 800211e:	3710      	adds	r7, #16
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	f8de3f23 	.word	0xf8de3f23

08002128 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b0a6      	sub	sp, #152	@ 0x98
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002130:	2301      	movs	r3, #1
 8002132:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 8002136:	2301      	movs	r3, #1
 8002138:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 800213c:	2300      	movs	r3, #0
 800213e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002140:	2300      	movs	r3, #0
 8002142:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8002146:	2301      	movs	r3, #1
 8002148:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 800214c:	2300      	movs	r3, #0
 800214e:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8002152:	2301      	movs	r3, #1
 8002154:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002158:	2301      	movs	r3, #1
 800215a:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 800215e:	2300      	movs	r3, #0
 8002160:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8002164:	2300      	movs	r3, #0
 8002166:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800216a:	2300      	movs	r3, #0
 800216c:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 800216e:	2300      	movs	r3, #0
 8002170:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8002174:	2300      	movs	r3, #0
 8002176:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002178:	2300      	movs	r3, #0
 800217a:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800217e:	2300      	movs	r3, #0
 8002180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002190:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002194:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002196:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800219a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800219c:	2300      	movs	r3, #0
 800219e:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80021a2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80021a6:	4619      	mov	r1, r3
 80021a8:	6878      	ldr	r0, [r7, #4]
 80021aa:	f7ff fe7f 	bl	8001eac <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80021ae:	2301      	movs	r3, #1
 80021b0:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80021b2:	2301      	movs	r3, #1
 80021b4:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80021b6:	2301      	movs	r3, #1
 80021b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80021bc:	2301      	movs	r3, #1
 80021be:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80021d0:	2300      	movs	r3, #0
 80021d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80021d4:	2301      	movs	r3, #1
 80021d6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80021da:	2301      	movs	r3, #1
 80021dc:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80021de:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80021e2:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80021e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80021e8:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80021ea:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021ee:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80021f0:	2301      	movs	r3, #1
 80021f2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80021f6:	2300      	movs	r3, #0
 80021f8:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80021fa:	2300      	movs	r3, #0
 80021fc:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80021fe:	f107 0308 	add.w	r3, r7, #8
 8002202:	4619      	mov	r1, r3
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f7ff ff05 	bl	8002014 <ETH_SetDMAConfig>
}
 800220a:	bf00      	nop
 800220c:	3798      	adds	r7, #152	@ 0x98
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
	...

08002214 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002214:	b480      	push	{r7}
 8002216:	b087      	sub	sp, #28
 8002218:	af00      	add	r7, sp, #0
 800221a:	60f8      	str	r0, [r7, #12]
 800221c:	60b9      	str	r1, [r7, #8]
 800221e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	3305      	adds	r3, #5
 8002224:	781b      	ldrb	r3, [r3, #0]
 8002226:	021b      	lsls	r3, r3, #8
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	3204      	adds	r2, #4
 800222c:	7812      	ldrb	r2, [r2, #0]
 800222e:	4313      	orrs	r3, r2
 8002230:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	4b11      	ldr	r3, [pc, #68]	@ (800227c <ETH_MACAddressConfig+0x68>)
 8002236:	4413      	add	r3, r2
 8002238:	461a      	mov	r2, r3
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	3303      	adds	r3, #3
 8002242:	781b      	ldrb	r3, [r3, #0]
 8002244:	061a      	lsls	r2, r3, #24
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3302      	adds	r3, #2
 800224a:	781b      	ldrb	r3, [r3, #0]
 800224c:	041b      	lsls	r3, r3, #16
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	3301      	adds	r3, #1
 8002254:	781b      	ldrb	r3, [r3, #0]
 8002256:	021b      	lsls	r3, r3, #8
 8002258:	4313      	orrs	r3, r2
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	7812      	ldrb	r2, [r2, #0]
 800225e:	4313      	orrs	r3, r2
 8002260:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	4b06      	ldr	r3, [pc, #24]	@ (8002280 <ETH_MACAddressConfig+0x6c>)
 8002266:	4413      	add	r3, r2
 8002268:	461a      	mov	r2, r3
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	6013      	str	r3, [r2, #0]
}
 800226e:	bf00      	nop
 8002270:	371c      	adds	r7, #28
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr
 800227a:	bf00      	nop
 800227c:	40028040 	.word	0x40028040
 8002280:	40028044 	.word	0x40028044

08002284 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	e03e      	b.n	8002310 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	68d9      	ldr	r1, [r3, #12]
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	4613      	mov	r3, r2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	4413      	add	r3, r2
 800229e:	00db      	lsls	r3, r3, #3
 80022a0:	440b      	add	r3, r1
 80022a2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	2200      	movs	r2, #0
 80022ae:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	2200      	movs	r2, #0
 80022b4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	2200      	movs	r2, #0
 80022ba:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80022bc:	68b9      	ldr	r1, [r7, #8]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	68fa      	ldr	r2, [r7, #12]
 80022c2:	3206      	adds	r2, #6
 80022c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2b02      	cmp	r3, #2
 80022d8:	d80c      	bhi.n	80022f4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	68d9      	ldr	r1, [r3, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	1c5a      	adds	r2, r3, #1
 80022e2:	4613      	mov	r3, r2
 80022e4:	009b      	lsls	r3, r3, #2
 80022e6:	4413      	add	r3, r2
 80022e8:	00db      	lsls	r3, r3, #3
 80022ea:	440b      	add	r3, r1
 80022ec:	461a      	mov	r2, r3
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	60da      	str	r2, [r3, #12]
 80022f2:	e004      	b.n	80022fe <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	68db      	ldr	r3, [r3, #12]
 80022f8:	461a      	mov	r2, r3
 80022fa:	68bb      	ldr	r3, [r7, #8]
 80022fc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	3301      	adds	r3, #1
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	2b03      	cmp	r3, #3
 8002314:	d9bd      	bls.n	8002292 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	68da      	ldr	r2, [r3, #12]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002328:	611a      	str	r2, [r3, #16]
}
 800232a:	bf00      	nop
 800232c:	3714      	adds	r7, #20
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr

08002336 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002336:	b480      	push	{r7}
 8002338:	b085      	sub	sp, #20
 800233a:	af00      	add	r7, sp, #0
 800233c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800233e:	2300      	movs	r3, #0
 8002340:	60fb      	str	r3, [r7, #12]
 8002342:	e048      	b.n	80023d6 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6919      	ldr	r1, [r3, #16]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	4613      	mov	r3, r2
 800234c:	009b      	lsls	r3, r3, #2
 800234e:	4413      	add	r3, r2
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	440b      	add	r3, r1
 8002354:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	2200      	movs	r2, #0
 800235a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	2200      	movs	r2, #0
 8002360:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	2200      	movs	r2, #0
 8002366:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2200      	movs	r2, #0
 800236c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	2200      	movs	r2, #0
 8002372:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2200      	movs	r2, #0
 8002378:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800237a:	68bb      	ldr	r3, [r7, #8]
 800237c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002380:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002396:	68bb      	ldr	r3, [r7, #8]
 8002398:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800239a:	68b9      	ldr	r1, [r7, #8]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	68fa      	ldr	r2, [r7, #12]
 80023a0:	3212      	adds	r2, #18
 80023a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d80c      	bhi.n	80023c6 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6919      	ldr	r1, [r3, #16]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	1c5a      	adds	r2, r3, #1
 80023b4:	4613      	mov	r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	4413      	add	r3, r2
 80023ba:	00db      	lsls	r3, r3, #3
 80023bc:	440b      	add	r3, r1
 80023be:	461a      	mov	r2, r3
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	60da      	str	r2, [r3, #12]
 80023c4:	e004      	b.n	80023d0 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	461a      	mov	r2, r3
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	3301      	adds	r3, #1
 80023d4:	60fb      	str	r3, [r7, #12]
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2b03      	cmp	r3, #3
 80023da:	d9b3      	bls.n	8002344 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	2200      	movs	r2, #0
 80023ec:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2200      	movs	r2, #0
 80023f2:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2200      	movs	r2, #0
 80023f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	691a      	ldr	r2, [r3, #16]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002406:	60da      	str	r2, [r3, #12]
}
 8002408:	bf00      	nop
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002414:	b480      	push	{r7}
 8002416:	b089      	sub	sp, #36	@ 0x24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800241e:	2300      	movs	r3, #0
 8002420:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8002422:	2300      	movs	r3, #0
 8002424:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002426:	2300      	movs	r3, #0
 8002428:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800242a:	2300      	movs	r3, #0
 800242c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800242e:	2300      	movs	r3, #0
 8002430:	61fb      	str	r3, [r7, #28]
 8002432:	e175      	b.n	8002720 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002434:	2201      	movs	r2, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	697a      	ldr	r2, [r7, #20]
 8002444:	4013      	ands	r3, r2
 8002446:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	697b      	ldr	r3, [r7, #20]
 800244c:	429a      	cmp	r2, r3
 800244e:	f040 8164 	bne.w	800271a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 0303 	and.w	r3, r3, #3
 800245a:	2b01      	cmp	r3, #1
 800245c:	d005      	beq.n	800246a <HAL_GPIO_Init+0x56>
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d130      	bne.n	80024cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	005b      	lsls	r3, r3, #1
 8002474:	2203      	movs	r2, #3
 8002476:	fa02 f303 	lsl.w	r3, r2, r3
 800247a:	43db      	mvns	r3, r3
 800247c:	69ba      	ldr	r2, [r7, #24]
 800247e:	4013      	ands	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	68da      	ldr	r2, [r3, #12]
 8002486:	69fb      	ldr	r3, [r7, #28]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	fa02 f303 	lsl.w	r3, r2, r3
 800248e:	69ba      	ldr	r2, [r7, #24]
 8002490:	4313      	orrs	r3, r2
 8002492:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	69ba      	ldr	r2, [r7, #24]
 8002498:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	685b      	ldr	r3, [r3, #4]
 800249e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80024a0:	2201      	movs	r2, #1
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	091b      	lsrs	r3, r3, #4
 80024b6:	f003 0201 	and.w	r2, r3, #1
 80024ba:	69fb      	ldr	r3, [r7, #28]
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f003 0303 	and.w	r3, r3, #3
 80024d4:	2b03      	cmp	r3, #3
 80024d6:	d017      	beq.n	8002508 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	2203      	movs	r2, #3
 80024e4:	fa02 f303 	lsl.w	r3, r2, r3
 80024e8:	43db      	mvns	r3, r3
 80024ea:	69ba      	ldr	r2, [r7, #24]
 80024ec:	4013      	ands	r3, r2
 80024ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	fa02 f303 	lsl.w	r3, r2, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4313      	orrs	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	2b02      	cmp	r3, #2
 8002512:	d123      	bne.n	800255c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	08da      	lsrs	r2, r3, #3
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	3208      	adds	r2, #8
 800251c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002520:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	220f      	movs	r2, #15
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	43db      	mvns	r3, r3
 8002532:	69ba      	ldr	r2, [r7, #24]
 8002534:	4013      	ands	r3, r2
 8002536:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f003 0307 	and.w	r3, r3, #7
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	fa02 f303 	lsl.w	r3, r2, r3
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	4313      	orrs	r3, r2
 800254c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	08da      	lsrs	r2, r3, #3
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	3208      	adds	r2, #8
 8002556:	69b9      	ldr	r1, [r7, #24]
 8002558:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	2203      	movs	r2, #3
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	43db      	mvns	r3, r3
 800256e:	69ba      	ldr	r2, [r7, #24]
 8002570:	4013      	ands	r3, r2
 8002572:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685b      	ldr	r3, [r3, #4]
 8002578:	f003 0203 	and.w	r2, r3, #3
 800257c:	69fb      	ldr	r3, [r7, #28]
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	fa02 f303 	lsl.w	r3, r2, r3
 8002584:	69ba      	ldr	r2, [r7, #24]
 8002586:	4313      	orrs	r3, r2
 8002588:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	69ba      	ldr	r2, [r7, #24]
 800258e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80be 	beq.w	800271a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800259e:	4b66      	ldr	r3, [pc, #408]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80025a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025a2:	4a65      	ldr	r2, [pc, #404]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80025a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80025aa:	4b63      	ldr	r3, [pc, #396]	@ (8002738 <HAL_GPIO_Init+0x324>)
 80025ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025b2:	60fb      	str	r3, [r7, #12]
 80025b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80025b6:	4a61      	ldr	r2, [pc, #388]	@ (800273c <HAL_GPIO_Init+0x328>)
 80025b8:	69fb      	ldr	r3, [r7, #28]
 80025ba:	089b      	lsrs	r3, r3, #2
 80025bc:	3302      	adds	r3, #2
 80025be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	f003 0303 	and.w	r3, r3, #3
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	220f      	movs	r2, #15
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	69ba      	ldr	r2, [r7, #24]
 80025d6:	4013      	ands	r3, r2
 80025d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a58      	ldr	r2, [pc, #352]	@ (8002740 <HAL_GPIO_Init+0x32c>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d037      	beq.n	8002652 <HAL_GPIO_Init+0x23e>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a57      	ldr	r2, [pc, #348]	@ (8002744 <HAL_GPIO_Init+0x330>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d031      	beq.n	800264e <HAL_GPIO_Init+0x23a>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a56      	ldr	r2, [pc, #344]	@ (8002748 <HAL_GPIO_Init+0x334>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d02b      	beq.n	800264a <HAL_GPIO_Init+0x236>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a55      	ldr	r2, [pc, #340]	@ (800274c <HAL_GPIO_Init+0x338>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d025      	beq.n	8002646 <HAL_GPIO_Init+0x232>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a54      	ldr	r2, [pc, #336]	@ (8002750 <HAL_GPIO_Init+0x33c>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d01f      	beq.n	8002642 <HAL_GPIO_Init+0x22e>
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4a53      	ldr	r2, [pc, #332]	@ (8002754 <HAL_GPIO_Init+0x340>)
 8002606:	4293      	cmp	r3, r2
 8002608:	d019      	beq.n	800263e <HAL_GPIO_Init+0x22a>
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	4a52      	ldr	r2, [pc, #328]	@ (8002758 <HAL_GPIO_Init+0x344>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d013      	beq.n	800263a <HAL_GPIO_Init+0x226>
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a51      	ldr	r2, [pc, #324]	@ (800275c <HAL_GPIO_Init+0x348>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d00d      	beq.n	8002636 <HAL_GPIO_Init+0x222>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a50      	ldr	r2, [pc, #320]	@ (8002760 <HAL_GPIO_Init+0x34c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d007      	beq.n	8002632 <HAL_GPIO_Init+0x21e>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a4f      	ldr	r2, [pc, #316]	@ (8002764 <HAL_GPIO_Init+0x350>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d101      	bne.n	800262e <HAL_GPIO_Init+0x21a>
 800262a:	2309      	movs	r3, #9
 800262c:	e012      	b.n	8002654 <HAL_GPIO_Init+0x240>
 800262e:	230a      	movs	r3, #10
 8002630:	e010      	b.n	8002654 <HAL_GPIO_Init+0x240>
 8002632:	2308      	movs	r3, #8
 8002634:	e00e      	b.n	8002654 <HAL_GPIO_Init+0x240>
 8002636:	2307      	movs	r3, #7
 8002638:	e00c      	b.n	8002654 <HAL_GPIO_Init+0x240>
 800263a:	2306      	movs	r3, #6
 800263c:	e00a      	b.n	8002654 <HAL_GPIO_Init+0x240>
 800263e:	2305      	movs	r3, #5
 8002640:	e008      	b.n	8002654 <HAL_GPIO_Init+0x240>
 8002642:	2304      	movs	r3, #4
 8002644:	e006      	b.n	8002654 <HAL_GPIO_Init+0x240>
 8002646:	2303      	movs	r3, #3
 8002648:	e004      	b.n	8002654 <HAL_GPIO_Init+0x240>
 800264a:	2302      	movs	r3, #2
 800264c:	e002      	b.n	8002654 <HAL_GPIO_Init+0x240>
 800264e:	2301      	movs	r3, #1
 8002650:	e000      	b.n	8002654 <HAL_GPIO_Init+0x240>
 8002652:	2300      	movs	r3, #0
 8002654:	69fa      	ldr	r2, [r7, #28]
 8002656:	f002 0203 	and.w	r2, r2, #3
 800265a:	0092      	lsls	r2, r2, #2
 800265c:	4093      	lsls	r3, r2
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	4313      	orrs	r3, r2
 8002662:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002664:	4935      	ldr	r1, [pc, #212]	@ (800273c <HAL_GPIO_Init+0x328>)
 8002666:	69fb      	ldr	r3, [r7, #28]
 8002668:	089b      	lsrs	r3, r3, #2
 800266a:	3302      	adds	r3, #2
 800266c:	69ba      	ldr	r2, [r7, #24]
 800266e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002672:	4b3d      	ldr	r3, [pc, #244]	@ (8002768 <HAL_GPIO_Init+0x354>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	43db      	mvns	r3, r3
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	4013      	ands	r3, r2
 8002680:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d003      	beq.n	8002696 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800268e:	69ba      	ldr	r2, [r7, #24]
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	4313      	orrs	r3, r2
 8002694:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002696:	4a34      	ldr	r2, [pc, #208]	@ (8002768 <HAL_GPIO_Init+0x354>)
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800269c:	4b32      	ldr	r3, [pc, #200]	@ (8002768 <HAL_GPIO_Init+0x354>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026a2:	693b      	ldr	r3, [r7, #16]
 80026a4:	43db      	mvns	r3, r3
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	4013      	ands	r3, r2
 80026aa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d003      	beq.n	80026c0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80026b8:	69ba      	ldr	r2, [r7, #24]
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	4313      	orrs	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026c0:	4a29      	ldr	r2, [pc, #164]	@ (8002768 <HAL_GPIO_Init+0x354>)
 80026c2:	69bb      	ldr	r3, [r7, #24]
 80026c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80026c6:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <HAL_GPIO_Init+0x354>)
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	43db      	mvns	r3, r3
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	4013      	ands	r3, r2
 80026d4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d003      	beq.n	80026ea <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80026e2:	69ba      	ldr	r2, [r7, #24]
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	4313      	orrs	r3, r2
 80026e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <HAL_GPIO_Init+0x354>)
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026f0:	4b1d      	ldr	r3, [pc, #116]	@ (8002768 <HAL_GPIO_Init+0x354>)
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	43db      	mvns	r3, r3
 80026fa:	69ba      	ldr	r2, [r7, #24]
 80026fc:	4013      	ands	r3, r2
 80026fe:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800270c:	69ba      	ldr	r2, [r7, #24]
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4313      	orrs	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002714:	4a14      	ldr	r2, [pc, #80]	@ (8002768 <HAL_GPIO_Init+0x354>)
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	3301      	adds	r3, #1
 800271e:	61fb      	str	r3, [r7, #28]
 8002720:	69fb      	ldr	r3, [r7, #28]
 8002722:	2b0f      	cmp	r3, #15
 8002724:	f67f ae86 	bls.w	8002434 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002728:	bf00      	nop
 800272a:	bf00      	nop
 800272c:	3724      	adds	r7, #36	@ 0x24
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	40023800 	.word	0x40023800
 800273c:	40013800 	.word	0x40013800
 8002740:	40020000 	.word	0x40020000
 8002744:	40020400 	.word	0x40020400
 8002748:	40020800 	.word	0x40020800
 800274c:	40020c00 	.word	0x40020c00
 8002750:	40021000 	.word	0x40021000
 8002754:	40021400 	.word	0x40021400
 8002758:	40021800 	.word	0x40021800
 800275c:	40021c00 	.word	0x40021c00
 8002760:	40022000 	.word	0x40022000
 8002764:	40022400 	.word	0x40022400
 8002768:	40013c00 	.word	0x40013c00

0800276c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800276c:	b480      	push	{r7}
 800276e:	b083      	sub	sp, #12
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	807b      	strh	r3, [r7, #2]
 8002778:	4613      	mov	r3, r2
 800277a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800277c:	787b      	ldrb	r3, [r7, #1]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d003      	beq.n	800278a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002782:	887a      	ldrh	r2, [r7, #2]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002788:	e003      	b.n	8002792 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800278a:	887b      	ldrh	r3, [r7, #2]
 800278c:	041a      	lsls	r2, r3, #16
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	619a      	str	r2, [r3, #24]
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
	...

080027a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d101      	bne.n	80027b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027ae:	2301      	movs	r3, #1
 80027b0:	e08b      	b.n	80028ca <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d106      	bne.n	80027cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027c6:	6878      	ldr	r0, [r7, #4]
 80027c8:	f7fe fe36 	bl	8001438 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2224      	movs	r2, #36	@ 0x24
 80027d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0201 	bic.w	r2, r2, #1
 80027e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685a      	ldr	r2, [r3, #4]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80027f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	689a      	ldr	r2, [r3, #8]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002800:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	68db      	ldr	r3, [r3, #12]
 8002806:	2b01      	cmp	r3, #1
 8002808:	d107      	bne.n	800281a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689a      	ldr	r2, [r3, #8]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	e006      	b.n	8002828 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002826:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	2b02      	cmp	r3, #2
 800282e:	d108      	bne.n	8002842 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	685a      	ldr	r2, [r3, #4]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800283e:	605a      	str	r2, [r3, #4]
 8002840:	e007      	b.n	8002852 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	685a      	ldr	r2, [r3, #4]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002850:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	4b1d      	ldr	r3, [pc, #116]	@ (80028d4 <HAL_I2C_Init+0x134>)
 800285e:	430b      	orrs	r3, r1
 8002860:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68da      	ldr	r2, [r3, #12]
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002870:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691a      	ldr	r2, [r3, #16]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	695b      	ldr	r3, [r3, #20]
 800287a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	430a      	orrs	r2, r1
 800288a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	69d9      	ldr	r1, [r3, #28]
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6a1a      	ldr	r2, [r3, #32]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2220      	movs	r2, #32
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	02008000 	.word	0x02008000

080028d8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b20      	cmp	r3, #32
 80028ec:	d138      	bne.n	8002960 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d101      	bne.n	80028fc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028f8:	2302      	movs	r3, #2
 80028fa:	e032      	b.n	8002962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2224      	movs	r2, #36	@ 0x24
 8002908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f022 0201 	bic.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800292a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	6819      	ldr	r1, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2220      	movs	r2, #32
 8002950:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	e000      	b.n	8002962 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002960:	2302      	movs	r3, #2
  }
}
 8002962:	4618      	mov	r0, r3
 8002964:	370c      	adds	r7, #12
 8002966:	46bd      	mov	sp, r7
 8002968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296c:	4770      	bx	lr

0800296e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800296e:	b480      	push	{r7}
 8002970:	b085      	sub	sp, #20
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
 8002976:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800297e:	b2db      	uxtb	r3, r3
 8002980:	2b20      	cmp	r3, #32
 8002982:	d139      	bne.n	80029f8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800298a:	2b01      	cmp	r3, #1
 800298c:	d101      	bne.n	8002992 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800298e:	2302      	movs	r3, #2
 8002990:	e033      	b.n	80029fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2201      	movs	r2, #1
 8002996:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2224      	movs	r2, #36	@ 0x24
 800299e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0201 	bic.w	r2, r2, #1
 80029b0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80029c0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	021b      	lsls	r3, r3, #8
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68fa      	ldr	r2, [r7, #12]
 80029d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0201 	orr.w	r2, r2, #1
 80029e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2220      	movs	r2, #32
 80029e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029f4:	2300      	movs	r3, #0
 80029f6:	e000      	b.n	80029fa <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029f8:	2302      	movs	r3, #2
  }
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af02      	add	r7, sp, #8
 8002a0c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d101      	bne.n	8002a18 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e108      	b.n	8002c2a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002a24:	b2db      	uxtb	r3, r3
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d106      	bne.n	8002a38 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a32:	6878      	ldr	r0, [r7, #4]
 8002a34:	f7fe fdc0 	bl	80015b8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2203      	movs	r2, #3
 8002a3c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a46:	d102      	bne.n	8002a4e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f002 fa3c 	bl	8004ed0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	7c1a      	ldrb	r2, [r3, #16]
 8002a60:	f88d 2000 	strb.w	r2, [sp]
 8002a64:	3304      	adds	r3, #4
 8002a66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a68:	f002 f9d8 	bl	8004e1c <USB_CoreInit>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d005      	beq.n	8002a7e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2202      	movs	r2, #2
 8002a76:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e0d5      	b.n	8002c2a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2100      	movs	r1, #0
 8002a84:	4618      	mov	r0, r3
 8002a86:	f002 fa34 	bl	8004ef2 <USB_SetCurrentMode>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d005      	beq.n	8002a9c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e0c6      	b.n	8002c2a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	73fb      	strb	r3, [r7, #15]
 8002aa0:	e04a      	b.n	8002b38 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002aa2:	7bfa      	ldrb	r2, [r7, #15]
 8002aa4:	6879      	ldr	r1, [r7, #4]
 8002aa6:	4613      	mov	r3, r2
 8002aa8:	00db      	lsls	r3, r3, #3
 8002aaa:	4413      	add	r3, r2
 8002aac:	009b      	lsls	r3, r3, #2
 8002aae:	440b      	add	r3, r1
 8002ab0:	3315      	adds	r3, #21
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002ab6:	7bfa      	ldrb	r2, [r7, #15]
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	4413      	add	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	3314      	adds	r3, #20
 8002ac6:	7bfa      	ldrb	r2, [r7, #15]
 8002ac8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002aca:	7bfa      	ldrb	r2, [r7, #15]
 8002acc:	7bfb      	ldrb	r3, [r7, #15]
 8002ace:	b298      	uxth	r0, r3
 8002ad0:	6879      	ldr	r1, [r7, #4]
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	00db      	lsls	r3, r3, #3
 8002ad6:	4413      	add	r3, r2
 8002ad8:	009b      	lsls	r3, r3, #2
 8002ada:	440b      	add	r3, r1
 8002adc:	332e      	adds	r3, #46	@ 0x2e
 8002ade:	4602      	mov	r2, r0
 8002ae0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ae2:	7bfa      	ldrb	r2, [r7, #15]
 8002ae4:	6879      	ldr	r1, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	440b      	add	r3, r1
 8002af0:	3318      	adds	r3, #24
 8002af2:	2200      	movs	r2, #0
 8002af4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002af6:	7bfa      	ldrb	r2, [r7, #15]
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	4413      	add	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	440b      	add	r3, r1
 8002b04:	331c      	adds	r3, #28
 8002b06:	2200      	movs	r2, #0
 8002b08:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b0a:	7bfa      	ldrb	r2, [r7, #15]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4413      	add	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	3320      	adds	r3, #32
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b1e:	7bfa      	ldrb	r2, [r7, #15]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	00db      	lsls	r3, r3, #3
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3324      	adds	r3, #36	@ 0x24
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	3301      	adds	r3, #1
 8002b36:	73fb      	strb	r3, [r7, #15]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	791b      	ldrb	r3, [r3, #4]
 8002b3c:	7bfa      	ldrb	r2, [r7, #15]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d3af      	bcc.n	8002aa2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b42:	2300      	movs	r3, #0
 8002b44:	73fb      	strb	r3, [r7, #15]
 8002b46:	e044      	b.n	8002bd2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b48:	7bfa      	ldrb	r2, [r7, #15]
 8002b4a:	6879      	ldr	r1, [r7, #4]
 8002b4c:	4613      	mov	r3, r2
 8002b4e:	00db      	lsls	r3, r3, #3
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	440b      	add	r3, r1
 8002b56:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b5e:	7bfa      	ldrb	r2, [r7, #15]
 8002b60:	6879      	ldr	r1, [r7, #4]
 8002b62:	4613      	mov	r3, r2
 8002b64:	00db      	lsls	r3, r3, #3
 8002b66:	4413      	add	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	440b      	add	r3, r1
 8002b6c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002b70:	7bfa      	ldrb	r2, [r7, #15]
 8002b72:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b74:	7bfa      	ldrb	r2, [r7, #15]
 8002b76:	6879      	ldr	r1, [r7, #4]
 8002b78:	4613      	mov	r3, r2
 8002b7a:	00db      	lsls	r3, r3, #3
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	440b      	add	r3, r1
 8002b82:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b8a:	7bfa      	ldrb	r2, [r7, #15]
 8002b8c:	6879      	ldr	r1, [r7, #4]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	00db      	lsls	r3, r3, #3
 8002b92:	4413      	add	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	440b      	add	r3, r1
 8002b98:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002ba0:	7bfa      	ldrb	r2, [r7, #15]
 8002ba2:	6879      	ldr	r1, [r7, #4]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	440b      	add	r3, r1
 8002bae:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bb6:	7bfa      	ldrb	r2, [r7, #15]
 8002bb8:	6879      	ldr	r1, [r7, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	00db      	lsls	r3, r3, #3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	440b      	add	r3, r1
 8002bc4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002bc8:	2200      	movs	r2, #0
 8002bca:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bcc:	7bfb      	ldrb	r3, [r7, #15]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	73fb      	strb	r3, [r7, #15]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	791b      	ldrb	r3, [r3, #4]
 8002bd6:	7bfa      	ldrb	r2, [r7, #15]
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d3b5      	bcc.n	8002b48 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	7c1a      	ldrb	r2, [r3, #16]
 8002be4:	f88d 2000 	strb.w	r2, [sp]
 8002be8:	3304      	adds	r3, #4
 8002bea:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bec:	f002 f9ce 	bl	8004f8c <USB_DevInit>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d005      	beq.n	8002c02 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2202      	movs	r2, #2
 8002bfa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e013      	b.n	8002c2a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2200      	movs	r2, #0
 8002c06:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	7b1b      	ldrb	r3, [r3, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d102      	bne.n	8002c1e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 f80b 	bl	8002c34 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f002 fb89 	bl	800533a <USB_DevDisconnect>

  return HAL_OK;
 8002c28:	2300      	movs	r3, #0
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
	...

08002c34 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002c34:	b480      	push	{r7}
 8002c36:	b085      	sub	sp, #20
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2200      	movs	r2, #0
 8002c4e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	699b      	ldr	r3, [r3, #24]
 8002c56:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c62:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_PCDEx_ActivateLPM+0x44>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	68fa      	ldr	r2, [r7, #12]
 8002c68:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002c6a:	2300      	movs	r3, #0
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	3714      	adds	r7, #20
 8002c70:	46bd      	mov	sp, r7
 8002c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c76:	4770      	bx	lr
 8002c78:	10000003 	.word	0x10000003

08002c7c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c80:	4b05      	ldr	r3, [pc, #20]	@ (8002c98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a04      	ldr	r2, [pc, #16]	@ (8002c98 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002c86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c8a:	6013      	str	r3, [r2, #0]
}
 8002c8c:	bf00      	nop
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40007000 	.word	0x40007000

08002c9c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b086      	sub	sp, #24
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e291      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 8087 	beq.w	8002dce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002cc0:	4b96      	ldr	r3, [pc, #600]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	f003 030c 	and.w	r3, r3, #12
 8002cc8:	2b04      	cmp	r3, #4
 8002cca:	d00c      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ccc:	4b93      	ldr	r3, [pc, #588]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 030c 	and.w	r3, r3, #12
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d112      	bne.n	8002cfe <HAL_RCC_OscConfig+0x62>
 8002cd8:	4b90      	ldr	r3, [pc, #576]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002ce4:	d10b      	bne.n	8002cfe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ce6:	4b8d      	ldr	r3, [pc, #564]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d06c      	beq.n	8002dcc <HAL_RCC_OscConfig+0x130>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d168      	bne.n	8002dcc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e26b      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d06:	d106      	bne.n	8002d16 <HAL_RCC_OscConfig+0x7a>
 8002d08:	4b84      	ldr	r3, [pc, #528]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	4a83      	ldr	r2, [pc, #524]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d12:	6013      	str	r3, [r2, #0]
 8002d14:	e02e      	b.n	8002d74 <HAL_RCC_OscConfig+0xd8>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	685b      	ldr	r3, [r3, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10c      	bne.n	8002d38 <HAL_RCC_OscConfig+0x9c>
 8002d1e:	4b7f      	ldr	r3, [pc, #508]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a7e      	ldr	r2, [pc, #504]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d28:	6013      	str	r3, [r2, #0]
 8002d2a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4a7b      	ldr	r2, [pc, #492]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d30:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e01d      	b.n	8002d74 <HAL_RCC_OscConfig+0xd8>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002d40:	d10c      	bne.n	8002d5c <HAL_RCC_OscConfig+0xc0>
 8002d42:	4b76      	ldr	r3, [pc, #472]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a75      	ldr	r2, [pc, #468]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002d4c:	6013      	str	r3, [r2, #0]
 8002d4e:	4b73      	ldr	r3, [pc, #460]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a72      	ldr	r2, [pc, #456]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d58:	6013      	str	r3, [r2, #0]
 8002d5a:	e00b      	b.n	8002d74 <HAL_RCC_OscConfig+0xd8>
 8002d5c:	4b6f      	ldr	r3, [pc, #444]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4a6e      	ldr	r2, [pc, #440]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d66:	6013      	str	r3, [r2, #0]
 8002d68:	4b6c      	ldr	r3, [pc, #432]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a6b      	ldr	r2, [pc, #428]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d013      	beq.n	8002da4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d7c:	f7fe feea 	bl	8001b54 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d84:	f7fe fee6 	bl	8001b54 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b64      	cmp	r3, #100	@ 0x64
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e21f      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d96:	4b61      	ldr	r3, [pc, #388]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0f0      	beq.n	8002d84 <HAL_RCC_OscConfig+0xe8>
 8002da2:	e014      	b.n	8002dce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da4:	f7fe fed6 	bl	8001b54 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002dac:	f7fe fed2 	bl	8001b54 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b64      	cmp	r3, #100	@ 0x64
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e20b      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dbe:	4b57      	ldr	r3, [pc, #348]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f0      	bne.n	8002dac <HAL_RCC_OscConfig+0x110>
 8002dca:	e000      	b.n	8002dce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d069      	beq.n	8002eae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dda:	4b50      	ldr	r3, [pc, #320]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 030c 	and.w	r3, r3, #12
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00b      	beq.n	8002dfe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de6:	4b4d      	ldr	r3, [pc, #308]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	f003 030c 	and.w	r3, r3, #12
 8002dee:	2b08      	cmp	r3, #8
 8002df0:	d11c      	bne.n	8002e2c <HAL_RCC_OscConfig+0x190>
 8002df2:	4b4a      	ldr	r3, [pc, #296]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d116      	bne.n	8002e2c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfe:	4b47      	ldr	r3, [pc, #284]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d005      	beq.n	8002e16 <HAL_RCC_OscConfig+0x17a>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d001      	beq.n	8002e16 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002e12:	2301      	movs	r3, #1
 8002e14:	e1df      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e16:	4b41      	ldr	r3, [pc, #260]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	691b      	ldr	r3, [r3, #16]
 8002e22:	00db      	lsls	r3, r3, #3
 8002e24:	493d      	ldr	r1, [pc, #244]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e2a:	e040      	b.n	8002eae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d023      	beq.n	8002e7c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e34:	4b39      	ldr	r3, [pc, #228]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a38      	ldr	r2, [pc, #224]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7fe fe88 	bl	8001b54 <HAL_GetTick>
 8002e44:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e48:	f7fe fe84 	bl	8001b54 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	693b      	ldr	r3, [r7, #16]
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e1bd      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e5a:	4b30      	ldr	r3, [pc, #192]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0302 	and.w	r3, r3, #2
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e66:	4b2d      	ldr	r3, [pc, #180]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	00db      	lsls	r3, r3, #3
 8002e74:	4929      	ldr	r1, [pc, #164]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e76:	4313      	orrs	r3, r2
 8002e78:	600b      	str	r3, [r1, #0]
 8002e7a:	e018      	b.n	8002eae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e7c:	4b27      	ldr	r3, [pc, #156]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a26      	ldr	r2, [pc, #152]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002e82:	f023 0301 	bic.w	r3, r3, #1
 8002e86:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e88:	f7fe fe64 	bl	8001b54 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e90:	f7fe fe60 	bl	8001b54 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e199      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1f0      	bne.n	8002e90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d038      	beq.n	8002f2c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d019      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ec2:	4b16      	ldr	r3, [pc, #88]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ec4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ec6:	4a15      	ldr	r2, [pc, #84]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ec8:	f043 0301 	orr.w	r3, r3, #1
 8002ecc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ece:	f7fe fe41 	bl	8001b54 <HAL_GetTick>
 8002ed2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed4:	e008      	b.n	8002ee8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ed6:	f7fe fe3d 	bl	8001b54 <HAL_GetTick>
 8002eda:	4602      	mov	r2, r0
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	1ad3      	subs	r3, r2, r3
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d901      	bls.n	8002ee8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ee4:	2303      	movs	r3, #3
 8002ee6:	e176      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d0f0      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x23a>
 8002ef4:	e01a      	b.n	8002f2c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ef6:	4b09      	ldr	r3, [pc, #36]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002ef8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002efa:	4a08      	ldr	r2, [pc, #32]	@ (8002f1c <HAL_RCC_OscConfig+0x280>)
 8002efc:	f023 0301 	bic.w	r3, r3, #1
 8002f00:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f02:	f7fe fe27 	bl	8001b54 <HAL_GetTick>
 8002f06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f08:	e00a      	b.n	8002f20 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f0a:	f7fe fe23 	bl	8001b54 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b02      	cmp	r3, #2
 8002f16:	d903      	bls.n	8002f20 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002f18:	2303      	movs	r3, #3
 8002f1a:	e15c      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
 8002f1c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f20:	4b91      	ldr	r3, [pc, #580]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002f22:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002f24:	f003 0302 	and.w	r3, r3, #2
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1ee      	bne.n	8002f0a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0304 	and.w	r3, r3, #4
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	f000 80a4 	beq.w	8003082 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f3a:	4b8b      	ldr	r3, [pc, #556]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d10d      	bne.n	8002f62 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f46:	4b88      	ldr	r3, [pc, #544]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f4a:	4a87      	ldr	r2, [pc, #540]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002f4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002f52:	4b85      	ldr	r3, [pc, #532]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002f54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f5a:	60bb      	str	r3, [r7, #8]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f62:	4b82      	ldr	r3, [pc, #520]	@ (800316c <HAL_RCC_OscConfig+0x4d0>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d118      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002f6e:	4b7f      	ldr	r3, [pc, #508]	@ (800316c <HAL_RCC_OscConfig+0x4d0>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a7e      	ldr	r2, [pc, #504]	@ (800316c <HAL_RCC_OscConfig+0x4d0>)
 8002f74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f7a:	f7fe fdeb 	bl	8001b54 <HAL_GetTick>
 8002f7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f80:	e008      	b.n	8002f94 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f82:	f7fe fde7 	bl	8001b54 <HAL_GetTick>
 8002f86:	4602      	mov	r2, r0
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	2b64      	cmp	r3, #100	@ 0x64
 8002f8e:	d901      	bls.n	8002f94 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002f90:	2303      	movs	r3, #3
 8002f92:	e120      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f94:	4b75      	ldr	r3, [pc, #468]	@ (800316c <HAL_RCC_OscConfig+0x4d0>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d0f0      	beq.n	8002f82 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d106      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x31a>
 8002fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fac:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fae:	f043 0301 	orr.w	r3, r3, #1
 8002fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fb4:	e02d      	b.n	8003012 <HAL_RCC_OscConfig+0x376>
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10c      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x33c>
 8002fbe:	4b6a      	ldr	r3, [pc, #424]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc2:	4a69      	ldr	r2, [pc, #420]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fc4:	f023 0301 	bic.w	r3, r3, #1
 8002fc8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fca:	4b67      	ldr	r3, [pc, #412]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fcc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fce:	4a66      	ldr	r2, [pc, #408]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fd0:	f023 0304 	bic.w	r3, r3, #4
 8002fd4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fd6:	e01c      	b.n	8003012 <HAL_RCC_OscConfig+0x376>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	2b05      	cmp	r3, #5
 8002fde:	d10c      	bne.n	8002ffa <HAL_RCC_OscConfig+0x35e>
 8002fe0:	4b61      	ldr	r3, [pc, #388]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe4:	4a60      	ldr	r2, [pc, #384]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fe6:	f043 0304 	orr.w	r3, r3, #4
 8002fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fec:	4b5e      	ldr	r3, [pc, #376]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff0:	4a5d      	ldr	r2, [pc, #372]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ff8:	e00b      	b.n	8003012 <HAL_RCC_OscConfig+0x376>
 8002ffa:	4b5b      	ldr	r3, [pc, #364]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8002ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffe:	4a5a      	ldr	r2, [pc, #360]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003000:	f023 0301 	bic.w	r3, r3, #1
 8003004:	6713      	str	r3, [r2, #112]	@ 0x70
 8003006:	4b58      	ldr	r3, [pc, #352]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800300a:	4a57      	ldr	r2, [pc, #348]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800300c:	f023 0304 	bic.w	r3, r3, #4
 8003010:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d015      	beq.n	8003046 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301a:	f7fe fd9b 	bl	8001b54 <HAL_GetTick>
 800301e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003020:	e00a      	b.n	8003038 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fe fd97 	bl	8001b54 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003030:	4293      	cmp	r3, r2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e0ce      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003038:	4b4b      	ldr	r3, [pc, #300]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800303a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d0ee      	beq.n	8003022 <HAL_RCC_OscConfig+0x386>
 8003044:	e014      	b.n	8003070 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003046:	f7fe fd85 	bl	8001b54 <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800304c:	e00a      	b.n	8003064 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304e:	f7fe fd81 	bl	8001b54 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305c:	4293      	cmp	r3, r2
 800305e:	d901      	bls.n	8003064 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003060:	2303      	movs	r3, #3
 8003062:	e0b8      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003064:	4b40      	ldr	r3, [pc, #256]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003066:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003068:	f003 0302 	and.w	r3, r3, #2
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1ee      	bne.n	800304e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003070:	7dfb      	ldrb	r3, [r7, #23]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d105      	bne.n	8003082 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003076:	4b3c      	ldr	r3, [pc, #240]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307a:	4a3b      	ldr	r2, [pc, #236]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800307c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003080:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 80a4 	beq.w	80031d4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800308c:	4b36      	ldr	r3, [pc, #216]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f003 030c 	and.w	r3, r3, #12
 8003094:	2b08      	cmp	r3, #8
 8003096:	d06b      	beq.n	8003170 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	2b02      	cmp	r3, #2
 800309e:	d149      	bne.n	8003134 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a0:	4b31      	ldr	r3, [pc, #196]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a30      	ldr	r2, [pc, #192]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 80030a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ac:	f7fe fd52 	bl	8001b54 <HAL_GetTick>
 80030b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030b4:	f7fe fd4e 	bl	8001b54 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e087      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030c6:	4b28      	ldr	r3, [pc, #160]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d1f0      	bne.n	80030b4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	69da      	ldr	r2, [r3, #28]
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030e0:	019b      	lsls	r3, r3, #6
 80030e2:	431a      	orrs	r2, r3
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030e8:	085b      	lsrs	r3, r3, #1
 80030ea:	3b01      	subs	r3, #1
 80030ec:	041b      	lsls	r3, r3, #16
 80030ee:	431a      	orrs	r2, r3
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030f4:	061b      	lsls	r3, r3, #24
 80030f6:	4313      	orrs	r3, r2
 80030f8:	4a1b      	ldr	r2, [pc, #108]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 80030fa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80030fe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003100:	4b19      	ldr	r3, [pc, #100]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	4a18      	ldr	r2, [pc, #96]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003106:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800310a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310c:	f7fe fd22 	bl	8001b54 <HAL_GetTick>
 8003110:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003112:	e008      	b.n	8003126 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003114:	f7fe fd1e 	bl	8001b54 <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	2b02      	cmp	r3, #2
 8003120:	d901      	bls.n	8003126 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003122:	2303      	movs	r3, #3
 8003124:	e057      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003126:	4b10      	ldr	r3, [pc, #64]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0f0      	beq.n	8003114 <HAL_RCC_OscConfig+0x478>
 8003132:	e04f      	b.n	80031d4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003134:	4b0c      	ldr	r3, [pc, #48]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a0b      	ldr	r2, [pc, #44]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800313a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800313e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fd08 	bl	8001b54 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003148:	f7fe fd04 	bl	8001b54 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e03d      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800315a:	4b03      	ldr	r3, [pc, #12]	@ (8003168 <HAL_RCC_OscConfig+0x4cc>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x4ac>
 8003166:	e035      	b.n	80031d4 <HAL_RCC_OscConfig+0x538>
 8003168:	40023800 	.word	0x40023800
 800316c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003170:	4b1b      	ldr	r3, [pc, #108]	@ (80031e0 <HAL_RCC_OscConfig+0x544>)
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d028      	beq.n	80031d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003188:	429a      	cmp	r2, r3
 800318a:	d121      	bne.n	80031d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003196:	429a      	cmp	r2, r3
 8003198:	d11a      	bne.n	80031d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800319a:	68fa      	ldr	r2, [r7, #12]
 800319c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80031a0:	4013      	ands	r3, r2
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80031a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d111      	bne.n	80031d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b6:	085b      	lsrs	r3, r3, #1
 80031b8:	3b01      	subs	r3, #1
 80031ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031bc:	429a      	cmp	r2, r3
 80031be:	d107      	bne.n	80031d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d001      	beq.n	80031d4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e000      	b.n	80031d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80031d4:	2300      	movs	r3, #0
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}
 80031de:	bf00      	nop
 80031e0:	40023800 	.word	0x40023800

080031e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b084      	sub	sp, #16
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
 80031ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e0d0      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031fc:	4b6a      	ldr	r3, [pc, #424]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f003 030f 	and.w	r3, r3, #15
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	429a      	cmp	r2, r3
 8003208:	d910      	bls.n	800322c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800320a:	4b67      	ldr	r3, [pc, #412]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f023 020f 	bic.w	r2, r3, #15
 8003212:	4965      	ldr	r1, [pc, #404]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	4313      	orrs	r3, r2
 8003218:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800321a:	4b63      	ldr	r3, [pc, #396]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 030f 	and.w	r3, r3, #15
 8003222:	683a      	ldr	r2, [r7, #0]
 8003224:	429a      	cmp	r2, r3
 8003226:	d001      	beq.n	800322c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e0b8      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d020      	beq.n	800327a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003244:	4b59      	ldr	r3, [pc, #356]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a58      	ldr	r2, [pc, #352]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 800324a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800324e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d005      	beq.n	8003268 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800325c:	4b53      	ldr	r3, [pc, #332]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	4a52      	ldr	r2, [pc, #328]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003262:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003266:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003268:	4b50      	ldr	r3, [pc, #320]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 800326a:	689b      	ldr	r3, [r3, #8]
 800326c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	494d      	ldr	r1, [pc, #308]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003276:	4313      	orrs	r3, r2
 8003278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	2b00      	cmp	r3, #0
 8003284:	d040      	beq.n	8003308 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d107      	bne.n	800329e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800328e:	4b47      	ldr	r3, [pc, #284]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003296:	2b00      	cmp	r3, #0
 8003298:	d115      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e07f      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d107      	bne.n	80032b6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032a6:	4b41      	ldr	r3, [pc, #260]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d109      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e073      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b6:	4b3d      	ldr	r3, [pc, #244]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d101      	bne.n	80032c6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
 80032c4:	e06b      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80032c6:	4b39      	ldr	r3, [pc, #228]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	f023 0203 	bic.w	r2, r3, #3
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4936      	ldr	r1, [pc, #216]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 80032d4:	4313      	orrs	r3, r2
 80032d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032d8:	f7fe fc3c 	bl	8001b54 <HAL_GetTick>
 80032dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032de:	e00a      	b.n	80032f6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032e0:	f7fe fc38 	bl	8001b54 <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e053      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032f6:	4b2d      	ldr	r3, [pc, #180]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 020c 	and.w	r2, r3, #12
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685b      	ldr	r3, [r3, #4]
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	429a      	cmp	r2, r3
 8003306:	d1eb      	bne.n	80032e0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003308:	4b27      	ldr	r3, [pc, #156]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 030f 	and.w	r3, r3, #15
 8003310:	683a      	ldr	r2, [r7, #0]
 8003312:	429a      	cmp	r2, r3
 8003314:	d210      	bcs.n	8003338 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003316:	4b24      	ldr	r3, [pc, #144]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f023 020f 	bic.w	r2, r3, #15
 800331e:	4922      	ldr	r1, [pc, #136]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003326:	4b20      	ldr	r3, [pc, #128]	@ (80033a8 <HAL_RCC_ClockConfig+0x1c4>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 030f 	and.w	r3, r3, #15
 800332e:	683a      	ldr	r2, [r7, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d001      	beq.n	8003338 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003334:	2301      	movs	r3, #1
 8003336:	e032      	b.n	800339e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0304 	and.w	r3, r3, #4
 8003340:	2b00      	cmp	r3, #0
 8003342:	d008      	beq.n	8003356 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003344:	4b19      	ldr	r3, [pc, #100]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	4916      	ldr	r1, [pc, #88]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003352:	4313      	orrs	r3, r2
 8003354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 0308 	and.w	r3, r3, #8
 800335e:	2b00      	cmp	r3, #0
 8003360:	d009      	beq.n	8003376 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003362:	4b12      	ldr	r3, [pc, #72]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	00db      	lsls	r3, r3, #3
 8003370:	490e      	ldr	r1, [pc, #56]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 8003372:	4313      	orrs	r3, r2
 8003374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003376:	f000 f821 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 800337a:	4602      	mov	r2, r0
 800337c:	4b0b      	ldr	r3, [pc, #44]	@ (80033ac <HAL_RCC_ClockConfig+0x1c8>)
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	091b      	lsrs	r3, r3, #4
 8003382:	f003 030f 	and.w	r3, r3, #15
 8003386:	490a      	ldr	r1, [pc, #40]	@ (80033b0 <HAL_RCC_ClockConfig+0x1cc>)
 8003388:	5ccb      	ldrb	r3, [r1, r3]
 800338a:	fa22 f303 	lsr.w	r3, r2, r3
 800338e:	4a09      	ldr	r2, [pc, #36]	@ (80033b4 <HAL_RCC_ClockConfig+0x1d0>)
 8003390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003392:	4b09      	ldr	r3, [pc, #36]	@ (80033b8 <HAL_RCC_ClockConfig+0x1d4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4618      	mov	r0, r3
 8003398:	f7fe f988 	bl	80016ac <HAL_InitTick>

  return HAL_OK;
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3710      	adds	r7, #16
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
 80033a6:	bf00      	nop
 80033a8:	40023c00 	.word	0x40023c00
 80033ac:	40023800 	.word	0x40023800
 80033b0:	08009fcc 	.word	0x08009fcc
 80033b4:	20000000 	.word	0x20000000
 80033b8:	20000004 	.word	0x20000004

080033bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033c0:	b094      	sub	sp, #80	@ 0x50
 80033c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 80033c4:	2300      	movs	r3, #0
 80033c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80033c8:	2300      	movs	r3, #0
 80033ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80033cc:	2300      	movs	r3, #0
 80033ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 80033d0:	2300      	movs	r3, #0
 80033d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80033d4:	4b79      	ldr	r3, [pc, #484]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f003 030c 	and.w	r3, r3, #12
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d00d      	beq.n	80033fc <HAL_RCC_GetSysClockFreq+0x40>
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	f200 80e1 	bhi.w	80035a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d002      	beq.n	80033f0 <HAL_RCC_GetSysClockFreq+0x34>
 80033ea:	2b04      	cmp	r3, #4
 80033ec:	d003      	beq.n	80033f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ee:	e0db      	b.n	80035a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033f0:	4b73      	ldr	r3, [pc, #460]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80033f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033f4:	e0db      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033f6:	4b73      	ldr	r3, [pc, #460]	@ (80035c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80033f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80033fa:	e0d8      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033fc:	4b6f      	ldr	r3, [pc, #444]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003404:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003406:	4b6d      	ldr	r3, [pc, #436]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d063      	beq.n	80034da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003412:	4b6a      	ldr	r3, [pc, #424]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	2200      	movs	r2, #0
 800341a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800341c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800341e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003420:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003424:	633b      	str	r3, [r7, #48]	@ 0x30
 8003426:	2300      	movs	r3, #0
 8003428:	637b      	str	r3, [r7, #52]	@ 0x34
 800342a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800342e:	4622      	mov	r2, r4
 8003430:	462b      	mov	r3, r5
 8003432:	f04f 0000 	mov.w	r0, #0
 8003436:	f04f 0100 	mov.w	r1, #0
 800343a:	0159      	lsls	r1, r3, #5
 800343c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003440:	0150      	lsls	r0, r2, #5
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4621      	mov	r1, r4
 8003448:	1a51      	subs	r1, r2, r1
 800344a:	6139      	str	r1, [r7, #16]
 800344c:	4629      	mov	r1, r5
 800344e:	eb63 0301 	sbc.w	r3, r3, r1
 8003452:	617b      	str	r3, [r7, #20]
 8003454:	f04f 0200 	mov.w	r2, #0
 8003458:	f04f 0300 	mov.w	r3, #0
 800345c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003460:	4659      	mov	r1, fp
 8003462:	018b      	lsls	r3, r1, #6
 8003464:	4651      	mov	r1, sl
 8003466:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800346a:	4651      	mov	r1, sl
 800346c:	018a      	lsls	r2, r1, #6
 800346e:	4651      	mov	r1, sl
 8003470:	ebb2 0801 	subs.w	r8, r2, r1
 8003474:	4659      	mov	r1, fp
 8003476:	eb63 0901 	sbc.w	r9, r3, r1
 800347a:	f04f 0200 	mov.w	r2, #0
 800347e:	f04f 0300 	mov.w	r3, #0
 8003482:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003486:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800348a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800348e:	4690      	mov	r8, r2
 8003490:	4699      	mov	r9, r3
 8003492:	4623      	mov	r3, r4
 8003494:	eb18 0303 	adds.w	r3, r8, r3
 8003498:	60bb      	str	r3, [r7, #8]
 800349a:	462b      	mov	r3, r5
 800349c:	eb49 0303 	adc.w	r3, r9, r3
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	f04f 0200 	mov.w	r2, #0
 80034a6:	f04f 0300 	mov.w	r3, #0
 80034aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034ae:	4629      	mov	r1, r5
 80034b0:	024b      	lsls	r3, r1, #9
 80034b2:	4621      	mov	r1, r4
 80034b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034b8:	4621      	mov	r1, r4
 80034ba:	024a      	lsls	r2, r1, #9
 80034bc:	4610      	mov	r0, r2
 80034be:	4619      	mov	r1, r3
 80034c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034c2:	2200      	movs	r2, #0
 80034c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80034c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80034c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80034cc:	f7fc fef0 	bl	80002b0 <__aeabi_uldivmod>
 80034d0:	4602      	mov	r2, r0
 80034d2:	460b      	mov	r3, r1
 80034d4:	4613      	mov	r3, r2
 80034d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80034d8:	e058      	b.n	800358c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034da:	4b38      	ldr	r3, [pc, #224]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	099b      	lsrs	r3, r3, #6
 80034e0:	2200      	movs	r2, #0
 80034e2:	4618      	mov	r0, r3
 80034e4:	4611      	mov	r1, r2
 80034e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034ea:	623b      	str	r3, [r7, #32]
 80034ec:	2300      	movs	r3, #0
 80034ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80034f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034f4:	4642      	mov	r2, r8
 80034f6:	464b      	mov	r3, r9
 80034f8:	f04f 0000 	mov.w	r0, #0
 80034fc:	f04f 0100 	mov.w	r1, #0
 8003500:	0159      	lsls	r1, r3, #5
 8003502:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003506:	0150      	lsls	r0, r2, #5
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4641      	mov	r1, r8
 800350e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003512:	4649      	mov	r1, r9
 8003514:	eb63 0b01 	sbc.w	fp, r3, r1
 8003518:	f04f 0200 	mov.w	r2, #0
 800351c:	f04f 0300 	mov.w	r3, #0
 8003520:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003524:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003528:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800352c:	ebb2 040a 	subs.w	r4, r2, sl
 8003530:	eb63 050b 	sbc.w	r5, r3, fp
 8003534:	f04f 0200 	mov.w	r2, #0
 8003538:	f04f 0300 	mov.w	r3, #0
 800353c:	00eb      	lsls	r3, r5, #3
 800353e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003542:	00e2      	lsls	r2, r4, #3
 8003544:	4614      	mov	r4, r2
 8003546:	461d      	mov	r5, r3
 8003548:	4643      	mov	r3, r8
 800354a:	18e3      	adds	r3, r4, r3
 800354c:	603b      	str	r3, [r7, #0]
 800354e:	464b      	mov	r3, r9
 8003550:	eb45 0303 	adc.w	r3, r5, r3
 8003554:	607b      	str	r3, [r7, #4]
 8003556:	f04f 0200 	mov.w	r2, #0
 800355a:	f04f 0300 	mov.w	r3, #0
 800355e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003562:	4629      	mov	r1, r5
 8003564:	028b      	lsls	r3, r1, #10
 8003566:	4621      	mov	r1, r4
 8003568:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800356c:	4621      	mov	r1, r4
 800356e:	028a      	lsls	r2, r1, #10
 8003570:	4610      	mov	r0, r2
 8003572:	4619      	mov	r1, r3
 8003574:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003576:	2200      	movs	r2, #0
 8003578:	61bb      	str	r3, [r7, #24]
 800357a:	61fa      	str	r2, [r7, #28]
 800357c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003580:	f7fc fe96 	bl	80002b0 <__aeabi_uldivmod>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4613      	mov	r3, r2
 800358a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_RCC_GetSysClockFreq+0x200>)
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	0c1b      	lsrs	r3, r3, #16
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	3301      	adds	r3, #1
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800359c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800359e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035a6:	e002      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035a8:	4b05      	ldr	r3, [pc, #20]	@ (80035c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80035aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80035ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3750      	adds	r7, #80	@ 0x50
 80035b4:	46bd      	mov	sp, r7
 80035b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ba:	bf00      	nop
 80035bc:	40023800 	.word	0x40023800
 80035c0:	00f42400 	.word	0x00f42400
 80035c4:	007a1200 	.word	0x007a1200

080035c8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035cc:	4b03      	ldr	r3, [pc, #12]	@ (80035dc <HAL_RCC_GetHCLKFreq+0x14>)
 80035ce:	681b      	ldr	r3, [r3, #0]
}
 80035d0:	4618      	mov	r0, r3
 80035d2:	46bd      	mov	sp, r7
 80035d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d8:	4770      	bx	lr
 80035da:	bf00      	nop
 80035dc:	20000000 	.word	0x20000000

080035e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80035e4:	f7ff fff0 	bl	80035c8 <HAL_RCC_GetHCLKFreq>
 80035e8:	4602      	mov	r2, r0
 80035ea:	4b05      	ldr	r3, [pc, #20]	@ (8003600 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	0a9b      	lsrs	r3, r3, #10
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	4903      	ldr	r1, [pc, #12]	@ (8003604 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035f6:	5ccb      	ldrb	r3, [r1, r3]
 80035f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40023800 	.word	0x40023800
 8003604:	08009fdc 	.word	0x08009fdc

08003608 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800360c:	f7ff ffdc 	bl	80035c8 <HAL_RCC_GetHCLKFreq>
 8003610:	4602      	mov	r2, r0
 8003612:	4b05      	ldr	r3, [pc, #20]	@ (8003628 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003614:	689b      	ldr	r3, [r3, #8]
 8003616:	0b5b      	lsrs	r3, r3, #13
 8003618:	f003 0307 	and.w	r3, r3, #7
 800361c:	4903      	ldr	r1, [pc, #12]	@ (800362c <HAL_RCC_GetPCLK2Freq+0x24>)
 800361e:	5ccb      	ldrb	r3, [r1, r3]
 8003620:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003624:	4618      	mov	r0, r3
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40023800 	.word	0x40023800
 800362c:	08009fdc 	.word	0x08009fdc

08003630 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	220f      	movs	r2, #15
 800363e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003640:	4b12      	ldr	r3, [pc, #72]	@ (800368c <HAL_RCC_GetClockConfig+0x5c>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	f003 0203 	and.w	r2, r3, #3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800364c:	4b0f      	ldr	r3, [pc, #60]	@ (800368c <HAL_RCC_GetClockConfig+0x5c>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003658:	4b0c      	ldr	r3, [pc, #48]	@ (800368c <HAL_RCC_GetClockConfig+0x5c>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003664:	4b09      	ldr	r3, [pc, #36]	@ (800368c <HAL_RCC_GetClockConfig+0x5c>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	08db      	lsrs	r3, r3, #3
 800366a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003672:	4b07      	ldr	r3, [pc, #28]	@ (8003690 <HAL_RCC_GetClockConfig+0x60>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f003 020f 	and.w	r2, r3, #15
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	601a      	str	r2, [r3, #0]
}
 800367e:	bf00      	nop
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	40023800 	.word	0x40023800
 8003690:	40023c00 	.word	0x40023c00

08003694 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800369c:	2300      	movs	r3, #0
 800369e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80036a0:	2300      	movs	r3, #0
 80036a2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80036a4:	2300      	movs	r3, #0
 80036a6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80036a8:	2300      	movs	r3, #0
 80036aa:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80036ac:	2300      	movs	r3, #0
 80036ae:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d012      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80036bc:	4b69      	ldr	r3, [pc, #420]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	4a68      	ldr	r2, [pc, #416]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036c2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80036c6:	6093      	str	r3, [r2, #8]
 80036c8:	4b66      	ldr	r3, [pc, #408]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036d0:	4964      	ldr	r1, [pc, #400]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80036de:	2301      	movs	r3, #1
 80036e0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d017      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80036f4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fc:	4959      	ldr	r1, [pc, #356]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003708:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800370c:	d101      	bne.n	8003712 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800370e:	2301      	movs	r3, #1
 8003710:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800371a:	2301      	movs	r3, #1
 800371c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003726:	2b00      	cmp	r3, #0
 8003728:	d017      	beq.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800372a:	4b4e      	ldr	r3, [pc, #312]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800372c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003730:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003738:	494a      	ldr	r1, [pc, #296]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800373a:	4313      	orrs	r3, r2
 800373c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003744:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003748:	d101      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800374a:	2301      	movs	r3, #1
 800374c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003752:	2b00      	cmp	r3, #0
 8003754:	d101      	bne.n	800375a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003756:	2301      	movs	r3, #1
 8003758:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003766:	2301      	movs	r3, #1
 8003768:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0320 	and.w	r3, r3, #32
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 808b 	beq.w	800388e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003778:	4b3a      	ldr	r3, [pc, #232]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800377a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800377c:	4a39      	ldr	r2, [pc, #228]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800377e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003782:	6413      	str	r3, [r2, #64]	@ 0x40
 8003784:	4b37      	ldr	r3, [pc, #220]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003788:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003790:	4b35      	ldr	r3, [pc, #212]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a34      	ldr	r2, [pc, #208]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003796:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800379c:	f7fe f9da 	bl	8001b54 <HAL_GetTick>
 80037a0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037a2:	e008      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a4:	f7fe f9d6 	bl	8001b54 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	697b      	ldr	r3, [r7, #20]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b64      	cmp	r3, #100	@ 0x64
 80037b0:	d901      	bls.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e357      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80037b6:	4b2c      	ldr	r3, [pc, #176]	@ (8003868 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037c2:	4b28      	ldr	r3, [pc, #160]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ca:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d035      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	429a      	cmp	r2, r3
 80037de:	d02e      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037e0:	4b20      	ldr	r3, [pc, #128]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037e8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037f4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037f6:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037fa:	4a1a      	ldr	r2, [pc, #104]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80037fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003800:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003802:	4a18      	ldr	r2, [pc, #96]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003808:	4b16      	ldr	r3, [pc, #88]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800380a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800380c:	f003 0301 	and.w	r3, r3, #1
 8003810:	2b01      	cmp	r3, #1
 8003812:	d114      	bne.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003814:	f7fe f99e 	bl	8001b54 <HAL_GetTick>
 8003818:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381a:	e00a      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800381c:	f7fe f99a 	bl	8001b54 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e319      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003832:	4b0c      	ldr	r3, [pc, #48]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b00      	cmp	r3, #0
 800383c:	d0ee      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003842:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800384a:	d111      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800384c:	4b05      	ldr	r3, [pc, #20]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800384e:	689b      	ldr	r3, [r3, #8]
 8003850:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003858:	4b04      	ldr	r3, [pc, #16]	@ (800386c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800385a:	400b      	ands	r3, r1
 800385c:	4901      	ldr	r1, [pc, #4]	@ (8003864 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800385e:	4313      	orrs	r3, r2
 8003860:	608b      	str	r3, [r1, #8]
 8003862:	e00b      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003864:	40023800 	.word	0x40023800
 8003868:	40007000 	.word	0x40007000
 800386c:	0ffffcff 	.word	0x0ffffcff
 8003870:	4baa      	ldr	r3, [pc, #680]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	4aa9      	ldr	r2, [pc, #676]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003876:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800387a:	6093      	str	r3, [r2, #8]
 800387c:	4ba7      	ldr	r3, [pc, #668]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800387e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003884:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003888:	49a4      	ldr	r1, [pc, #656]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800388a:	4313      	orrs	r3, r2
 800388c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0310 	and.w	r3, r3, #16
 8003896:	2b00      	cmp	r3, #0
 8003898:	d010      	beq.n	80038bc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800389a:	4ba0      	ldr	r3, [pc, #640]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800389c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038a0:	4a9e      	ldr	r2, [pc, #632]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80038a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80038aa:	4b9c      	ldr	r3, [pc, #624]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ac:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038b4:	4999      	ldr	r1, [pc, #612]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038b6:	4313      	orrs	r3, r2
 80038b8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d00a      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80038c8:	4b94      	ldr	r3, [pc, #592]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ce:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80038d6:	4991      	ldr	r1, [pc, #580]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038d8:	4313      	orrs	r3, r2
 80038da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00a      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038ea:	4b8c      	ldr	r3, [pc, #560]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038f0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80038f8:	4988      	ldr	r1, [pc, #544]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00a      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800390c:	4b83      	ldr	r3, [pc, #524]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800390e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003912:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800391a:	4980      	ldr	r1, [pc, #512]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800391c:	4313      	orrs	r3, r2
 800391e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00a      	beq.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800392e:	4b7b      	ldr	r3, [pc, #492]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003934:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393c:	4977      	ldr	r1, [pc, #476]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800393e:	4313      	orrs	r3, r2
 8003940:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00a      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003950:	4b72      	ldr	r3, [pc, #456]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003956:	f023 0203 	bic.w	r2, r3, #3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395e:	496f      	ldr	r1, [pc, #444]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003960:	4313      	orrs	r3, r2
 8003962:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00a      	beq.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003972:	4b6a      	ldr	r3, [pc, #424]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003974:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003978:	f023 020c 	bic.w	r2, r3, #12
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003980:	4966      	ldr	r1, [pc, #408]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003982:	4313      	orrs	r3, r2
 8003984:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00a      	beq.n	80039aa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003994:	4b61      	ldr	r3, [pc, #388]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003996:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800399a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a2:	495e      	ldr	r1, [pc, #376]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d00a      	beq.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80039b6:	4b59      	ldr	r3, [pc, #356]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039bc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039c4:	4955      	ldr	r1, [pc, #340]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039c6:	4313      	orrs	r3, r2
 80039c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00a      	beq.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039d8:	4b50      	ldr	r3, [pc, #320]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039de:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039e6:	494d      	ldr	r1, [pc, #308]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039e8:	4313      	orrs	r3, r2
 80039ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00a      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80039fa:	4b48      	ldr	r3, [pc, #288]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a00:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a08:	4944      	ldr	r1, [pc, #272]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00a      	beq.n	8003a32 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003a1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	493c      	ldr	r1, [pc, #240]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00a      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003a3e:	4b37      	ldr	r3, [pc, #220]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a44:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a4c:	4933      	ldr	r1, [pc, #204]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d00a      	beq.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003a60:	4b2e      	ldr	r3, [pc, #184]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a66:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003a6e:	492b      	ldr	r1, [pc, #172]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a70:	4313      	orrs	r3, r2
 8003a72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d011      	beq.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003a82:	4b26      	ldr	r3, [pc, #152]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a88:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a90:	4922      	ldr	r1, [pc, #136]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003aa0:	d101      	bne.n	8003aa6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f003 0308 	and.w	r3, r3, #8
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d001      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00a      	beq.n	8003ad8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ac2:	4b16      	ldr	r3, [pc, #88]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ac4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ac8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ad0:	4912      	ldr	r1, [pc, #72]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d00b      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ae4:	4b0d      	ldr	r3, [pc, #52]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aea:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003af4:	4909      	ldr	r1, [pc, #36]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003af6:	4313      	orrs	r3, r2
 8003af8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d006      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	f000 80d9 	beq.w	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003b10:	4b02      	ldr	r3, [pc, #8]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a01      	ldr	r2, [pc, #4]	@ (8003b1c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003b16:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003b1a:	e001      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b22:	f7fe f817 	bl	8001b54 <HAL_GetTick>
 8003b26:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b28:	e008      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b2a:	f7fe f813 	bl	8001b54 <HAL_GetTick>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	1ad3      	subs	r3, r2, r3
 8003b34:	2b64      	cmp	r3, #100	@ 0x64
 8003b36:	d901      	bls.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b38:	2303      	movs	r3, #3
 8003b3a:	e194      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f0      	bne.n	8003b2a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0301 	and.w	r3, r3, #1
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d021      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d11d      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003b5c:	4b64      	ldr	r3, [pc, #400]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b62:	0c1b      	lsrs	r3, r3, #16
 8003b64:	f003 0303 	and.w	r3, r3, #3
 8003b68:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b6a:	4b61      	ldr	r3, [pc, #388]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b70:	0e1b      	lsrs	r3, r3, #24
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	019a      	lsls	r2, r3, #6
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	041b      	lsls	r3, r3, #16
 8003b82:	431a      	orrs	r2, r3
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	061b      	lsls	r3, r3, #24
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	071b      	lsls	r3, r3, #28
 8003b90:	4957      	ldr	r1, [pc, #348]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b92:	4313      	orrs	r3, r2
 8003b94:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d004      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d02e      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bbe:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bc2:	d129      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bca:	0c1b      	lsrs	r3, r3, #16
 8003bcc:	f003 0303 	and.w	r3, r3, #3
 8003bd0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003bd2:	4b47      	ldr	r3, [pc, #284]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bd4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003bd8:	0f1b      	lsrs	r3, r3, #28
 8003bda:	f003 0307 	and.w	r3, r3, #7
 8003bde:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	019a      	lsls	r2, r3, #6
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	041b      	lsls	r3, r3, #16
 8003bea:	431a      	orrs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	061b      	lsls	r3, r3, #24
 8003bf2:	431a      	orrs	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	071b      	lsls	r3, r3, #28
 8003bf8:	493d      	ldr	r1, [pc, #244]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003c00:	4b3b      	ldr	r3, [pc, #236]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c02:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003c06:	f023 021f 	bic.w	r2, r3, #31
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	4937      	ldr	r1, [pc, #220]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c12:	4313      	orrs	r3, r2
 8003c14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d01d      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003c24:	4b32      	ldr	r3, [pc, #200]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c26:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c2a:	0e1b      	lsrs	r3, r3, #24
 8003c2c:	f003 030f 	and.w	r3, r3, #15
 8003c30:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c32:	4b2f      	ldr	r3, [pc, #188]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003c38:	0f1b      	lsrs	r3, r3, #28
 8003c3a:	f003 0307 	and.w	r3, r3, #7
 8003c3e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	019a      	lsls	r2, r3, #6
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	691b      	ldr	r3, [r3, #16]
 8003c4a:	041b      	lsls	r3, r3, #16
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	061b      	lsls	r3, r3, #24
 8003c52:	431a      	orrs	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	071b      	lsls	r3, r3, #28
 8003c58:	4925      	ldr	r1, [pc, #148]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d011      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	019a      	lsls	r2, r3, #6
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	691b      	ldr	r3, [r3, #16]
 8003c76:	041b      	lsls	r3, r3, #16
 8003c78:	431a      	orrs	r2, r3
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	061b      	lsls	r3, r3, #24
 8003c80:	431a      	orrs	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	071b      	lsls	r3, r3, #28
 8003c88:	4919      	ldr	r1, [pc, #100]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003c90:	4b17      	ldr	r3, [pc, #92]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a16      	ldr	r2, [pc, #88]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003c96:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003c9a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c9c:	f7fd ff5a 	bl	8001b54 <HAL_GetTick>
 8003ca0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003ca2:	e008      	b.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003ca4:	f7fd ff56 	bl	8001b54 <HAL_GetTick>
 8003ca8:	4602      	mov	r2, r0
 8003caa:	697b      	ldr	r3, [r7, #20]
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	2b64      	cmp	r3, #100	@ 0x64
 8003cb0:	d901      	bls.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e0d7      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d0f0      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003cc2:	69bb      	ldr	r3, [r7, #24]
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	f040 80cd 	bne.w	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003cca:	4b09      	ldr	r3, [pc, #36]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a08      	ldr	r2, [pc, #32]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003cd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003cd4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd6:	f7fd ff3d 	bl	8001b54 <HAL_GetTick>
 8003cda:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003cdc:	e00a      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003cde:	f7fd ff39 	bl	8001b54 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	697b      	ldr	r3, [r7, #20]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b64      	cmp	r3, #100	@ 0x64
 8003cea:	d903      	bls.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e0ba      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003cf0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003cf4:	4b5e      	ldr	r3, [pc, #376]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003cfc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d00:	d0ed      	beq.n	8003cde <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d003      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d009      	beq.n	8003d2a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d02e      	beq.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d12a      	bne.n	8003d80 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003d2a:	4b51      	ldr	r3, [pc, #324]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d30:	0c1b      	lsrs	r3, r3, #16
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003d38:	4b4d      	ldr	r3, [pc, #308]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d3e:	0f1b      	lsrs	r3, r3, #28
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	695b      	ldr	r3, [r3, #20]
 8003d4a:	019a      	lsls	r2, r3, #6
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	041b      	lsls	r3, r3, #16
 8003d50:	431a      	orrs	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	061b      	lsls	r3, r3, #24
 8003d58:	431a      	orrs	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	071b      	lsls	r3, r3, #28
 8003d5e:	4944      	ldr	r1, [pc, #272]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d60:	4313      	orrs	r3, r2
 8003d62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003d66:	4b42      	ldr	r3, [pc, #264]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d6c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d74:	3b01      	subs	r3, #1
 8003d76:	021b      	lsls	r3, r3, #8
 8003d78:	493d      	ldr	r1, [pc, #244]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d022      	beq.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003d90:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d94:	d11d      	bne.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003d96:	4b36      	ldr	r3, [pc, #216]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d9c:	0e1b      	lsrs	r3, r3, #24
 8003d9e:	f003 030f 	and.w	r3, r3, #15
 8003da2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003da4:	4b32      	ldr	r3, [pc, #200]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	0f1b      	lsrs	r3, r3, #28
 8003dac:	f003 0307 	and.w	r3, r3, #7
 8003db0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	019a      	lsls	r2, r3, #6
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	041b      	lsls	r3, r3, #16
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	061b      	lsls	r3, r3, #24
 8003dc4:	431a      	orrs	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	071b      	lsls	r3, r3, #28
 8003dca:	4929      	ldr	r1, [pc, #164]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d028      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003dde:	4b24      	ldr	r3, [pc, #144]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003de4:	0e1b      	lsrs	r3, r3, #24
 8003de6:	f003 030f 	and.w	r3, r3, #15
 8003dea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003dec:	4b20      	ldr	r3, [pc, #128]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003df2:	0c1b      	lsrs	r3, r3, #16
 8003df4:	f003 0303 	and.w	r3, r3, #3
 8003df8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	695b      	ldr	r3, [r3, #20]
 8003dfe:	019a      	lsls	r2, r3, #6
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	041b      	lsls	r3, r3, #16
 8003e04:	431a      	orrs	r2, r3
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	061b      	lsls	r3, r3, #24
 8003e0a:	431a      	orrs	r2, r3
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	071b      	lsls	r3, r3, #28
 8003e12:	4917      	ldr	r1, [pc, #92]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003e1a:	4b15      	ldr	r3, [pc, #84]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e20:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	4911      	ldr	r1, [pc, #68]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003e30:	4b0f      	ldr	r3, [pc, #60]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a0e      	ldr	r2, [pc, #56]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e3c:	f7fd fe8a 	bl	8001b54 <HAL_GetTick>
 8003e40:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e44:	f7fd fe86 	bl	8001b54 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b64      	cmp	r3, #100	@ 0x64
 8003e50:	d901      	bls.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e007      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e56:	4b06      	ldr	r3, [pc, #24]	@ (8003e70 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e5e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e62:	d1ef      	bne.n	8003e44 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003e64:	2300      	movs	r3, #0
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3720      	adds	r7, #32
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	40023800 	.word	0x40023800

08003e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b082      	sub	sp, #8
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d101      	bne.n	8003e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e049      	b.n	8003f1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d106      	bne.n	8003ea0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f841 	bl	8003f22 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2202      	movs	r2, #2
 8003ea4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681a      	ldr	r2, [r3, #0]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3304      	adds	r3, #4
 8003eb0:	4619      	mov	r1, r3
 8003eb2:	4610      	mov	r0, r2
 8003eb4:	f000 f9e8 	bl	8004288 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}

08003f22 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003f22:	b480      	push	{r7}
 8003f24:	b083      	sub	sp, #12
 8003f26:	af00      	add	r7, sp, #0
 8003f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003f2a:	bf00      	nop
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b085      	sub	sp, #20
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d001      	beq.n	8003f50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e054      	b.n	8003ffa <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2202      	movs	r2, #2
 8003f54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68da      	ldr	r2, [r3, #12]
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f042 0201 	orr.w	r2, r2, #1
 8003f66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a26      	ldr	r2, [pc, #152]	@ (8004008 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d022      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f7a:	d01d      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a22      	ldr	r2, [pc, #136]	@ (800400c <HAL_TIM_Base_Start_IT+0xd4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d018      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a21      	ldr	r2, [pc, #132]	@ (8004010 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d013      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	4a1f      	ldr	r2, [pc, #124]	@ (8004014 <HAL_TIM_Base_Start_IT+0xdc>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d00e      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a1e      	ldr	r2, [pc, #120]	@ (8004018 <HAL_TIM_Base_Start_IT+0xe0>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d009      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a1c      	ldr	r2, [pc, #112]	@ (800401c <HAL_TIM_Base_Start_IT+0xe4>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d004      	beq.n	8003fb8 <HAL_TIM_Base_Start_IT+0x80>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1b      	ldr	r2, [pc, #108]	@ (8004020 <HAL_TIM_Base_Start_IT+0xe8>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d115      	bne.n	8003fe4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	689a      	ldr	r2, [r3, #8]
 8003fbe:	4b19      	ldr	r3, [pc, #100]	@ (8004024 <HAL_TIM_Base_Start_IT+0xec>)
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b06      	cmp	r3, #6
 8003fc8:	d015      	beq.n	8003ff6 <HAL_TIM_Base_Start_IT+0xbe>
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fd0:	d011      	beq.n	8003ff6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe2:	e008      	b.n	8003ff6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
 8003ff4:	e000      	b.n	8003ff8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ff6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3714      	adds	r7, #20
 8003ffe:	46bd      	mov	sp, r7
 8004000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004004:	4770      	bx	lr
 8004006:	bf00      	nop
 8004008:	40010000 	.word	0x40010000
 800400c:	40000400 	.word	0x40000400
 8004010:	40000800 	.word	0x40000800
 8004014:	40000c00 	.word	0x40000c00
 8004018:	40010400 	.word	0x40010400
 800401c:	40014000 	.word	0x40014000
 8004020:	40001800 	.word	0x40001800
 8004024:	00010007 	.word	0x00010007

08004028 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b084      	sub	sp, #16
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b00      	cmp	r3, #0
 8004048:	d020      	beq.n	800408c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f003 0302 	and.w	r3, r3, #2
 8004050:	2b00      	cmp	r3, #0
 8004052:	d01b      	beq.n	800408c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0202 	mvn.w	r2, #2
 800405c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2201      	movs	r2, #1
 8004062:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 f8e9 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 8004078:	e005      	b.n	8004086 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f8db 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 f8ec 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f003 0304 	and.w	r3, r3, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	d020      	beq.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d01b      	beq.n	80040d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f06f 0204 	mvn.w	r2, #4
 80040a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	2202      	movs	r2, #2
 80040ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	699b      	ldr	r3, [r3, #24]
 80040b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d003      	beq.n	80040c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f8c3 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 80040c4:	e005      	b.n	80040d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f8b5 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040cc:	6878      	ldr	r0, [r7, #4]
 80040ce:	f000 f8c6 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2200      	movs	r2, #0
 80040d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	f003 0308 	and.w	r3, r3, #8
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d020      	beq.n	8004124 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d01b      	beq.n	8004124 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0208 	mvn.w	r2, #8
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2204      	movs	r2, #4
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f89d 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f88f 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f8a0 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	f003 0310 	and.w	r3, r3, #16
 800412a:	2b00      	cmp	r3, #0
 800412c:	d020      	beq.n	8004170 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	f003 0310 	and.w	r3, r3, #16
 8004134:	2b00      	cmp	r3, #0
 8004136:	d01b      	beq.n	8004170 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0210 	mvn.w	r2, #16
 8004140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2208      	movs	r2, #8
 8004146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69db      	ldr	r3, [r3, #28]
 800414e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004152:	2b00      	cmp	r3, #0
 8004154:	d003      	beq.n	800415e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f000 f877 	bl	800424a <HAL_TIM_IC_CaptureCallback>
 800415c:	e005      	b.n	800416a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f869 	bl	8004236 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004164:	6878      	ldr	r0, [r7, #4]
 8004166:	f000 f87a 	bl	800425e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2200      	movs	r2, #0
 800416e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b00      	cmp	r3, #0
 8004178:	d00c      	beq.n	8004194 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f003 0301 	and.w	r3, r3, #1
 8004180:	2b00      	cmp	r3, #0
 8004182:	d007      	beq.n	8004194 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f06f 0201 	mvn.w	r2, #1
 800418c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800418e:	6878      	ldr	r0, [r7, #4]
 8004190:	f7fd f85a 	bl	8001248 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800419a:	2b00      	cmp	r3, #0
 800419c:	d104      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00c      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d007      	beq.n	80041c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80041ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 f913 	bl	80043e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d00c      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d007      	beq.n	80041e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80041de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80041e0:	6878      	ldr	r0, [r7, #4]
 80041e2:	f000 f90b 	bl	80043fc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d00c      	beq.n	800420a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d007      	beq.n	800420a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004202:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004204:	6878      	ldr	r0, [r7, #4]
 8004206:	f000 f834 	bl	8004272 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f003 0320 	and.w	r3, r3, #32
 8004210:	2b00      	cmp	r3, #0
 8004212:	d00c      	beq.n	800422e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b00      	cmp	r3, #0
 800421c:	d007      	beq.n	800422e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f06f 0220 	mvn.w	r2, #32
 8004226:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 f8d3 	bl	80043d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800422e:	bf00      	nop
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004236:	b480      	push	{r7}
 8004238:	b083      	sub	sp, #12
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800423e:	bf00      	nop
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr

0800424a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800424a:	b480      	push	{r7}
 800424c:	b083      	sub	sp, #12
 800424e:	af00      	add	r7, sp, #0
 8004250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr

0800425e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800425e:	b480      	push	{r7}
 8004260:	b083      	sub	sp, #12
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004266:	bf00      	nop
 8004268:	370c      	adds	r7, #12
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr

08004272 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004272:	b480      	push	{r7}
 8004274:	b083      	sub	sp, #12
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800427a:	bf00      	nop
 800427c:	370c      	adds	r7, #12
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
	...

08004288 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004288:	b480      	push	{r7}
 800428a:	b085      	sub	sp, #20
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
 8004290:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	4a43      	ldr	r2, [pc, #268]	@ (80043a8 <TIM_Base_SetConfig+0x120>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d013      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042a6:	d00f      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a40      	ldr	r2, [pc, #256]	@ (80043ac <TIM_Base_SetConfig+0x124>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d00b      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a3f      	ldr	r2, [pc, #252]	@ (80043b0 <TIM_Base_SetConfig+0x128>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d007      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a3e      	ldr	r2, [pc, #248]	@ (80043b4 <TIM_Base_SetConfig+0x12c>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d003      	beq.n	80042c8 <TIM_Base_SetConfig+0x40>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a3d      	ldr	r2, [pc, #244]	@ (80043b8 <TIM_Base_SetConfig+0x130>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d108      	bne.n	80042da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a32      	ldr	r2, [pc, #200]	@ (80043a8 <TIM_Base_SetConfig+0x120>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042e8:	d027      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a2f      	ldr	r2, [pc, #188]	@ (80043ac <TIM_Base_SetConfig+0x124>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d023      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a2e      	ldr	r2, [pc, #184]	@ (80043b0 <TIM_Base_SetConfig+0x128>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d01f      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a2d      	ldr	r2, [pc, #180]	@ (80043b4 <TIM_Base_SetConfig+0x12c>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d01b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a2c      	ldr	r2, [pc, #176]	@ (80043b8 <TIM_Base_SetConfig+0x130>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d017      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a2b      	ldr	r2, [pc, #172]	@ (80043bc <TIM_Base_SetConfig+0x134>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d013      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a2a      	ldr	r2, [pc, #168]	@ (80043c0 <TIM_Base_SetConfig+0x138>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00f      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a29      	ldr	r2, [pc, #164]	@ (80043c4 <TIM_Base_SetConfig+0x13c>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d00b      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a28      	ldr	r2, [pc, #160]	@ (80043c8 <TIM_Base_SetConfig+0x140>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d007      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a27      	ldr	r2, [pc, #156]	@ (80043cc <TIM_Base_SetConfig+0x144>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d003      	beq.n	800433a <TIM_Base_SetConfig+0xb2>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a26      	ldr	r2, [pc, #152]	@ (80043d0 <TIM_Base_SetConfig+0x148>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d108      	bne.n	800434c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004340:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	68fa      	ldr	r2, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800435a:	683b      	ldr	r3, [r7, #0]
 800435c:	689a      	ldr	r2, [r3, #8]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	681a      	ldr	r2, [r3, #0]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a0e      	ldr	r2, [pc, #56]	@ (80043a8 <TIM_Base_SetConfig+0x120>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d003      	beq.n	800437a <TIM_Base_SetConfig+0xf2>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a10      	ldr	r2, [pc, #64]	@ (80043b8 <TIM_Base_SetConfig+0x130>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d103      	bne.n	8004382 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f043 0204 	orr.w	r2, r3, #4
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	68fa      	ldr	r2, [r7, #12]
 8004398:	601a      	str	r2, [r3, #0]
}
 800439a:	bf00      	nop
 800439c:	3714      	adds	r7, #20
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	40010000 	.word	0x40010000
 80043ac:	40000400 	.word	0x40000400
 80043b0:	40000800 	.word	0x40000800
 80043b4:	40000c00 	.word	0x40000c00
 80043b8:	40010400 	.word	0x40010400
 80043bc:	40014000 	.word	0x40014000
 80043c0:	40014400 	.word	0x40014400
 80043c4:	40014800 	.word	0x40014800
 80043c8:	40001800 	.word	0x40001800
 80043cc:	40001c00 	.word	0x40001c00
 80043d0:	40002000 	.word	0x40002000

080043d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80043dc:	bf00      	nop
 80043de:	370c      	adds	r7, #12
 80043e0:	46bd      	mov	sp, r7
 80043e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e6:	4770      	bx	lr

080043e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b083      	sub	sp, #12
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80043f0:	bf00      	nop
 80043f2:	370c      	adds	r7, #12
 80043f4:	46bd      	mov	sp, r7
 80043f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fa:	4770      	bx	lr

080043fc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b083      	sub	sp, #12
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004404:	bf00      	nop
 8004406:	370c      	adds	r7, #12
 8004408:	46bd      	mov	sp, r7
 800440a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440e:	4770      	bx	lr

08004410 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e040      	b.n	80044a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004426:	2b00      	cmp	r3, #0
 8004428:	d106      	bne.n	8004438 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004432:	6878      	ldr	r0, [r7, #4]
 8004434:	f7fd f860 	bl	80014f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2224      	movs	r2, #36	@ 0x24
 800443c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f022 0201 	bic.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004452:	2b00      	cmp	r3, #0
 8004454:	d002      	beq.n	800445c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f000 fb16 	bl	8004a88 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f8af 	bl	80045c0 <UART_SetConfig>
 8004462:	4603      	mov	r3, r0
 8004464:	2b01      	cmp	r3, #1
 8004466:	d101      	bne.n	800446c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e01b      	b.n	80044a4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800447a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689a      	ldr	r2, [r3, #8]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800448a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f000 fb95 	bl	8004bcc <UART_CheckIdleState>
 80044a2:	4603      	mov	r3, r0
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b08a      	sub	sp, #40	@ 0x28
 80044b0:	af02      	add	r7, sp, #8
 80044b2:	60f8      	str	r0, [r7, #12]
 80044b4:	60b9      	str	r1, [r7, #8]
 80044b6:	603b      	str	r3, [r7, #0]
 80044b8:	4613      	mov	r3, r2
 80044ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80044c0:	2b20      	cmp	r3, #32
 80044c2:	d177      	bne.n	80045b4 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d002      	beq.n	80044d0 <HAL_UART_Transmit+0x24>
 80044ca:	88fb      	ldrh	r3, [r7, #6]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d101      	bne.n	80044d4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e070      	b.n	80045b6 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2221      	movs	r2, #33	@ 0x21
 80044e0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044e2:	f7fd fb37 	bl	8001b54 <HAL_GetTick>
 80044e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	88fa      	ldrh	r2, [r7, #6]
 80044ec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	88fa      	ldrh	r2, [r7, #6]
 80044f4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004500:	d108      	bne.n	8004514 <HAL_UART_Transmit+0x68>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	691b      	ldr	r3, [r3, #16]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d104      	bne.n	8004514 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800450a:	2300      	movs	r3, #0
 800450c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	61bb      	str	r3, [r7, #24]
 8004512:	e003      	b.n	800451c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004518:	2300      	movs	r3, #0
 800451a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800451c:	e02f      	b.n	800457e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	9300      	str	r3, [sp, #0]
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2200      	movs	r2, #0
 8004526:	2180      	movs	r1, #128	@ 0x80
 8004528:	68f8      	ldr	r0, [r7, #12]
 800452a:	f000 fba6 	bl	8004c7a <UART_WaitOnFlagUntilTimeout>
 800452e:	4603      	mov	r3, r0
 8004530:	2b00      	cmp	r3, #0
 8004532:	d004      	beq.n	800453e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2220      	movs	r2, #32
 8004538:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	e03b      	b.n	80045b6 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d10b      	bne.n	800455c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004544:	69bb      	ldr	r3, [r7, #24]
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	461a      	mov	r2, r3
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004552:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004554:	69bb      	ldr	r3, [r7, #24]
 8004556:	3302      	adds	r3, #2
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	e007      	b.n	800456c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	781a      	ldrb	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004566:	69fb      	ldr	r3, [r7, #28]
 8004568:	3301      	adds	r3, #1
 800456a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004572:	b29b      	uxth	r3, r3
 8004574:	3b01      	subs	r3, #1
 8004576:	b29a      	uxth	r2, r3
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004584:	b29b      	uxth	r3, r3
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1c9      	bne.n	800451e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	9300      	str	r3, [sp, #0]
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2200      	movs	r2, #0
 8004592:	2140      	movs	r1, #64	@ 0x40
 8004594:	68f8      	ldr	r0, [r7, #12]
 8004596:	f000 fb70 	bl	8004c7a <UART_WaitOnFlagUntilTimeout>
 800459a:	4603      	mov	r3, r0
 800459c:	2b00      	cmp	r3, #0
 800459e:	d004      	beq.n	80045aa <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e005      	b.n	80045b6 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2220      	movs	r2, #32
 80045ae:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80045b0:	2300      	movs	r3, #0
 80045b2:	e000      	b.n	80045b6 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80045b4:	2302      	movs	r3, #2
  }
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3720      	adds	r7, #32
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
	...

080045c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b088      	sub	sp, #32
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80045c8:	2300      	movs	r3, #0
 80045ca:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	431a      	orrs	r2, r3
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	695b      	ldr	r3, [r3, #20]
 80045da:	431a      	orrs	r2, r3
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	69db      	ldr	r3, [r3, #28]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	4ba6      	ldr	r3, [pc, #664]	@ (8004884 <UART_SetConfig+0x2c4>)
 80045ec:	4013      	ands	r3, r2
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	6812      	ldr	r2, [r2, #0]
 80045f2:	6979      	ldr	r1, [r7, #20]
 80045f4:	430b      	orrs	r3, r1
 80045f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	68da      	ldr	r2, [r3, #12]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	430a      	orrs	r2, r1
 800460c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	699b      	ldr	r3, [r3, #24]
 8004612:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a1b      	ldr	r3, [r3, #32]
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	4313      	orrs	r3, r2
 800461c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	697a      	ldr	r2, [r7, #20]
 800462e:	430a      	orrs	r2, r1
 8004630:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a94      	ldr	r2, [pc, #592]	@ (8004888 <UART_SetConfig+0x2c8>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d120      	bne.n	800467e <UART_SetConfig+0xbe>
 800463c:	4b93      	ldr	r3, [pc, #588]	@ (800488c <UART_SetConfig+0x2cc>)
 800463e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	2b03      	cmp	r3, #3
 8004648:	d816      	bhi.n	8004678 <UART_SetConfig+0xb8>
 800464a:	a201      	add	r2, pc, #4	@ (adr r2, 8004650 <UART_SetConfig+0x90>)
 800464c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004650:	08004661 	.word	0x08004661
 8004654:	0800466d 	.word	0x0800466d
 8004658:	08004667 	.word	0x08004667
 800465c:	08004673 	.word	0x08004673
 8004660:	2301      	movs	r3, #1
 8004662:	77fb      	strb	r3, [r7, #31]
 8004664:	e150      	b.n	8004908 <UART_SetConfig+0x348>
 8004666:	2302      	movs	r3, #2
 8004668:	77fb      	strb	r3, [r7, #31]
 800466a:	e14d      	b.n	8004908 <UART_SetConfig+0x348>
 800466c:	2304      	movs	r3, #4
 800466e:	77fb      	strb	r3, [r7, #31]
 8004670:	e14a      	b.n	8004908 <UART_SetConfig+0x348>
 8004672:	2308      	movs	r3, #8
 8004674:	77fb      	strb	r3, [r7, #31]
 8004676:	e147      	b.n	8004908 <UART_SetConfig+0x348>
 8004678:	2310      	movs	r3, #16
 800467a:	77fb      	strb	r3, [r7, #31]
 800467c:	e144      	b.n	8004908 <UART_SetConfig+0x348>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4a83      	ldr	r2, [pc, #524]	@ (8004890 <UART_SetConfig+0x2d0>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d132      	bne.n	80046ee <UART_SetConfig+0x12e>
 8004688:	4b80      	ldr	r3, [pc, #512]	@ (800488c <UART_SetConfig+0x2cc>)
 800468a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800468e:	f003 030c 	and.w	r3, r3, #12
 8004692:	2b0c      	cmp	r3, #12
 8004694:	d828      	bhi.n	80046e8 <UART_SetConfig+0x128>
 8004696:	a201      	add	r2, pc, #4	@ (adr r2, 800469c <UART_SetConfig+0xdc>)
 8004698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800469c:	080046d1 	.word	0x080046d1
 80046a0:	080046e9 	.word	0x080046e9
 80046a4:	080046e9 	.word	0x080046e9
 80046a8:	080046e9 	.word	0x080046e9
 80046ac:	080046dd 	.word	0x080046dd
 80046b0:	080046e9 	.word	0x080046e9
 80046b4:	080046e9 	.word	0x080046e9
 80046b8:	080046e9 	.word	0x080046e9
 80046bc:	080046d7 	.word	0x080046d7
 80046c0:	080046e9 	.word	0x080046e9
 80046c4:	080046e9 	.word	0x080046e9
 80046c8:	080046e9 	.word	0x080046e9
 80046cc:	080046e3 	.word	0x080046e3
 80046d0:	2300      	movs	r3, #0
 80046d2:	77fb      	strb	r3, [r7, #31]
 80046d4:	e118      	b.n	8004908 <UART_SetConfig+0x348>
 80046d6:	2302      	movs	r3, #2
 80046d8:	77fb      	strb	r3, [r7, #31]
 80046da:	e115      	b.n	8004908 <UART_SetConfig+0x348>
 80046dc:	2304      	movs	r3, #4
 80046de:	77fb      	strb	r3, [r7, #31]
 80046e0:	e112      	b.n	8004908 <UART_SetConfig+0x348>
 80046e2:	2308      	movs	r3, #8
 80046e4:	77fb      	strb	r3, [r7, #31]
 80046e6:	e10f      	b.n	8004908 <UART_SetConfig+0x348>
 80046e8:	2310      	movs	r3, #16
 80046ea:	77fb      	strb	r3, [r7, #31]
 80046ec:	e10c      	b.n	8004908 <UART_SetConfig+0x348>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	4a68      	ldr	r2, [pc, #416]	@ (8004894 <UART_SetConfig+0x2d4>)
 80046f4:	4293      	cmp	r3, r2
 80046f6:	d120      	bne.n	800473a <UART_SetConfig+0x17a>
 80046f8:	4b64      	ldr	r3, [pc, #400]	@ (800488c <UART_SetConfig+0x2cc>)
 80046fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004702:	2b30      	cmp	r3, #48	@ 0x30
 8004704:	d013      	beq.n	800472e <UART_SetConfig+0x16e>
 8004706:	2b30      	cmp	r3, #48	@ 0x30
 8004708:	d814      	bhi.n	8004734 <UART_SetConfig+0x174>
 800470a:	2b20      	cmp	r3, #32
 800470c:	d009      	beq.n	8004722 <UART_SetConfig+0x162>
 800470e:	2b20      	cmp	r3, #32
 8004710:	d810      	bhi.n	8004734 <UART_SetConfig+0x174>
 8004712:	2b00      	cmp	r3, #0
 8004714:	d002      	beq.n	800471c <UART_SetConfig+0x15c>
 8004716:	2b10      	cmp	r3, #16
 8004718:	d006      	beq.n	8004728 <UART_SetConfig+0x168>
 800471a:	e00b      	b.n	8004734 <UART_SetConfig+0x174>
 800471c:	2300      	movs	r3, #0
 800471e:	77fb      	strb	r3, [r7, #31]
 8004720:	e0f2      	b.n	8004908 <UART_SetConfig+0x348>
 8004722:	2302      	movs	r3, #2
 8004724:	77fb      	strb	r3, [r7, #31]
 8004726:	e0ef      	b.n	8004908 <UART_SetConfig+0x348>
 8004728:	2304      	movs	r3, #4
 800472a:	77fb      	strb	r3, [r7, #31]
 800472c:	e0ec      	b.n	8004908 <UART_SetConfig+0x348>
 800472e:	2308      	movs	r3, #8
 8004730:	77fb      	strb	r3, [r7, #31]
 8004732:	e0e9      	b.n	8004908 <UART_SetConfig+0x348>
 8004734:	2310      	movs	r3, #16
 8004736:	77fb      	strb	r3, [r7, #31]
 8004738:	e0e6      	b.n	8004908 <UART_SetConfig+0x348>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a56      	ldr	r2, [pc, #344]	@ (8004898 <UART_SetConfig+0x2d8>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d120      	bne.n	8004786 <UART_SetConfig+0x1c6>
 8004744:	4b51      	ldr	r3, [pc, #324]	@ (800488c <UART_SetConfig+0x2cc>)
 8004746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800474a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800474e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004750:	d013      	beq.n	800477a <UART_SetConfig+0x1ba>
 8004752:	2bc0      	cmp	r3, #192	@ 0xc0
 8004754:	d814      	bhi.n	8004780 <UART_SetConfig+0x1c0>
 8004756:	2b80      	cmp	r3, #128	@ 0x80
 8004758:	d009      	beq.n	800476e <UART_SetConfig+0x1ae>
 800475a:	2b80      	cmp	r3, #128	@ 0x80
 800475c:	d810      	bhi.n	8004780 <UART_SetConfig+0x1c0>
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <UART_SetConfig+0x1a8>
 8004762:	2b40      	cmp	r3, #64	@ 0x40
 8004764:	d006      	beq.n	8004774 <UART_SetConfig+0x1b4>
 8004766:	e00b      	b.n	8004780 <UART_SetConfig+0x1c0>
 8004768:	2300      	movs	r3, #0
 800476a:	77fb      	strb	r3, [r7, #31]
 800476c:	e0cc      	b.n	8004908 <UART_SetConfig+0x348>
 800476e:	2302      	movs	r3, #2
 8004770:	77fb      	strb	r3, [r7, #31]
 8004772:	e0c9      	b.n	8004908 <UART_SetConfig+0x348>
 8004774:	2304      	movs	r3, #4
 8004776:	77fb      	strb	r3, [r7, #31]
 8004778:	e0c6      	b.n	8004908 <UART_SetConfig+0x348>
 800477a:	2308      	movs	r3, #8
 800477c:	77fb      	strb	r3, [r7, #31]
 800477e:	e0c3      	b.n	8004908 <UART_SetConfig+0x348>
 8004780:	2310      	movs	r3, #16
 8004782:	77fb      	strb	r3, [r7, #31]
 8004784:	e0c0      	b.n	8004908 <UART_SetConfig+0x348>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a44      	ldr	r2, [pc, #272]	@ (800489c <UART_SetConfig+0x2dc>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d125      	bne.n	80047dc <UART_SetConfig+0x21c>
 8004790:	4b3e      	ldr	r3, [pc, #248]	@ (800488c <UART_SetConfig+0x2cc>)
 8004792:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800479a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800479e:	d017      	beq.n	80047d0 <UART_SetConfig+0x210>
 80047a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047a4:	d817      	bhi.n	80047d6 <UART_SetConfig+0x216>
 80047a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047aa:	d00b      	beq.n	80047c4 <UART_SetConfig+0x204>
 80047ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047b0:	d811      	bhi.n	80047d6 <UART_SetConfig+0x216>
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d003      	beq.n	80047be <UART_SetConfig+0x1fe>
 80047b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047ba:	d006      	beq.n	80047ca <UART_SetConfig+0x20a>
 80047bc:	e00b      	b.n	80047d6 <UART_SetConfig+0x216>
 80047be:	2300      	movs	r3, #0
 80047c0:	77fb      	strb	r3, [r7, #31]
 80047c2:	e0a1      	b.n	8004908 <UART_SetConfig+0x348>
 80047c4:	2302      	movs	r3, #2
 80047c6:	77fb      	strb	r3, [r7, #31]
 80047c8:	e09e      	b.n	8004908 <UART_SetConfig+0x348>
 80047ca:	2304      	movs	r3, #4
 80047cc:	77fb      	strb	r3, [r7, #31]
 80047ce:	e09b      	b.n	8004908 <UART_SetConfig+0x348>
 80047d0:	2308      	movs	r3, #8
 80047d2:	77fb      	strb	r3, [r7, #31]
 80047d4:	e098      	b.n	8004908 <UART_SetConfig+0x348>
 80047d6:	2310      	movs	r3, #16
 80047d8:	77fb      	strb	r3, [r7, #31]
 80047da:	e095      	b.n	8004908 <UART_SetConfig+0x348>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a2f      	ldr	r2, [pc, #188]	@ (80048a0 <UART_SetConfig+0x2e0>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d125      	bne.n	8004832 <UART_SetConfig+0x272>
 80047e6:	4b29      	ldr	r3, [pc, #164]	@ (800488c <UART_SetConfig+0x2cc>)
 80047e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80047ec:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80047f0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047f4:	d017      	beq.n	8004826 <UART_SetConfig+0x266>
 80047f6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047fa:	d817      	bhi.n	800482c <UART_SetConfig+0x26c>
 80047fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004800:	d00b      	beq.n	800481a <UART_SetConfig+0x25a>
 8004802:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004806:	d811      	bhi.n	800482c <UART_SetConfig+0x26c>
 8004808:	2b00      	cmp	r3, #0
 800480a:	d003      	beq.n	8004814 <UART_SetConfig+0x254>
 800480c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004810:	d006      	beq.n	8004820 <UART_SetConfig+0x260>
 8004812:	e00b      	b.n	800482c <UART_SetConfig+0x26c>
 8004814:	2301      	movs	r3, #1
 8004816:	77fb      	strb	r3, [r7, #31]
 8004818:	e076      	b.n	8004908 <UART_SetConfig+0x348>
 800481a:	2302      	movs	r3, #2
 800481c:	77fb      	strb	r3, [r7, #31]
 800481e:	e073      	b.n	8004908 <UART_SetConfig+0x348>
 8004820:	2304      	movs	r3, #4
 8004822:	77fb      	strb	r3, [r7, #31]
 8004824:	e070      	b.n	8004908 <UART_SetConfig+0x348>
 8004826:	2308      	movs	r3, #8
 8004828:	77fb      	strb	r3, [r7, #31]
 800482a:	e06d      	b.n	8004908 <UART_SetConfig+0x348>
 800482c:	2310      	movs	r3, #16
 800482e:	77fb      	strb	r3, [r7, #31]
 8004830:	e06a      	b.n	8004908 <UART_SetConfig+0x348>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a1b      	ldr	r2, [pc, #108]	@ (80048a4 <UART_SetConfig+0x2e4>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d138      	bne.n	80048ae <UART_SetConfig+0x2ee>
 800483c:	4b13      	ldr	r3, [pc, #76]	@ (800488c <UART_SetConfig+0x2cc>)
 800483e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004842:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004846:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800484a:	d017      	beq.n	800487c <UART_SetConfig+0x2bc>
 800484c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004850:	d82a      	bhi.n	80048a8 <UART_SetConfig+0x2e8>
 8004852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004856:	d00b      	beq.n	8004870 <UART_SetConfig+0x2b0>
 8004858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800485c:	d824      	bhi.n	80048a8 <UART_SetConfig+0x2e8>
 800485e:	2b00      	cmp	r3, #0
 8004860:	d003      	beq.n	800486a <UART_SetConfig+0x2aa>
 8004862:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004866:	d006      	beq.n	8004876 <UART_SetConfig+0x2b6>
 8004868:	e01e      	b.n	80048a8 <UART_SetConfig+0x2e8>
 800486a:	2300      	movs	r3, #0
 800486c:	77fb      	strb	r3, [r7, #31]
 800486e:	e04b      	b.n	8004908 <UART_SetConfig+0x348>
 8004870:	2302      	movs	r3, #2
 8004872:	77fb      	strb	r3, [r7, #31]
 8004874:	e048      	b.n	8004908 <UART_SetConfig+0x348>
 8004876:	2304      	movs	r3, #4
 8004878:	77fb      	strb	r3, [r7, #31]
 800487a:	e045      	b.n	8004908 <UART_SetConfig+0x348>
 800487c:	2308      	movs	r3, #8
 800487e:	77fb      	strb	r3, [r7, #31]
 8004880:	e042      	b.n	8004908 <UART_SetConfig+0x348>
 8004882:	bf00      	nop
 8004884:	efff69f3 	.word	0xefff69f3
 8004888:	40011000 	.word	0x40011000
 800488c:	40023800 	.word	0x40023800
 8004890:	40004400 	.word	0x40004400
 8004894:	40004800 	.word	0x40004800
 8004898:	40004c00 	.word	0x40004c00
 800489c:	40005000 	.word	0x40005000
 80048a0:	40011400 	.word	0x40011400
 80048a4:	40007800 	.word	0x40007800
 80048a8:	2310      	movs	r3, #16
 80048aa:	77fb      	strb	r3, [r7, #31]
 80048ac:	e02c      	b.n	8004908 <UART_SetConfig+0x348>
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a72      	ldr	r2, [pc, #456]	@ (8004a7c <UART_SetConfig+0x4bc>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d125      	bne.n	8004904 <UART_SetConfig+0x344>
 80048b8:	4b71      	ldr	r3, [pc, #452]	@ (8004a80 <UART_SetConfig+0x4c0>)
 80048ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048be:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80048c2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80048c6:	d017      	beq.n	80048f8 <UART_SetConfig+0x338>
 80048c8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80048cc:	d817      	bhi.n	80048fe <UART_SetConfig+0x33e>
 80048ce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048d2:	d00b      	beq.n	80048ec <UART_SetConfig+0x32c>
 80048d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048d8:	d811      	bhi.n	80048fe <UART_SetConfig+0x33e>
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d003      	beq.n	80048e6 <UART_SetConfig+0x326>
 80048de:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048e2:	d006      	beq.n	80048f2 <UART_SetConfig+0x332>
 80048e4:	e00b      	b.n	80048fe <UART_SetConfig+0x33e>
 80048e6:	2300      	movs	r3, #0
 80048e8:	77fb      	strb	r3, [r7, #31]
 80048ea:	e00d      	b.n	8004908 <UART_SetConfig+0x348>
 80048ec:	2302      	movs	r3, #2
 80048ee:	77fb      	strb	r3, [r7, #31]
 80048f0:	e00a      	b.n	8004908 <UART_SetConfig+0x348>
 80048f2:	2304      	movs	r3, #4
 80048f4:	77fb      	strb	r3, [r7, #31]
 80048f6:	e007      	b.n	8004908 <UART_SetConfig+0x348>
 80048f8:	2308      	movs	r3, #8
 80048fa:	77fb      	strb	r3, [r7, #31]
 80048fc:	e004      	b.n	8004908 <UART_SetConfig+0x348>
 80048fe:	2310      	movs	r3, #16
 8004900:	77fb      	strb	r3, [r7, #31]
 8004902:	e001      	b.n	8004908 <UART_SetConfig+0x348>
 8004904:	2310      	movs	r3, #16
 8004906:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004910:	d15b      	bne.n	80049ca <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004912:	7ffb      	ldrb	r3, [r7, #31]
 8004914:	2b08      	cmp	r3, #8
 8004916:	d828      	bhi.n	800496a <UART_SetConfig+0x3aa>
 8004918:	a201      	add	r2, pc, #4	@ (adr r2, 8004920 <UART_SetConfig+0x360>)
 800491a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491e:	bf00      	nop
 8004920:	08004945 	.word	0x08004945
 8004924:	0800494d 	.word	0x0800494d
 8004928:	08004955 	.word	0x08004955
 800492c:	0800496b 	.word	0x0800496b
 8004930:	0800495b 	.word	0x0800495b
 8004934:	0800496b 	.word	0x0800496b
 8004938:	0800496b 	.word	0x0800496b
 800493c:	0800496b 	.word	0x0800496b
 8004940:	08004963 	.word	0x08004963
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004944:	f7fe fe4c 	bl	80035e0 <HAL_RCC_GetPCLK1Freq>
 8004948:	61b8      	str	r0, [r7, #24]
        break;
 800494a:	e013      	b.n	8004974 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800494c:	f7fe fe5c 	bl	8003608 <HAL_RCC_GetPCLK2Freq>
 8004950:	61b8      	str	r0, [r7, #24]
        break;
 8004952:	e00f      	b.n	8004974 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004954:	4b4b      	ldr	r3, [pc, #300]	@ (8004a84 <UART_SetConfig+0x4c4>)
 8004956:	61bb      	str	r3, [r7, #24]
        break;
 8004958:	e00c      	b.n	8004974 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800495a:	f7fe fd2f 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 800495e:	61b8      	str	r0, [r7, #24]
        break;
 8004960:	e008      	b.n	8004974 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004962:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004966:	61bb      	str	r3, [r7, #24]
        break;
 8004968:	e004      	b.n	8004974 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	77bb      	strb	r3, [r7, #30]
        break;
 8004972:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d074      	beq.n	8004a64 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800497a:	69bb      	ldr	r3, [r7, #24]
 800497c:	005a      	lsls	r2, r3, #1
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	085b      	lsrs	r3, r3, #1
 8004984:	441a      	add	r2, r3
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	fbb2 f3f3 	udiv	r3, r2, r3
 800498e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004990:	693b      	ldr	r3, [r7, #16]
 8004992:	2b0f      	cmp	r3, #15
 8004994:	d916      	bls.n	80049c4 <UART_SetConfig+0x404>
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800499c:	d212      	bcs.n	80049c4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	b29b      	uxth	r3, r3
 80049a2:	f023 030f 	bic.w	r3, r3, #15
 80049a6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	085b      	lsrs	r3, r3, #1
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	f003 0307 	and.w	r3, r3, #7
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	89fb      	ldrh	r3, [r7, #14]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	89fa      	ldrh	r2, [r7, #14]
 80049c0:	60da      	str	r2, [r3, #12]
 80049c2:	e04f      	b.n	8004a64 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	77bb      	strb	r3, [r7, #30]
 80049c8:	e04c      	b.n	8004a64 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049ca:	7ffb      	ldrb	r3, [r7, #31]
 80049cc:	2b08      	cmp	r3, #8
 80049ce:	d828      	bhi.n	8004a22 <UART_SetConfig+0x462>
 80049d0:	a201      	add	r2, pc, #4	@ (adr r2, 80049d8 <UART_SetConfig+0x418>)
 80049d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d6:	bf00      	nop
 80049d8:	080049fd 	.word	0x080049fd
 80049dc:	08004a05 	.word	0x08004a05
 80049e0:	08004a0d 	.word	0x08004a0d
 80049e4:	08004a23 	.word	0x08004a23
 80049e8:	08004a13 	.word	0x08004a13
 80049ec:	08004a23 	.word	0x08004a23
 80049f0:	08004a23 	.word	0x08004a23
 80049f4:	08004a23 	.word	0x08004a23
 80049f8:	08004a1b 	.word	0x08004a1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7fe fdf0 	bl	80035e0 <HAL_RCC_GetPCLK1Freq>
 8004a00:	61b8      	str	r0, [r7, #24]
        break;
 8004a02:	e013      	b.n	8004a2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a04:	f7fe fe00 	bl	8003608 <HAL_RCC_GetPCLK2Freq>
 8004a08:	61b8      	str	r0, [r7, #24]
        break;
 8004a0a:	e00f      	b.n	8004a2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004a84 <UART_SetConfig+0x4c4>)
 8004a0e:	61bb      	str	r3, [r7, #24]
        break;
 8004a10:	e00c      	b.n	8004a2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a12:	f7fe fcd3 	bl	80033bc <HAL_RCC_GetSysClockFreq>
 8004a16:	61b8      	str	r0, [r7, #24]
        break;
 8004a18:	e008      	b.n	8004a2c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a1e:	61bb      	str	r3, [r7, #24]
        break;
 8004a20:	e004      	b.n	8004a2c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004a22:	2300      	movs	r3, #0
 8004a24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a26:	2301      	movs	r3, #1
 8004a28:	77bb      	strb	r3, [r7, #30]
        break;
 8004a2a:	bf00      	nop
    }

    if (pclk != 0U)
 8004a2c:	69bb      	ldr	r3, [r7, #24]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d018      	beq.n	8004a64 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	085a      	lsrs	r2, r3, #1
 8004a38:	69bb      	ldr	r3, [r7, #24]
 8004a3a:	441a      	add	r2, r3
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a44:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a46:	693b      	ldr	r3, [r7, #16]
 8004a48:	2b0f      	cmp	r3, #15
 8004a4a:	d909      	bls.n	8004a60 <UART_SetConfig+0x4a0>
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a52:	d205      	bcs.n	8004a60 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	b29a      	uxth	r2, r3
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60da      	str	r2, [r3, #12]
 8004a5e:	e001      	b.n	8004a64 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2200      	movs	r2, #0
 8004a68:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a70:	7fbb      	ldrb	r3, [r7, #30]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3720      	adds	r7, #32
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	40007c00 	.word	0x40007c00
 8004a80:	40023800 	.word	0x40023800
 8004a84:	00f42400 	.word	0x00f42400

08004a88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a94:	f003 0308 	and.w	r3, r3, #8
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d00a      	beq.n	8004ab2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	685b      	ldr	r3, [r3, #4]
 8004aa2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab6:	f003 0301 	and.w	r3, r3, #1
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00a      	beq.n	8004ad4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad8:	f003 0302 	and.w	r3, r3, #2
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d00a      	beq.n	8004af6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	430a      	orrs	r2, r1
 8004af4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004afa:	f003 0304 	and.w	r3, r3, #4
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d00a      	beq.n	8004b18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	430a      	orrs	r2, r1
 8004b16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b1c:	f003 0310 	and.w	r3, r3, #16
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00a      	beq.n	8004b3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b3e:	f003 0320 	and.w	r3, r3, #32
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00a      	beq.n	8004b5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	430a      	orrs	r2, r1
 8004b5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d01a      	beq.n	8004b9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	430a      	orrs	r2, r1
 8004b7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b82:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004b86:	d10a      	bne.n	8004b9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d00a      	beq.n	8004bc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	430a      	orrs	r2, r1
 8004bbe:	605a      	str	r2, [r3, #4]
  }
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b08c      	sub	sp, #48	@ 0x30
 8004bd0:	af02      	add	r7, sp, #8
 8004bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bdc:	f7fc ffba 	bl	8001b54 <HAL_GetTick>
 8004be0:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 0308 	and.w	r3, r3, #8
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d12e      	bne.n	8004c4e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004bf0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f000 f83b 	bl	8004c7a <UART_WaitOnFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d021      	beq.n	8004c4e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c1e:	623b      	str	r3, [r7, #32]
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	6a3b      	ldr	r3, [r7, #32]
 8004c28:	61fb      	str	r3, [r7, #28]
 8004c2a:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	69b9      	ldr	r1, [r7, #24]
 8004c2e:	69fa      	ldr	r2, [r7, #28]
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	617b      	str	r3, [r7, #20]
   return(result);
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e6      	bne.n	8004c0a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e011      	b.n	8004c72 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2220      	movs	r2, #32
 8004c52:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2220      	movs	r2, #32
 8004c58:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2200      	movs	r2, #0
 8004c60:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2200      	movs	r2, #0
 8004c66:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3728      	adds	r7, #40	@ 0x28
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004c7a:	b580      	push	{r7, lr}
 8004c7c:	b084      	sub	sp, #16
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	60f8      	str	r0, [r7, #12]
 8004c82:	60b9      	str	r1, [r7, #8]
 8004c84:	603b      	str	r3, [r7, #0]
 8004c86:	4613      	mov	r3, r2
 8004c88:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c8a:	e04f      	b.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c92:	d04b      	beq.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c94:	f7fc ff5e 	bl	8001b54 <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	69ba      	ldr	r2, [r7, #24]
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d302      	bcc.n	8004caa <UART_WaitOnFlagUntilTimeout+0x30>
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e04e      	b.n	8004d4c <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0304 	and.w	r3, r3, #4
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d037      	beq.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b80      	cmp	r3, #128	@ 0x80
 8004cc0:	d034      	beq.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	2b40      	cmp	r3, #64	@ 0x40
 8004cc6:	d031      	beq.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	69db      	ldr	r3, [r3, #28]
 8004cce:	f003 0308 	and.w	r3, r3, #8
 8004cd2:	2b08      	cmp	r3, #8
 8004cd4:	d110      	bne.n	8004cf8 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2208      	movs	r2, #8
 8004cdc:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 f838 	bl	8004d54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	2208      	movs	r2, #8
 8004ce8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e029      	b.n	8004d4c <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	69db      	ldr	r3, [r3, #28]
 8004cfe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d02:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d06:	d111      	bne.n	8004d2c <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004d10:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f000 f81e 	bl	8004d54 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004d28:	2303      	movs	r3, #3
 8004d2a:	e00f      	b.n	8004d4c <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	69da      	ldr	r2, [r3, #28]
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	4013      	ands	r3, r2
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	bf0c      	ite	eq
 8004d3c:	2301      	moveq	r3, #1
 8004d3e:	2300      	movne	r3, #0
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	461a      	mov	r2, r3
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	429a      	cmp	r2, r3
 8004d48:	d0a0      	beq.n	8004c8c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d54:	b480      	push	{r7}
 8004d56:	b095      	sub	sp, #84	@ 0x54
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d64:	e853 3f00 	ldrex	r3, [r3]
 8004d68:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d70:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	461a      	mov	r2, r3
 8004d78:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d7a:	643b      	str	r3, [r7, #64]	@ 0x40
 8004d7c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d7e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d80:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d82:	e841 2300 	strex	r3, r2, [r1]
 8004d86:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1e6      	bne.n	8004d5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	3308      	adds	r3, #8
 8004d94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d96:	6a3b      	ldr	r3, [r7, #32]
 8004d98:	e853 3f00 	ldrex	r3, [r3]
 8004d9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	f023 0301 	bic.w	r3, r3, #1
 8004da4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	3308      	adds	r3, #8
 8004dac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004dae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004db0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004db4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004db6:	e841 2300 	strex	r3, r2, [r1]
 8004dba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1e5      	bne.n	8004d8e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d118      	bne.n	8004dfc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	e853 3f00 	ldrex	r3, [r3]
 8004dd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	f023 0310 	bic.w	r3, r3, #16
 8004dde:	647b      	str	r3, [r7, #68]	@ 0x44
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	461a      	mov	r2, r3
 8004de6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004de8:	61bb      	str	r3, [r7, #24]
 8004dea:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dec:	6979      	ldr	r1, [r7, #20]
 8004dee:	69ba      	ldr	r2, [r7, #24]
 8004df0:	e841 2300 	strex	r3, r2, [r1]
 8004df4:	613b      	str	r3, [r7, #16]
   return(result);
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d1e6      	bne.n	8004dca <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2220      	movs	r2, #32
 8004e00:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2200      	movs	r2, #0
 8004e08:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004e10:	bf00      	nop
 8004e12:	3754      	adds	r7, #84	@ 0x54
 8004e14:	46bd      	mov	sp, r7
 8004e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1a:	4770      	bx	lr

08004e1c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004e1c:	b084      	sub	sp, #16
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b084      	sub	sp, #16
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	6078      	str	r0, [r7, #4]
 8004e26:	f107 001c 	add.w	r0, r7, #28
 8004e2a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004e2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e32:	2b01      	cmp	r3, #1
 8004e34:	d121      	bne.n	8004e7a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	4b21      	ldr	r3, [pc, #132]	@ (8004ecc <USB_CoreInit+0xb0>)
 8004e48:	4013      	ands	r3, r2
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004e5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d105      	bne.n	8004e6e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fa92 	bl	8005398 <USB_CoreReset>
 8004e74:	4603      	mov	r3, r0
 8004e76:	73fb      	strb	r3, [r7, #15]
 8004e78:	e010      	b.n	8004e9c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e86:	6878      	ldr	r0, [r7, #4]
 8004e88:	f000 fa86 	bl	8005398 <USB_CoreReset>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e94:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004e9c:	7fbb      	ldrb	r3, [r7, #30]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d10b      	bne.n	8004eba <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f043 0206 	orr.w	r2, r3, #6
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	689b      	ldr	r3, [r3, #8]
 8004eb2:	f043 0220 	orr.w	r2, r3, #32
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3710      	adds	r7, #16
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ec6:	b004      	add	sp, #16
 8004ec8:	4770      	bx	lr
 8004eca:	bf00      	nop
 8004ecc:	ffbdffbf 	.word	0xffbdffbf

08004ed0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ed0:	b480      	push	{r7}
 8004ed2:	b083      	sub	sp, #12
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	689b      	ldr	r3, [r3, #8]
 8004edc:	f023 0201 	bic.w	r2, r3, #1
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	370c      	adds	r7, #12
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr

08004ef2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b084      	sub	sp, #16
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
 8004efa:	460b      	mov	r3, r1
 8004efc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004f0e:	78fb      	ldrb	r3, [r7, #3]
 8004f10:	2b01      	cmp	r3, #1
 8004f12:	d115      	bne.n	8004f40 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004f20:	200a      	movs	r0, #10
 8004f22:	f7fc fe23 	bl	8001b6c <HAL_Delay>
      ms += 10U;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	330a      	adds	r3, #10
 8004f2a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 fa25 	bl	800537c <USB_GetMode>
 8004f32:	4603      	mov	r3, r0
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d01e      	beq.n	8004f76 <USB_SetCurrentMode+0x84>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2bc7      	cmp	r3, #199	@ 0xc7
 8004f3c:	d9f0      	bls.n	8004f20 <USB_SetCurrentMode+0x2e>
 8004f3e:	e01a      	b.n	8004f76 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004f40:	78fb      	ldrb	r3, [r7, #3]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d115      	bne.n	8004f72 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8004f52:	200a      	movs	r0, #10
 8004f54:	f7fc fe0a 	bl	8001b6c <HAL_Delay>
      ms += 10U;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	330a      	adds	r3, #10
 8004f5c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fa0c 	bl	800537c <USB_GetMode>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <USB_SetCurrentMode+0x84>
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2bc7      	cmp	r3, #199	@ 0xc7
 8004f6e:	d9f0      	bls.n	8004f52 <USB_SetCurrentMode+0x60>
 8004f70:	e001      	b.n	8004f76 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e005      	b.n	8004f82 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	2bc8      	cmp	r3, #200	@ 0xc8
 8004f7a:	d101      	bne.n	8004f80 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e000      	b.n	8004f82 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f8c:	b084      	sub	sp, #16
 8004f8e:	b580      	push	{r7, lr}
 8004f90:	b086      	sub	sp, #24
 8004f92:	af00      	add	r7, sp, #0
 8004f94:	6078      	str	r0, [r7, #4]
 8004f96:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004f9a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
 8004faa:	e009      	b.n	8004fc0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	3340      	adds	r3, #64	@ 0x40
 8004fb2:	009b      	lsls	r3, r3, #2
 8004fb4:	4413      	add	r3, r2
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004fba:	693b      	ldr	r3, [r7, #16]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	613b      	str	r3, [r7, #16]
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	2b0e      	cmp	r3, #14
 8004fc4:	d9f2      	bls.n	8004fac <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004fc6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d11c      	bne.n	8005008 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	68fa      	ldr	r2, [r7, #12]
 8004fd8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004fdc:	f043 0302 	orr.w	r3, r3, #2
 8004fe0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e005      	b.n	8005014 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800501a:	461a      	mov	r2, r3
 800501c:	2300      	movs	r3, #0
 800501e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005020:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005024:	2b01      	cmp	r3, #1
 8005026:	d10d      	bne.n	8005044 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005028:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800502c:	2b00      	cmp	r3, #0
 800502e:	d104      	bne.n	800503a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005030:	2100      	movs	r1, #0
 8005032:	6878      	ldr	r0, [r7, #4]
 8005034:	f000 f968 	bl	8005308 <USB_SetDevSpeed>
 8005038:	e008      	b.n	800504c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800503a:	2101      	movs	r1, #1
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 f963 	bl	8005308 <USB_SetDevSpeed>
 8005042:	e003      	b.n	800504c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005044:	2103      	movs	r1, #3
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 f95e 	bl	8005308 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800504c:	2110      	movs	r1, #16
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f000 f8fa 	bl	8005248 <USB_FlushTxFifo>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d001      	beq.n	800505e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800505a:	2301      	movs	r3, #1
 800505c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f000 f924 	bl	80052ac <USB_FlushRxFifo>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005074:	461a      	mov	r2, r3
 8005076:	2300      	movs	r3, #0
 8005078:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005080:	461a      	mov	r2, r3
 8005082:	2300      	movs	r3, #0
 8005084:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800508c:	461a      	mov	r2, r3
 800508e:	2300      	movs	r3, #0
 8005090:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005092:	2300      	movs	r3, #0
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	e043      	b.n	8005120 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	015a      	lsls	r2, r3, #5
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	4413      	add	r3, r2
 80050a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050aa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80050ae:	d118      	bne.n	80050e2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10a      	bne.n	80050cc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	015a      	lsls	r2, r3, #5
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4413      	add	r3, r2
 80050be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050c2:	461a      	mov	r2, r3
 80050c4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80050c8:	6013      	str	r3, [r2, #0]
 80050ca:	e013      	b.n	80050f4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80050cc:	693b      	ldr	r3, [r7, #16]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050d8:	461a      	mov	r2, r3
 80050da:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80050de:	6013      	str	r3, [r2, #0]
 80050e0:	e008      	b.n	80050f4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80050ee:	461a      	mov	r2, r3
 80050f0:	2300      	movs	r3, #0
 80050f2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	015a      	lsls	r2, r3, #5
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	4413      	add	r3, r2
 80050fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005100:	461a      	mov	r2, r3
 8005102:	2300      	movs	r3, #0
 8005104:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	015a      	lsls	r2, r3, #5
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	4413      	add	r3, r2
 800510e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005112:	461a      	mov	r2, r3
 8005114:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005118:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800511a:	693b      	ldr	r3, [r7, #16]
 800511c:	3301      	adds	r3, #1
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005124:	461a      	mov	r2, r3
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	4293      	cmp	r3, r2
 800512a:	d3b5      	bcc.n	8005098 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800512c:	2300      	movs	r3, #0
 800512e:	613b      	str	r3, [r7, #16]
 8005130:	e043      	b.n	80051ba <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	015a      	lsls	r2, r3, #5
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	4413      	add	r3, r2
 800513a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005144:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005148:	d118      	bne.n	800517c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d10a      	bne.n	8005166 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	015a      	lsls	r2, r3, #5
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4413      	add	r3, r2
 8005158:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800515c:	461a      	mov	r2, r3
 800515e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005162:	6013      	str	r3, [r2, #0]
 8005164:	e013      	b.n	800518e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	015a      	lsls	r2, r3, #5
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	4413      	add	r3, r2
 800516e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005172:	461a      	mov	r2, r3
 8005174:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e008      	b.n	800518e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	015a      	lsls	r2, r3, #5
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	4413      	add	r3, r2
 8005184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005188:	461a      	mov	r2, r3
 800518a:	2300      	movs	r3, #0
 800518c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	015a      	lsls	r2, r3, #5
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	4413      	add	r3, r2
 8005196:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800519a:	461a      	mov	r2, r3
 800519c:	2300      	movs	r3, #0
 800519e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051ac:	461a      	mov	r2, r3
 80051ae:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80051b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	3301      	adds	r3, #1
 80051b8:	613b      	str	r3, [r7, #16]
 80051ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80051be:	461a      	mov	r2, r3
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d3b5      	bcc.n	8005132 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051cc:	691b      	ldr	r3, [r3, #16]
 80051ce:	68fa      	ldr	r2, [r7, #12]
 80051d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80051d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051d8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80051e6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80051e8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d105      	bne.n	80051fc <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	699b      	ldr	r3, [r3, #24]
 80051f4:	f043 0210 	orr.w	r2, r3, #16
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	699a      	ldr	r2, [r3, #24]
 8005200:	4b0f      	ldr	r3, [pc, #60]	@ (8005240 <USB_DevInit+0x2b4>)
 8005202:	4313      	orrs	r3, r2
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005208:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800520c:	2b00      	cmp	r3, #0
 800520e:	d005      	beq.n	800521c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	f043 0208 	orr.w	r2, r3, #8
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800521c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005220:	2b01      	cmp	r3, #1
 8005222:	d105      	bne.n	8005230 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	699a      	ldr	r2, [r3, #24]
 8005228:	4b06      	ldr	r3, [pc, #24]	@ (8005244 <USB_DevInit+0x2b8>)
 800522a:	4313      	orrs	r3, r2
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005230:	7dfb      	ldrb	r3, [r7, #23]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3718      	adds	r7, #24
 8005236:	46bd      	mov	sp, r7
 8005238:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800523c:	b004      	add	sp, #16
 800523e:	4770      	bx	lr
 8005240:	803c3800 	.word	0x803c3800
 8005244:	40000004 	.word	0x40000004

08005248 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	3301      	adds	r3, #1
 800525a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005262:	d901      	bls.n	8005268 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005264:	2303      	movs	r3, #3
 8005266:	e01b      	b.n	80052a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	2b00      	cmp	r3, #0
 800526e:	daf2      	bge.n	8005256 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005270:	2300      	movs	r3, #0
 8005272:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	019b      	lsls	r3, r3, #6
 8005278:	f043 0220 	orr.w	r2, r3, #32
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	3301      	adds	r3, #1
 8005284:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800528c:	d901      	bls.n	8005292 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800528e:	2303      	movs	r3, #3
 8005290:	e006      	b.n	80052a0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	691b      	ldr	r3, [r3, #16]
 8005296:	f003 0320 	and.w	r3, r3, #32
 800529a:	2b20      	cmp	r3, #32
 800529c:	d0f0      	beq.n	8005280 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052b4:	2300      	movs	r3, #0
 80052b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	3301      	adds	r3, #1
 80052bc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052c4:	d901      	bls.n	80052ca <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80052c6:	2303      	movs	r3, #3
 80052c8:	e018      	b.n	80052fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	daf2      	bge.n	80052b8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80052d2:	2300      	movs	r3, #0
 80052d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2210      	movs	r2, #16
 80052da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	3301      	adds	r3, #1
 80052e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80052e8:	d901      	bls.n	80052ee <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80052ea:	2303      	movs	r3, #3
 80052ec:	e006      	b.n	80052fc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	691b      	ldr	r3, [r3, #16]
 80052f2:	f003 0310 	and.w	r3, r3, #16
 80052f6:	2b10      	cmp	r3, #16
 80052f8:	d0f0      	beq.n	80052dc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80052fa:	2300      	movs	r3, #0
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	460b      	mov	r3, r1
 8005312:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800531e:	681a      	ldr	r2, [r3, #0]
 8005320:	78fb      	ldrb	r3, [r7, #3]
 8005322:	68f9      	ldr	r1, [r7, #12]
 8005324:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005328:	4313      	orrs	r3, r2
 800532a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3714      	adds	r7, #20
 8005332:	46bd      	mov	sp, r7
 8005334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005338:	4770      	bx	lr

0800533a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800533a:	b480      	push	{r7}
 800533c:	b085      	sub	sp, #20
 800533e:	af00      	add	r7, sp, #0
 8005340:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005354:	f023 0303 	bic.w	r3, r3, #3
 8005358:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005368:	f043 0302 	orr.w	r3, r3, #2
 800536c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800536e:	2300      	movs	r3, #0
}
 8005370:	4618      	mov	r0, r3
 8005372:	3714      	adds	r7, #20
 8005374:	46bd      	mov	sp, r7
 8005376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537a:	4770      	bx	lr

0800537c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	695b      	ldr	r3, [r3, #20]
 8005388:	f003 0301 	and.w	r3, r3, #1
}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005398:	b480      	push	{r7}
 800539a:	b085      	sub	sp, #20
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80053a0:	2300      	movs	r3, #0
 80053a2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	3301      	adds	r3, #1
 80053a8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053b0:	d901      	bls.n	80053b6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	e022      	b.n	80053fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	daf2      	bge.n	80053a4 <USB_CoreReset+0xc>

  count = 10U;
 80053be:	230a      	movs	r3, #10
 80053c0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80053c2:	e002      	b.n	80053ca <USB_CoreReset+0x32>
  {
    count--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3b01      	subs	r3, #1
 80053c8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1f9      	bne.n	80053c4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	f043 0201 	orr.w	r2, r3, #1
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3301      	adds	r3, #1
 80053e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053e8:	d901      	bls.n	80053ee <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e006      	b.n	80053fc <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	691b      	ldr	r3, [r3, #16]
 80053f2:	f003 0301 	and.w	r3, r3, #1
 80053f6:	2b01      	cmp	r3, #1
 80053f8:	d0f0      	beq.n	80053dc <USB_CoreReset+0x44>

  return HAL_OK;
 80053fa:	2300      	movs	r3, #0
}
 80053fc:	4618      	mov	r0, r3
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005408:	b480      	push	{r7}
 800540a:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800540c:	bf00      	nop
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
	...

08005418 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800541e:	f3ef 8305 	mrs	r3, IPSR
 8005422:	60bb      	str	r3, [r7, #8]
  return(result);
 8005424:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005426:	2b00      	cmp	r3, #0
 8005428:	d10f      	bne.n	800544a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800542a:	f3ef 8310 	mrs	r3, PRIMASK
 800542e:	607b      	str	r3, [r7, #4]
  return(result);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d105      	bne.n	8005442 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005436:	f3ef 8311 	mrs	r3, BASEPRI
 800543a:	603b      	str	r3, [r7, #0]
  return(result);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d007      	beq.n	8005452 <osKernelInitialize+0x3a>
 8005442:	4b0e      	ldr	r3, [pc, #56]	@ (800547c <osKernelInitialize+0x64>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b02      	cmp	r3, #2
 8005448:	d103      	bne.n	8005452 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800544a:	f06f 0305 	mvn.w	r3, #5
 800544e:	60fb      	str	r3, [r7, #12]
 8005450:	e00c      	b.n	800546c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005452:	4b0a      	ldr	r3, [pc, #40]	@ (800547c <osKernelInitialize+0x64>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d105      	bne.n	8005466 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800545a:	4b08      	ldr	r3, [pc, #32]	@ (800547c <osKernelInitialize+0x64>)
 800545c:	2201      	movs	r2, #1
 800545e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005460:	2300      	movs	r3, #0
 8005462:	60fb      	str	r3, [r7, #12]
 8005464:	e002      	b.n	800546c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8005466:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800546a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800546c:	68fb      	ldr	r3, [r7, #12]
}
 800546e:	4618      	mov	r0, r3
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	200008f4 	.word	0x200008f4

08005480 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005486:	f3ef 8305 	mrs	r3, IPSR
 800548a:	60bb      	str	r3, [r7, #8]
  return(result);
 800548c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800548e:	2b00      	cmp	r3, #0
 8005490:	d10f      	bne.n	80054b2 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005492:	f3ef 8310 	mrs	r3, PRIMASK
 8005496:	607b      	str	r3, [r7, #4]
  return(result);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d105      	bne.n	80054aa <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800549e:	f3ef 8311 	mrs	r3, BASEPRI
 80054a2:	603b      	str	r3, [r7, #0]
  return(result);
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d007      	beq.n	80054ba <osKernelStart+0x3a>
 80054aa:	4b0f      	ldr	r3, [pc, #60]	@ (80054e8 <osKernelStart+0x68>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b02      	cmp	r3, #2
 80054b0:	d103      	bne.n	80054ba <osKernelStart+0x3a>
    stat = osErrorISR;
 80054b2:	f06f 0305 	mvn.w	r3, #5
 80054b6:	60fb      	str	r3, [r7, #12]
 80054b8:	e010      	b.n	80054dc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 80054ba:	4b0b      	ldr	r3, [pc, #44]	@ (80054e8 <osKernelStart+0x68>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	2b01      	cmp	r3, #1
 80054c0:	d109      	bne.n	80054d6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80054c2:	f7ff ffa1 	bl	8005408 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80054c6:	4b08      	ldr	r3, [pc, #32]	@ (80054e8 <osKernelStart+0x68>)
 80054c8:	2202      	movs	r2, #2
 80054ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80054cc:	f001 fab0 	bl	8006a30 <vTaskStartScheduler>
      stat = osOK;
 80054d0:	2300      	movs	r3, #0
 80054d2:	60fb      	str	r3, [r7, #12]
 80054d4:	e002      	b.n	80054dc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80054d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80054da:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80054dc:	68fb      	ldr	r3, [r7, #12]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	200008f4 	.word	0x200008f4

080054ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b090      	sub	sp, #64	@ 0x40
 80054f0:	af04      	add	r7, sp, #16
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	60b9      	str	r1, [r7, #8]
 80054f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80054f8:	2300      	movs	r3, #0
 80054fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80054fc:	f3ef 8305 	mrs	r3, IPSR
 8005500:	61fb      	str	r3, [r7, #28]
  return(result);
 8005502:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005504:	2b00      	cmp	r3, #0
 8005506:	f040 8090 	bne.w	800562a <osThreadNew+0x13e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800550a:	f3ef 8310 	mrs	r3, PRIMASK
 800550e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d105      	bne.n	8005522 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005516:	f3ef 8311 	mrs	r3, BASEPRI
 800551a:	617b      	str	r3, [r7, #20]
  return(result);
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d003      	beq.n	800552a <osThreadNew+0x3e>
 8005522:	4b44      	ldr	r3, [pc, #272]	@ (8005634 <osThreadNew+0x148>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2b02      	cmp	r3, #2
 8005528:	d07f      	beq.n	800562a <osThreadNew+0x13e>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d07c      	beq.n	800562a <osThreadNew+0x13e>
    stack = configMINIMAL_STACK_SIZE;
 8005530:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005534:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005536:	2318      	movs	r3, #24
 8005538:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 800553a:	2300      	movs	r3, #0
 800553c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800553e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005542:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d045      	beq.n	80055d6 <osThreadNew+0xea>
      if (attr->name != NULL) {
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <osThreadNew+0x6c>
        name = attr->name;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d002      	beq.n	8005566 <osThreadNew+0x7a>
        prio = (UBaseType_t)attr->priority;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	699b      	ldr	r3, [r3, #24]
 8005564:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005568:	2b00      	cmp	r3, #0
 800556a:	d008      	beq.n	800557e <osThreadNew+0x92>
 800556c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800556e:	2b38      	cmp	r3, #56	@ 0x38
 8005570:	d805      	bhi.n	800557e <osThreadNew+0x92>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b00      	cmp	r3, #0
 800557c:	d001      	beq.n	8005582 <osThreadNew+0x96>
        return (NULL);
 800557e:	2300      	movs	r3, #0
 8005580:	e054      	b.n	800562c <osThreadNew+0x140>
      }

      if (attr->stack_size > 0U) {
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	2b00      	cmp	r3, #0
 8005588:	d003      	beq.n	8005592 <osThreadNew+0xa6>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	089b      	lsrs	r3, r3, #2
 8005590:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d00e      	beq.n	80055b8 <osThreadNew+0xcc>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	68db      	ldr	r3, [r3, #12]
 800559e:	2ba7      	cmp	r3, #167	@ 0xa7
 80055a0:	d90a      	bls.n	80055b8 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d006      	beq.n	80055b8 <osThreadNew+0xcc>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	695b      	ldr	r3, [r3, #20]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <osThreadNew+0xcc>
        mem = 1;
 80055b2:	2301      	movs	r3, #1
 80055b4:	623b      	str	r3, [r7, #32]
 80055b6:	e010      	b.n	80055da <osThreadNew+0xee>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10c      	bne.n	80055da <osThreadNew+0xee>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	68db      	ldr	r3, [r3, #12]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d108      	bne.n	80055da <osThreadNew+0xee>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	691b      	ldr	r3, [r3, #16]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d104      	bne.n	80055da <osThreadNew+0xee>
          mem = 0;
 80055d0:	2300      	movs	r3, #0
 80055d2:	623b      	str	r3, [r7, #32]
 80055d4:	e001      	b.n	80055da <osThreadNew+0xee>
        }
      }
    }
    else {
      mem = 0;
 80055d6:	2300      	movs	r3, #0
 80055d8:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d110      	bne.n	8005602 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80055e4:	687a      	ldr	r2, [r7, #4]
 80055e6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80055e8:	9202      	str	r2, [sp, #8]
 80055ea:	9301      	str	r3, [sp, #4]
 80055ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ee:	9300      	str	r3, [sp, #0]
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80055f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f001 f81c 	bl	8006634 <xTaskCreateStatic>
 80055fc:	4603      	mov	r3, r0
 80055fe:	613b      	str	r3, [r7, #16]
 8005600:	e013      	b.n	800562a <osThreadNew+0x13e>
    }
    else {
      if (mem == 0) {
 8005602:	6a3b      	ldr	r3, [r7, #32]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d110      	bne.n	800562a <osThreadNew+0x13e>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005608:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800560a:	b29a      	uxth	r2, r3
 800560c:	f107 0310 	add.w	r3, r7, #16
 8005610:	9301      	str	r3, [sp, #4]
 8005612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005614:	9300      	str	r3, [sp, #0]
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f001 f870 	bl	8006700 <xTaskCreate>
 8005620:	4603      	mov	r3, r0
 8005622:	2b01      	cmp	r3, #1
 8005624:	d001      	beq.n	800562a <osThreadNew+0x13e>
          hTask = NULL;
 8005626:	2300      	movs	r3, #0
 8005628:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800562a:	693b      	ldr	r3, [r7, #16]
}
 800562c:	4618      	mov	r0, r3
 800562e:	3730      	adds	r7, #48	@ 0x30
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	200008f4 	.word	0x200008f4

08005638 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005638:	b580      	push	{r7, lr}
 800563a:	b086      	sub	sp, #24
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005640:	f3ef 8305 	mrs	r3, IPSR
 8005644:	613b      	str	r3, [r7, #16]
  return(result);
 8005646:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005648:	2b00      	cmp	r3, #0
 800564a:	d10f      	bne.n	800566c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800564c:	f3ef 8310 	mrs	r3, PRIMASK
 8005650:	60fb      	str	r3, [r7, #12]
  return(result);
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d105      	bne.n	8005664 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8005658:	f3ef 8311 	mrs	r3, BASEPRI
 800565c:	60bb      	str	r3, [r7, #8]
  return(result);
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d007      	beq.n	8005674 <osDelay+0x3c>
 8005664:	4b0a      	ldr	r3, [pc, #40]	@ (8005690 <osDelay+0x58>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	2b02      	cmp	r3, #2
 800566a:	d103      	bne.n	8005674 <osDelay+0x3c>
    stat = osErrorISR;
 800566c:	f06f 0305 	mvn.w	r3, #5
 8005670:	617b      	str	r3, [r7, #20]
 8005672:	e007      	b.n	8005684 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8005674:	2300      	movs	r3, #0
 8005676:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d002      	beq.n	8005684 <osDelay+0x4c>
      vTaskDelay(ticks);
 800567e:	6878      	ldr	r0, [r7, #4]
 8005680:	f001 f99e 	bl	80069c0 <vTaskDelay>
    }
  }

  return (stat);
 8005684:	697b      	ldr	r3, [r7, #20]
}
 8005686:	4618      	mov	r0, r3
 8005688:	3718      	adds	r7, #24
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
 800568e:	bf00      	nop
 8005690:	200008f4 	.word	0x200008f4

08005694 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005694:	b480      	push	{r7}
 8005696:	b085      	sub	sp, #20
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	4a07      	ldr	r2, [pc, #28]	@ (80056c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80056a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	4a06      	ldr	r2, [pc, #24]	@ (80056c4 <vApplicationGetIdleTaskMemory+0x30>)
 80056aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80056b2:	601a      	str	r2, [r3, #0]
}
 80056b4:	bf00      	nop
 80056b6:	3714      	adds	r7, #20
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr
 80056c0:	200008f8 	.word	0x200008f8
 80056c4:	200009a0 	.word	0x200009a0

080056c8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4a07      	ldr	r2, [pc, #28]	@ (80056f4 <vApplicationGetTimerTaskMemory+0x2c>)
 80056d8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80056da:	68bb      	ldr	r3, [r7, #8]
 80056dc:	4a06      	ldr	r2, [pc, #24]	@ (80056f8 <vApplicationGetTimerTaskMemory+0x30>)
 80056de:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80056e6:	601a      	str	r2, [r3, #0]
}
 80056e8:	bf00      	nop
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr
 80056f4:	20000da0 	.word	0x20000da0
 80056f8:	20000e48 	.word	0x20000e48

080056fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	f103 0208 	add.w	r2, r3, #8
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005714:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f103 0208 	add.w	r2, r3, #8
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f103 0208 	add.w	r2, r3, #8
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005730:	bf00      	nop
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800573c:	b480      	push	{r7}
 800573e:	b083      	sub	sp, #12
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800574a:	bf00      	nop
 800574c:	370c      	adds	r7, #12
 800574e:	46bd      	mov	sp, r7
 8005750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005754:	4770      	bx	lr

08005756 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005756:	b480      	push	{r7}
 8005758:	b085      	sub	sp, #20
 800575a:	af00      	add	r7, sp, #0
 800575c:	6078      	str	r0, [r7, #4]
 800575e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	68fa      	ldr	r2, [r7, #12]
 800576a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	1c5a      	adds	r2, r3, #1
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	601a      	str	r2, [r3, #0]
}
 8005792:	bf00      	nop
 8005794:	3714      	adds	r7, #20
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr

0800579e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800579e:	b480      	push	{r7}
 80057a0:	b085      	sub	sp, #20
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	6078      	str	r0, [r7, #4]
 80057a6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80057ae:	68bb      	ldr	r3, [r7, #8]
 80057b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80057b4:	d103      	bne.n	80057be <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	691b      	ldr	r3, [r3, #16]
 80057ba:	60fb      	str	r3, [r7, #12]
 80057bc:	e00c      	b.n	80057d8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3308      	adds	r3, #8
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	e002      	b.n	80057cc <vListInsert+0x2e>
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	60fb      	str	r3, [r7, #12]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d2f6      	bcs.n	80057c6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	685a      	ldr	r2, [r3, #4]
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	683a      	ldr	r2, [r7, #0]
 80057e6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	68fa      	ldr	r2, [r7, #12]
 80057ec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	683a      	ldr	r2, [r7, #0]
 80057f2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	687a      	ldr	r2, [r7, #4]
 80057f8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	1c5a      	adds	r2, r3, #1
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	601a      	str	r2, [r3, #0]
}
 8005804:	bf00      	nop
 8005806:	3714      	adds	r7, #20
 8005808:	46bd      	mov	sp, r7
 800580a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580e:	4770      	bx	lr

08005810 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	685b      	ldr	r3, [r3, #4]
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6892      	ldr	r2, [r2, #8]
 8005826:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6852      	ldr	r2, [r2, #4]
 8005830:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	687a      	ldr	r2, [r7, #4]
 8005838:	429a      	cmp	r2, r3
 800583a:	d103      	bne.n	8005844 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689a      	ldr	r2, [r3, #8]
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	1e5a      	subs	r2, r3, #1
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
}
 8005858:	4618      	mov	r0, r3
 800585a:	3714      	adds	r7, #20
 800585c:	46bd      	mov	sp, r7
 800585e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005862:	4770      	bx	lr

08005864 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8005864:	b580      	push	{r7, lr}
 8005866:	b084      	sub	sp, #16
 8005868:	af00      	add	r7, sp, #0
 800586a:	6078      	str	r0, [r7, #4]
 800586c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d10d      	bne.n	8005894 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800587c:	b672      	cpsid	i
 800587e:	f383 8811 	msr	BASEPRI, r3
 8005882:	f3bf 8f6f 	isb	sy
 8005886:	f3bf 8f4f 	dsb	sy
 800588a:	b662      	cpsie	i
 800588c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800588e:	bf00      	nop
 8005890:	bf00      	nop
 8005892:	e7fd      	b.n	8005890 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8005894:	f002 fcd2 	bl	800823c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058a0:	68f9      	ldr	r1, [r7, #12]
 80058a2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058a4:	fb01 f303 	mul.w	r3, r1, r3
 80058a8:	441a      	add	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681a      	ldr	r2, [r3, #0]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058c4:	3b01      	subs	r3, #1
 80058c6:	68f9      	ldr	r1, [r7, #12]
 80058c8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80058ca:	fb01 f303 	mul.w	r3, r1, r3
 80058ce:	441a      	add	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	22ff      	movs	r2, #255	@ 0xff
 80058d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	22ff      	movs	r2, #255	@ 0xff
 80058e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d114      	bne.n	8005914 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	691b      	ldr	r3, [r3, #16]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01a      	beq.n	8005928 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	3310      	adds	r3, #16
 80058f6:	4618      	mov	r0, r3
 80058f8:	f001 fb46 	bl	8006f88 <xTaskRemoveFromEventList>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d012      	beq.n	8005928 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005902:	4b0d      	ldr	r3, [pc, #52]	@ (8005938 <xQueueGenericReset+0xd4>)
 8005904:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005908:	601a      	str	r2, [r3, #0]
 800590a:	f3bf 8f4f 	dsb	sy
 800590e:	f3bf 8f6f 	isb	sy
 8005912:	e009      	b.n	8005928 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	3310      	adds	r3, #16
 8005918:	4618      	mov	r0, r3
 800591a:	f7ff feef 	bl	80056fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3324      	adds	r3, #36	@ 0x24
 8005922:	4618      	mov	r0, r3
 8005924:	f7ff feea 	bl	80056fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005928:	f002 fcbe 	bl	80082a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800592c:	2301      	movs	r3, #1
}
 800592e:	4618      	mov	r0, r3
 8005930:	3710      	adds	r7, #16
 8005932:	46bd      	mov	sp, r7
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	e000ed04 	.word	0xe000ed04

0800593c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08e      	sub	sp, #56	@ 0x38
 8005940:	af02      	add	r7, sp, #8
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
 8005948:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d10d      	bne.n	800596c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8005950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005954:	b672      	cpsid	i
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	b662      	cpsie	i
 8005964:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005966:	bf00      	nop
 8005968:	bf00      	nop
 800596a:	e7fd      	b.n	8005968 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d10d      	bne.n	800598e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8005972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005976:	b672      	cpsid	i
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	b662      	cpsie	i
 8005986:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	e7fd      	b.n	800598a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d002      	beq.n	800599a <xQueueGenericCreateStatic+0x5e>
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <xQueueGenericCreateStatic+0x62>
 800599a:	2301      	movs	r3, #1
 800599c:	e000      	b.n	80059a0 <xQueueGenericCreateStatic+0x64>
 800599e:	2300      	movs	r3, #0
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10d      	bne.n	80059c0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 80059a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a8:	b672      	cpsid	i
 80059aa:	f383 8811 	msr	BASEPRI, r3
 80059ae:	f3bf 8f6f 	isb	sy
 80059b2:	f3bf 8f4f 	dsb	sy
 80059b6:	b662      	cpsie	i
 80059b8:	623b      	str	r3, [r7, #32]
}
 80059ba:	bf00      	nop
 80059bc:	bf00      	nop
 80059be:	e7fd      	b.n	80059bc <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d102      	bne.n	80059cc <xQueueGenericCreateStatic+0x90>
 80059c6:	68bb      	ldr	r3, [r7, #8]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <xQueueGenericCreateStatic+0x94>
 80059cc:	2301      	movs	r3, #1
 80059ce:	e000      	b.n	80059d2 <xQueueGenericCreateStatic+0x96>
 80059d0:	2300      	movs	r3, #0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10d      	bne.n	80059f2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80059d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059da:	b672      	cpsid	i
 80059dc:	f383 8811 	msr	BASEPRI, r3
 80059e0:	f3bf 8f6f 	isb	sy
 80059e4:	f3bf 8f4f 	dsb	sy
 80059e8:	b662      	cpsie	i
 80059ea:	61fb      	str	r3, [r7, #28]
}
 80059ec:	bf00      	nop
 80059ee:	bf00      	nop
 80059f0:	e7fd      	b.n	80059ee <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80059f2:	2350      	movs	r3, #80	@ 0x50
 80059f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80059f6:	697b      	ldr	r3, [r7, #20]
 80059f8:	2b50      	cmp	r3, #80	@ 0x50
 80059fa:	d00d      	beq.n	8005a18 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80059fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a00:	b672      	cpsid	i
 8005a02:	f383 8811 	msr	BASEPRI, r3
 8005a06:	f3bf 8f6f 	isb	sy
 8005a0a:	f3bf 8f4f 	dsb	sy
 8005a0e:	b662      	cpsie	i
 8005a10:	61bb      	str	r3, [r7, #24]
}
 8005a12:	bf00      	nop
 8005a14:	bf00      	nop
 8005a16:	e7fd      	b.n	8005a14 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005a18:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8005a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d00d      	beq.n	8005a40 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005a2c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a32:	9300      	str	r3, [sp, #0]
 8005a34:	4613      	mov	r3, r2
 8005a36:	687a      	ldr	r2, [r7, #4]
 8005a38:	68b9      	ldr	r1, [r7, #8]
 8005a3a:	68f8      	ldr	r0, [r7, #12]
 8005a3c:	f000 f848 	bl	8005ad0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3730      	adds	r7, #48	@ 0x30
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b08a      	sub	sp, #40	@ 0x28
 8005a4e:	af02      	add	r7, sp, #8
 8005a50:	60f8      	str	r0, [r7, #12]
 8005a52:	60b9      	str	r1, [r7, #8]
 8005a54:	4613      	mov	r3, r2
 8005a56:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d10d      	bne.n	8005a7a <xQueueGenericCreate+0x30>
	__asm volatile
 8005a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a62:	b672      	cpsid	i
 8005a64:	f383 8811 	msr	BASEPRI, r3
 8005a68:	f3bf 8f6f 	isb	sy
 8005a6c:	f3bf 8f4f 	dsb	sy
 8005a70:	b662      	cpsie	i
 8005a72:	613b      	str	r3, [r7, #16]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d102      	bne.n	8005a86 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8005a80:	2300      	movs	r3, #0
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	e004      	b.n	8005a90 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	fb02 f303 	mul.w	r3, r2, r3
 8005a8e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	3350      	adds	r3, #80	@ 0x50
 8005a94:	4618      	mov	r0, r3
 8005a96:	f002 fcff 	bl	8008498 <pvPortMalloc>
 8005a9a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005a9c:	69bb      	ldr	r3, [r7, #24]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d011      	beq.n	8005ac6 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005aa2:	69bb      	ldr	r3, [r7, #24]
 8005aa4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	3350      	adds	r3, #80	@ 0x50
 8005aaa:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005aac:	69bb      	ldr	r3, [r7, #24]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005ab4:	79fa      	ldrb	r2, [r7, #7]
 8005ab6:	69bb      	ldr	r3, [r7, #24]
 8005ab8:	9300      	str	r3, [sp, #0]
 8005aba:	4613      	mov	r3, r2
 8005abc:	697a      	ldr	r2, [r7, #20]
 8005abe:	68b9      	ldr	r1, [r7, #8]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	f000 f805 	bl	8005ad0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005ac6:	69bb      	ldr	r3, [r7, #24]
	}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3720      	adds	r7, #32
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
 8005adc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d103      	bne.n	8005aec <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	69ba      	ldr	r2, [r7, #24]
 8005ae8:	601a      	str	r2, [r3, #0]
 8005aea:	e002      	b.n	8005af2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005af2:	69bb      	ldr	r3, [r7, #24]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005afe:	2101      	movs	r1, #1
 8005b00:	69b8      	ldr	r0, [r7, #24]
 8005b02:	f7ff feaf 	bl	8005864 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	78fa      	ldrb	r2, [r7, #3]
 8005b0a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005b0e:	bf00      	nop
 8005b10:	3710      	adds	r7, #16
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bd80      	pop	{r7, pc}

08005b16 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8005b16:	b580      	push	{r7, lr}
 8005b18:	b086      	sub	sp, #24
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	6078      	str	r0, [r7, #4]
 8005b1e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10d      	bne.n	8005b42 <xQueueCreateCountingSemaphore+0x2c>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b2a:	b672      	cpsid	i
 8005b2c:	f383 8811 	msr	BASEPRI, r3
 8005b30:	f3bf 8f6f 	isb	sy
 8005b34:	f3bf 8f4f 	dsb	sy
 8005b38:	b662      	cpsie	i
 8005b3a:	613b      	str	r3, [r7, #16]
}
 8005b3c:	bf00      	nop
 8005b3e:	bf00      	nop
 8005b40:	e7fd      	b.n	8005b3e <xQueueCreateCountingSemaphore+0x28>
		configASSERT( uxInitialCount <= uxMaxCount );
 8005b42:	683a      	ldr	r2, [r7, #0]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d90d      	bls.n	8005b66 <xQueueCreateCountingSemaphore+0x50>
	__asm volatile
 8005b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b4e:	b672      	cpsid	i
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	b662      	cpsie	i
 8005b5e:	60fb      	str	r3, [r7, #12]
}
 8005b60:	bf00      	nop
 8005b62:	bf00      	nop
 8005b64:	e7fd      	b.n	8005b62 <xQueueCreateCountingSemaphore+0x4c>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8005b66:	2202      	movs	r2, #2
 8005b68:	2100      	movs	r1, #0
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff ff6d 	bl	8005a4a <xQueueGenericCreate>
 8005b70:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d002      	beq.n	8005b7e <xQueueCreateCountingSemaphore+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	683a      	ldr	r2, [r7, #0]
 8005b7c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005b7e:	697b      	ldr	r3, [r7, #20]
	}
 8005b80:	4618      	mov	r0, r3
 8005b82:	3718      	adds	r7, #24
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bd80      	pop	{r7, pc}

08005b88 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	b08e      	sub	sp, #56	@ 0x38
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	60f8      	str	r0, [r7, #12]
 8005b90:	60b9      	str	r1, [r7, #8]
 8005b92:	607a      	str	r2, [r7, #4]
 8005b94:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005b96:	2300      	movs	r3, #0
 8005b98:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d10d      	bne.n	8005bc0 <xQueueGenericSend+0x38>
	__asm volatile
 8005ba4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba8:	b672      	cpsid	i
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	b662      	cpsie	i
 8005bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005bba:	bf00      	nop
 8005bbc:	bf00      	nop
 8005bbe:	e7fd      	b.n	8005bbc <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d103      	bne.n	8005bce <xQueueGenericSend+0x46>
 8005bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <xQueueGenericSend+0x4a>
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e000      	b.n	8005bd4 <xQueueGenericSend+0x4c>
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d10d      	bne.n	8005bf4 <xQueueGenericSend+0x6c>
	__asm volatile
 8005bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bdc:	b672      	cpsid	i
 8005bde:	f383 8811 	msr	BASEPRI, r3
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	b662      	cpsie	i
 8005bec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bee:	bf00      	nop
 8005bf0:	bf00      	nop
 8005bf2:	e7fd      	b.n	8005bf0 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d103      	bne.n	8005c02 <xQueueGenericSend+0x7a>
 8005bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d101      	bne.n	8005c06 <xQueueGenericSend+0x7e>
 8005c02:	2301      	movs	r3, #1
 8005c04:	e000      	b.n	8005c08 <xQueueGenericSend+0x80>
 8005c06:	2300      	movs	r3, #0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d10d      	bne.n	8005c28 <xQueueGenericSend+0xa0>
	__asm volatile
 8005c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c10:	b672      	cpsid	i
 8005c12:	f383 8811 	msr	BASEPRI, r3
 8005c16:	f3bf 8f6f 	isb	sy
 8005c1a:	f3bf 8f4f 	dsb	sy
 8005c1e:	b662      	cpsie	i
 8005c20:	623b      	str	r3, [r7, #32]
}
 8005c22:	bf00      	nop
 8005c24:	bf00      	nop
 8005c26:	e7fd      	b.n	8005c24 <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c28:	f001 fb7c 	bl	8007324 <xTaskGetSchedulerState>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d102      	bne.n	8005c38 <xQueueGenericSend+0xb0>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <xQueueGenericSend+0xb4>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e000      	b.n	8005c3e <xQueueGenericSend+0xb6>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10d      	bne.n	8005c5e <xQueueGenericSend+0xd6>
	__asm volatile
 8005c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c46:	b672      	cpsid	i
 8005c48:	f383 8811 	msr	BASEPRI, r3
 8005c4c:	f3bf 8f6f 	isb	sy
 8005c50:	f3bf 8f4f 	dsb	sy
 8005c54:	b662      	cpsie	i
 8005c56:	61fb      	str	r3, [r7, #28]
}
 8005c58:	bf00      	nop
 8005c5a:	bf00      	nop
 8005c5c:	e7fd      	b.n	8005c5a <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c5e:	f002 faed 	bl	800823c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d302      	bcc.n	8005c74 <xQueueGenericSend+0xec>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b02      	cmp	r3, #2
 8005c72:	d129      	bne.n	8005cc8 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c74:	683a      	ldr	r2, [r7, #0]
 8005c76:	68b9      	ldr	r1, [r7, #8]
 8005c78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005c7a:	f000 fb6c 	bl	8006356 <prvCopyDataToQueue>
 8005c7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d010      	beq.n	8005caa <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8a:	3324      	adds	r3, #36	@ 0x24
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f001 f97b 	bl	8006f88 <xTaskRemoveFromEventList>
 8005c92:	4603      	mov	r3, r0
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d013      	beq.n	8005cc0 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005c98:	4b3f      	ldr	r3, [pc, #252]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c9e:	601a      	str	r2, [r3, #0]
 8005ca0:	f3bf 8f4f 	dsb	sy
 8005ca4:	f3bf 8f6f 	isb	sy
 8005ca8:	e00a      	b.n	8005cc0 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d007      	beq.n	8005cc0 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005cb0:	4b39      	ldr	r3, [pc, #228]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cb6:	601a      	str	r2, [r3, #0]
 8005cb8:	f3bf 8f4f 	dsb	sy
 8005cbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005cc0:	f002 faf2 	bl	80082a8 <vPortExitCritical>
				return pdPASS;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e063      	b.n	8005d90 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d103      	bne.n	8005cd6 <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005cce:	f002 faeb 	bl	80082a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	e05c      	b.n	8005d90 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d106      	bne.n	8005cea <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005cdc:	f107 0314 	add.w	r3, r7, #20
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	f001 f9b7 	bl	8007054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005cea:	f002 fadd 	bl	80082a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005cee:	f000 ff13 	bl	8006b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005cf2:	f002 faa3 	bl	800823c <vPortEnterCritical>
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005cfc:	b25b      	sxtb	r3, r3
 8005cfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d02:	d103      	bne.n	8005d0c <xQueueGenericSend+0x184>
 8005d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d12:	b25b      	sxtb	r3, r3
 8005d14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d18:	d103      	bne.n	8005d22 <xQueueGenericSend+0x19a>
 8005d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d22:	f002 fac1 	bl	80082a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d26:	1d3a      	adds	r2, r7, #4
 8005d28:	f107 0314 	add.w	r3, r7, #20
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	4618      	mov	r0, r3
 8005d30:	f001 f9a6 	bl	8007080 <xTaskCheckForTimeOut>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d124      	bne.n	8005d84 <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005d3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d3c:	f000 fc03 	bl	8006546 <prvIsQueueFull>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d018      	beq.n	8005d78 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d48:	3310      	adds	r3, #16
 8005d4a:	687a      	ldr	r2, [r7, #4]
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f001 f8c4 	bl	8006edc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005d54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d56:	f000 fb8e 	bl	8006476 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005d5a:	f000 feeb 	bl	8006b34 <xTaskResumeAll>
 8005d5e:	4603      	mov	r3, r0
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	f47f af7c 	bne.w	8005c5e <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 8005d66:	4b0c      	ldr	r3, [pc, #48]	@ (8005d98 <xQueueGenericSend+0x210>)
 8005d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d6c:	601a      	str	r2, [r3, #0]
 8005d6e:	f3bf 8f4f 	dsb	sy
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	e772      	b.n	8005c5e <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005d78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d7a:	f000 fb7c 	bl	8006476 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005d7e:	f000 fed9 	bl	8006b34 <xTaskResumeAll>
 8005d82:	e76c      	b.n	8005c5e <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005d86:	f000 fb76 	bl	8006476 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005d8a:	f000 fed3 	bl	8006b34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005d8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005d90:	4618      	mov	r0, r3
 8005d92:	3738      	adds	r7, #56	@ 0x38
 8005d94:	46bd      	mov	sp, r7
 8005d96:	bd80      	pop	{r7, pc}
 8005d98:	e000ed04 	.word	0xe000ed04

08005d9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b08e      	sub	sp, #56	@ 0x38
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	607a      	str	r2, [r7, #4]
 8005da8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10d      	bne.n	8005dd0 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db8:	b672      	cpsid	i
 8005dba:	f383 8811 	msr	BASEPRI, r3
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	b662      	cpsie	i
 8005dc8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d103      	bne.n	8005dde <xQueueGenericSendFromISR+0x42>
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d101      	bne.n	8005de2 <xQueueGenericSendFromISR+0x46>
 8005dde:	2301      	movs	r3, #1
 8005de0:	e000      	b.n	8005de4 <xQueueGenericSendFromISR+0x48>
 8005de2:	2300      	movs	r3, #0
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d10d      	bne.n	8005e04 <xQueueGenericSendFromISR+0x68>
	__asm volatile
 8005de8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dec:	b672      	cpsid	i
 8005dee:	f383 8811 	msr	BASEPRI, r3
 8005df2:	f3bf 8f6f 	isb	sy
 8005df6:	f3bf 8f4f 	dsb	sy
 8005dfa:	b662      	cpsie	i
 8005dfc:	623b      	str	r3, [r7, #32]
}
 8005dfe:	bf00      	nop
 8005e00:	bf00      	nop
 8005e02:	e7fd      	b.n	8005e00 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d103      	bne.n	8005e12 <xQueueGenericSendFromISR+0x76>
 8005e0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e0e:	2b01      	cmp	r3, #1
 8005e10:	d101      	bne.n	8005e16 <xQueueGenericSendFromISR+0x7a>
 8005e12:	2301      	movs	r3, #1
 8005e14:	e000      	b.n	8005e18 <xQueueGenericSendFromISR+0x7c>
 8005e16:	2300      	movs	r3, #0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d10d      	bne.n	8005e38 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8005e1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e20:	b672      	cpsid	i
 8005e22:	f383 8811 	msr	BASEPRI, r3
 8005e26:	f3bf 8f6f 	isb	sy
 8005e2a:	f3bf 8f4f 	dsb	sy
 8005e2e:	b662      	cpsie	i
 8005e30:	61fb      	str	r3, [r7, #28]
}
 8005e32:	bf00      	nop
 8005e34:	bf00      	nop
 8005e36:	e7fd      	b.n	8005e34 <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005e38:	f002 fae8 	bl	800840c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005e3c:	f3ef 8211 	mrs	r2, BASEPRI
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	b672      	cpsid	i
 8005e46:	f383 8811 	msr	BASEPRI, r3
 8005e4a:	f3bf 8f6f 	isb	sy
 8005e4e:	f3bf 8f4f 	dsb	sy
 8005e52:	b662      	cpsie	i
 8005e54:	61ba      	str	r2, [r7, #24]
 8005e56:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005e58:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e64:	429a      	cmp	r2, r3
 8005e66:	d302      	bcc.n	8005e6e <xQueueGenericSendFromISR+0xd2>
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d12c      	bne.n	8005ec8 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005e6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e70:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005e74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	68b9      	ldr	r1, [r7, #8]
 8005e7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005e7e:	f000 fa6a 	bl	8006356 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005e82:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e8a:	d112      	bne.n	8005eb2 <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d016      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e96:	3324      	adds	r3, #36	@ 0x24
 8005e98:	4618      	mov	r0, r3
 8005e9a:	f001 f875 	bl	8006f88 <xTaskRemoveFromEventList>
 8005e9e:	4603      	mov	r3, r0
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00e      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d00b      	beq.n	8005ec2 <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	2201      	movs	r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
 8005eb0:	e007      	b.n	8005ec2 <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005eb2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	b25a      	sxtb	r2, r3
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 8005ec6:	e001      	b.n	8005ecc <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005ec8:	2300      	movs	r3, #0
 8005eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ecc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ece:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005ed6:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ed8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3738      	adds	r7, #56	@ 0x38
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	bd80      	pop	{r7, pc}
	...

08005ee4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08c      	sub	sp, #48	@ 0x30
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005ef0:	2300      	movs	r3, #0
 8005ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d10d      	bne.n	8005f1a <xQueueReceive+0x36>
	__asm volatile
 8005efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f02:	b672      	cpsid	i
 8005f04:	f383 8811 	msr	BASEPRI, r3
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	f3bf 8f4f 	dsb	sy
 8005f10:	b662      	cpsie	i
 8005f12:	623b      	str	r3, [r7, #32]
}
 8005f14:	bf00      	nop
 8005f16:	bf00      	nop
 8005f18:	e7fd      	b.n	8005f16 <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d103      	bne.n	8005f28 <xQueueReceive+0x44>
 8005f20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	d101      	bne.n	8005f2c <xQueueReceive+0x48>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	e000      	b.n	8005f2e <xQueueReceive+0x4a>
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10d      	bne.n	8005f4e <xQueueReceive+0x6a>
	__asm volatile
 8005f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f36:	b672      	cpsid	i
 8005f38:	f383 8811 	msr	BASEPRI, r3
 8005f3c:	f3bf 8f6f 	isb	sy
 8005f40:	f3bf 8f4f 	dsb	sy
 8005f44:	b662      	cpsie	i
 8005f46:	61fb      	str	r3, [r7, #28]
}
 8005f48:	bf00      	nop
 8005f4a:	bf00      	nop
 8005f4c:	e7fd      	b.n	8005f4a <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005f4e:	f001 f9e9 	bl	8007324 <xTaskGetSchedulerState>
 8005f52:	4603      	mov	r3, r0
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d102      	bne.n	8005f5e <xQueueReceive+0x7a>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d101      	bne.n	8005f62 <xQueueReceive+0x7e>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	e000      	b.n	8005f64 <xQueueReceive+0x80>
 8005f62:	2300      	movs	r3, #0
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d10d      	bne.n	8005f84 <xQueueReceive+0xa0>
	__asm volatile
 8005f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6c:	b672      	cpsid	i
 8005f6e:	f383 8811 	msr	BASEPRI, r3
 8005f72:	f3bf 8f6f 	isb	sy
 8005f76:	f3bf 8f4f 	dsb	sy
 8005f7a:	b662      	cpsie	i
 8005f7c:	61bb      	str	r3, [r7, #24]
}
 8005f7e:	bf00      	nop
 8005f80:	bf00      	nop
 8005f82:	e7fd      	b.n	8005f80 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005f84:	f002 f95a 	bl	800823c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d01f      	beq.n	8005fd4 <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005f94:	68b9      	ldr	r1, [r7, #8]
 8005f96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f98:	f000 fa47 	bl	800642a <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f9e:	1e5a      	subs	r2, r3, #1
 8005fa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa2:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d00f      	beq.n	8005fcc <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fae:	3310      	adds	r3, #16
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	f000 ffe9 	bl	8006f88 <xTaskRemoveFromEventList>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d007      	beq.n	8005fcc <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005fbc:	4b3c      	ldr	r3, [pc, #240]	@ (80060b0 <xQueueReceive+0x1cc>)
 8005fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	f3bf 8f4f 	dsb	sy
 8005fc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005fcc:	f002 f96c 	bl	80082a8 <vPortExitCritical>
				return pdPASS;
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	e069      	b.n	80060a8 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d103      	bne.n	8005fe2 <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005fda:	f002 f965 	bl	80082a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005fde:	2300      	movs	r3, #0
 8005fe0:	e062      	b.n	80060a8 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d106      	bne.n	8005ff6 <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005fe8:	f107 0310 	add.w	r3, r7, #16
 8005fec:	4618      	mov	r0, r3
 8005fee:	f001 f831 	bl	8007054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005ff6:	f002 f957 	bl	80082a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005ffa:	f000 fd8d 	bl	8006b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005ffe:	f002 f91d 	bl	800823c <vPortEnterCritical>
 8006002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006004:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006008:	b25b      	sxtb	r3, r3
 800600a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800600e:	d103      	bne.n	8006018 <xQueueReceive+0x134>
 8006010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006018:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800601a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800601e:	b25b      	sxtb	r3, r3
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006024:	d103      	bne.n	800602e <xQueueReceive+0x14a>
 8006026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800602e:	f002 f93b 	bl	80082a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006032:	1d3a      	adds	r2, r7, #4
 8006034:	f107 0310 	add.w	r3, r7, #16
 8006038:	4611      	mov	r1, r2
 800603a:	4618      	mov	r0, r3
 800603c:	f001 f820 	bl	8007080 <xTaskCheckForTimeOut>
 8006040:	4603      	mov	r3, r0
 8006042:	2b00      	cmp	r3, #0
 8006044:	d123      	bne.n	800608e <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006046:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006048:	f000 fa67 	bl	800651a <prvIsQueueEmpty>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d017      	beq.n	8006082 <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006054:	3324      	adds	r3, #36	@ 0x24
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	4611      	mov	r1, r2
 800605a:	4618      	mov	r0, r3
 800605c:	f000 ff3e 	bl	8006edc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006060:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006062:	f000 fa08 	bl	8006476 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006066:	f000 fd65 	bl	8006b34 <xTaskResumeAll>
 800606a:	4603      	mov	r3, r0
 800606c:	2b00      	cmp	r3, #0
 800606e:	d189      	bne.n	8005f84 <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8006070:	4b0f      	ldr	r3, [pc, #60]	@ (80060b0 <xQueueReceive+0x1cc>)
 8006072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006076:	601a      	str	r2, [r3, #0]
 8006078:	f3bf 8f4f 	dsb	sy
 800607c:	f3bf 8f6f 	isb	sy
 8006080:	e780      	b.n	8005f84 <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006082:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006084:	f000 f9f7 	bl	8006476 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006088:	f000 fd54 	bl	8006b34 <xTaskResumeAll>
 800608c:	e77a      	b.n	8005f84 <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800608e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006090:	f000 f9f1 	bl	8006476 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006094:	f000 fd4e 	bl	8006b34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006098:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800609a:	f000 fa3e 	bl	800651a <prvIsQueueEmpty>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	f43f af6f 	beq.w	8005f84 <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80060a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3730      	adds	r7, #48	@ 0x30
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}
 80060b0:	e000ed04 	.word	0xe000ed04

080060b4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b08e      	sub	sp, #56	@ 0x38
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
 80060bc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80060be:	2300      	movs	r3, #0
 80060c0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80060c6:	2300      	movs	r3, #0
 80060c8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80060ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d10d      	bne.n	80060ec <xQueueSemaphoreTake+0x38>
	__asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060d4:	b672      	cpsid	i
 80060d6:	f383 8811 	msr	BASEPRI, r3
 80060da:	f3bf 8f6f 	isb	sy
 80060de:	f3bf 8f4f 	dsb	sy
 80060e2:	b662      	cpsie	i
 80060e4:	623b      	str	r3, [r7, #32]
}
 80060e6:	bf00      	nop
 80060e8:	bf00      	nop
 80060ea:	e7fd      	b.n	80060e8 <xQueueSemaphoreTake+0x34>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d00d      	beq.n	8006110 <xQueueSemaphoreTake+0x5c>
	__asm volatile
 80060f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f8:	b672      	cpsid	i
 80060fa:	f383 8811 	msr	BASEPRI, r3
 80060fe:	f3bf 8f6f 	isb	sy
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	b662      	cpsie	i
 8006108:	61fb      	str	r3, [r7, #28]
}
 800610a:	bf00      	nop
 800610c:	bf00      	nop
 800610e:	e7fd      	b.n	800610c <xQueueSemaphoreTake+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006110:	f001 f908 	bl	8007324 <xTaskGetSchedulerState>
 8006114:	4603      	mov	r3, r0
 8006116:	2b00      	cmp	r3, #0
 8006118:	d102      	bne.n	8006120 <xQueueSemaphoreTake+0x6c>
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	2b00      	cmp	r3, #0
 800611e:	d101      	bne.n	8006124 <xQueueSemaphoreTake+0x70>
 8006120:	2301      	movs	r3, #1
 8006122:	e000      	b.n	8006126 <xQueueSemaphoreTake+0x72>
 8006124:	2300      	movs	r3, #0
 8006126:	2b00      	cmp	r3, #0
 8006128:	d10d      	bne.n	8006146 <xQueueSemaphoreTake+0x92>
	__asm volatile
 800612a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612e:	b672      	cpsid	i
 8006130:	f383 8811 	msr	BASEPRI, r3
 8006134:	f3bf 8f6f 	isb	sy
 8006138:	f3bf 8f4f 	dsb	sy
 800613c:	b662      	cpsie	i
 800613e:	61bb      	str	r3, [r7, #24]
}
 8006140:	bf00      	nop
 8006142:	bf00      	nop
 8006144:	e7fd      	b.n	8006142 <xQueueSemaphoreTake+0x8e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006146:	f002 f879 	bl	800823c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800614a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800614c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006152:	2b00      	cmp	r3, #0
 8006154:	d024      	beq.n	80061a0 <xQueueSemaphoreTake+0xec>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006158:	1e5a      	subs	r2, r3, #1
 800615a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800615c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800615e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d104      	bne.n	8006170 <xQueueSemaphoreTake+0xbc>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006166:	f001 fa5f 	bl	8007628 <pvTaskIncrementMutexHeldCount>
 800616a:	4602      	mov	r2, r0
 800616c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800616e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00f      	beq.n	8006198 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006178:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800617a:	3310      	adds	r3, #16
 800617c:	4618      	mov	r0, r3
 800617e:	f000 ff03 	bl	8006f88 <xTaskRemoveFromEventList>
 8006182:	4603      	mov	r3, r0
 8006184:	2b00      	cmp	r3, #0
 8006186:	d007      	beq.n	8006198 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006188:	4b55      	ldr	r3, [pc, #340]	@ (80062e0 <xQueueSemaphoreTake+0x22c>)
 800618a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800618e:	601a      	str	r2, [r3, #0]
 8006190:	f3bf 8f4f 	dsb	sy
 8006194:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006198:	f002 f886 	bl	80082a8 <vPortExitCritical>
				return pdPASS;
 800619c:	2301      	movs	r3, #1
 800619e:	e09a      	b.n	80062d6 <xQueueSemaphoreTake+0x222>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d114      	bne.n	80061d0 <xQueueSemaphoreTake+0x11c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d00d      	beq.n	80061c8 <xQueueSemaphoreTake+0x114>
	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	b672      	cpsid	i
 80061b2:	f383 8811 	msr	BASEPRI, r3
 80061b6:	f3bf 8f6f 	isb	sy
 80061ba:	f3bf 8f4f 	dsb	sy
 80061be:	b662      	cpsie	i
 80061c0:	617b      	str	r3, [r7, #20]
}
 80061c2:	bf00      	nop
 80061c4:	bf00      	nop
 80061c6:	e7fd      	b.n	80061c4 <xQueueSemaphoreTake+0x110>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80061c8:	f002 f86e 	bl	80082a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80061cc:	2300      	movs	r3, #0
 80061ce:	e082      	b.n	80062d6 <xQueueSemaphoreTake+0x222>
				}
				else if( xEntryTimeSet == pdFALSE )
 80061d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d106      	bne.n	80061e4 <xQueueSemaphoreTake+0x130>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80061d6:	f107 030c 	add.w	r3, r7, #12
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 ff3a 	bl	8007054 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80061e0:	2301      	movs	r3, #1
 80061e2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80061e4:	f002 f860 	bl	80082a8 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80061e8:	f000 fc96 	bl	8006b18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80061ec:	f002 f826 	bl	800823c <vPortEnterCritical>
 80061f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80061f6:	b25b      	sxtb	r3, r3
 80061f8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061fc:	d103      	bne.n	8006206 <xQueueSemaphoreTake+0x152>
 80061fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006200:	2200      	movs	r2, #0
 8006202:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006208:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800620c:	b25b      	sxtb	r3, r3
 800620e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006212:	d103      	bne.n	800621c <xQueueSemaphoreTake+0x168>
 8006214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006216:	2200      	movs	r2, #0
 8006218:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800621c:	f002 f844 	bl	80082a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006220:	463a      	mov	r2, r7
 8006222:	f107 030c 	add.w	r3, r7, #12
 8006226:	4611      	mov	r1, r2
 8006228:	4618      	mov	r0, r3
 800622a:	f000 ff29 	bl	8007080 <xTaskCheckForTimeOut>
 800622e:	4603      	mov	r3, r0
 8006230:	2b00      	cmp	r3, #0
 8006232:	d132      	bne.n	800629a <xQueueSemaphoreTake+0x1e6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006234:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006236:	f000 f970 	bl	800651a <prvIsQueueEmpty>
 800623a:	4603      	mov	r3, r0
 800623c:	2b00      	cmp	r3, #0
 800623e:	d026      	beq.n	800628e <xQueueSemaphoreTake+0x1da>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d109      	bne.n	800625c <xQueueSemaphoreTake+0x1a8>
					{
						taskENTER_CRITICAL();
 8006248:	f001 fff8 	bl	800823c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800624c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800624e:	689b      	ldr	r3, [r3, #8]
 8006250:	4618      	mov	r0, r3
 8006252:	f001 f885 	bl	8007360 <xTaskPriorityInherit>
 8006256:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006258:	f002 f826 	bl	80082a8 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625e:	3324      	adds	r3, #36	@ 0x24
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	4611      	mov	r1, r2
 8006264:	4618      	mov	r0, r3
 8006266:	f000 fe39 	bl	8006edc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800626a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800626c:	f000 f903 	bl	8006476 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006270:	f000 fc60 	bl	8006b34 <xTaskResumeAll>
 8006274:	4603      	mov	r3, r0
 8006276:	2b00      	cmp	r3, #0
 8006278:	f47f af65 	bne.w	8006146 <xQueueSemaphoreTake+0x92>
				{
					portYIELD_WITHIN_API();
 800627c:	4b18      	ldr	r3, [pc, #96]	@ (80062e0 <xQueueSemaphoreTake+0x22c>)
 800627e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006282:	601a      	str	r2, [r3, #0]
 8006284:	f3bf 8f4f 	dsb	sy
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	e75b      	b.n	8006146 <xQueueSemaphoreTake+0x92>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800628e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006290:	f000 f8f1 	bl	8006476 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006294:	f000 fc4e 	bl	8006b34 <xTaskResumeAll>
 8006298:	e755      	b.n	8006146 <xQueueSemaphoreTake+0x92>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800629a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800629c:	f000 f8eb 	bl	8006476 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80062a0:	f000 fc48 	bl	8006b34 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80062a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80062a6:	f000 f938 	bl	800651a <prvIsQueueEmpty>
 80062aa:	4603      	mov	r3, r0
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	f43f af4a 	beq.w	8006146 <xQueueSemaphoreTake+0x92>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80062b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d00d      	beq.n	80062d4 <xQueueSemaphoreTake+0x220>
					{
						taskENTER_CRITICAL();
 80062b8:	f001 ffc0 	bl	800823c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80062bc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80062be:	f000 f832 	bl	8006326 <prvGetDisinheritPriorityAfterTimeout>
 80062c2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80062c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80062ca:	4618      	mov	r0, r3
 80062cc:	f001 f924 	bl	8007518 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80062d0:	f001 ffea 	bl	80082a8 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80062d4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3738      	adds	r7, #56	@ 0x38
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}
 80062de:	bf00      	nop
 80062e0:	e000ed04 	.word	0xe000ed04

080062e4 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80062e4:	b580      	push	{r7, lr}
 80062e6:	b084      	sub	sp, #16
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10d      	bne.n	800630e <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 80062f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f6:	b672      	cpsid	i
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	b662      	cpsie	i
 8006306:	60bb      	str	r3, [r7, #8]
}
 8006308:	bf00      	nop
 800630a:	bf00      	nop
 800630c:	e7fd      	b.n	800630a <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 800630e:	f001 ff95 	bl	800823c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006316:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8006318:	f001 ffc6 	bl	80082a8 <vPortExitCritical>

	return uxReturn;
 800631c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800631e:	4618      	mov	r0, r3
 8006320:	3710      	adds	r7, #16
 8006322:	46bd      	mov	sp, r7
 8006324:	bd80      	pop	{r7, pc}

08006326 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006332:	2b00      	cmp	r3, #0
 8006334:	d006      	beq.n	8006344 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006340:	60fb      	str	r3, [r7, #12]
 8006342:	e001      	b.n	8006348 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006344:	2300      	movs	r3, #0
 8006346:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006348:	68fb      	ldr	r3, [r7, #12]
	}
 800634a:	4618      	mov	r0, r3
 800634c:	3714      	adds	r7, #20
 800634e:	46bd      	mov	sp, r7
 8006350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006354:	4770      	bx	lr

08006356 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b086      	sub	sp, #24
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006362:	2300      	movs	r3, #0
 8006364:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800636a:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006370:	2b00      	cmp	r3, #0
 8006372:	d10d      	bne.n	8006390 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d14d      	bne.n	8006418 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	4618      	mov	r0, r3
 8006382:	f001 f855 	bl	8007430 <xTaskPriorityDisinherit>
 8006386:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	609a      	str	r2, [r3, #8]
 800638e:	e043      	b.n	8006418 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d119      	bne.n	80063ca <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6858      	ldr	r0, [r3, #4]
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800639e:	461a      	mov	r2, r3
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	f002 fcb6 	bl	8008d12 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	685a      	ldr	r2, [r3, #4]
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ae:	441a      	add	r2, r3
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	685a      	ldr	r2, [r3, #4]
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	429a      	cmp	r2, r3
 80063be:	d32b      	bcc.n	8006418 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	681a      	ldr	r2, [r3, #0]
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	605a      	str	r2, [r3, #4]
 80063c8:	e026      	b.n	8006418 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	68d8      	ldr	r0, [r3, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d2:	461a      	mov	r2, r3
 80063d4:	68b9      	ldr	r1, [r7, #8]
 80063d6:	f002 fc9c 	bl	8008d12 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	68da      	ldr	r2, [r3, #12]
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e2:	425b      	negs	r3, r3
 80063e4:	441a      	add	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	68da      	ldr	r2, [r3, #12]
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d207      	bcs.n	8006406 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063fe:	425b      	negs	r3, r3
 8006400:	441a      	add	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2b02      	cmp	r3, #2
 800640a:	d105      	bne.n	8006418 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d002      	beq.n	8006418 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006412:	693b      	ldr	r3, [r7, #16]
 8006414:	3b01      	subs	r3, #1
 8006416:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1c5a      	adds	r2, r3, #1
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006420:	697b      	ldr	r3, [r7, #20]
}
 8006422:	4618      	mov	r0, r3
 8006424:	3718      	adds	r7, #24
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}

0800642a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800642a:	b580      	push	{r7, lr}
 800642c:	b082      	sub	sp, #8
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006438:	2b00      	cmp	r3, #0
 800643a:	d018      	beq.n	800646e <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	68da      	ldr	r2, [r3, #12]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006444:	441a      	add	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68da      	ldr	r2, [r3, #12]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	429a      	cmp	r2, r3
 8006454:	d303      	bcc.n	800645e <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	68d9      	ldr	r1, [r3, #12]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006466:	461a      	mov	r2, r3
 8006468:	6838      	ldr	r0, [r7, #0]
 800646a:	f002 fc52 	bl	8008d12 <memcpy>
	}
}
 800646e:	bf00      	nop
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}

08006476 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006476:	b580      	push	{r7, lr}
 8006478:	b084      	sub	sp, #16
 800647a:	af00      	add	r7, sp, #0
 800647c:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800647e:	f001 fedd 	bl	800823c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006488:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800648a:	e011      	b.n	80064b0 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006490:	2b00      	cmp	r3, #0
 8006492:	d012      	beq.n	80064ba <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	3324      	adds	r3, #36	@ 0x24
 8006498:	4618      	mov	r0, r3
 800649a:	f000 fd75 	bl	8006f88 <xTaskRemoveFromEventList>
 800649e:	4603      	mov	r3, r0
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d001      	beq.n	80064a8 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80064a4:	f000 fe54 	bl	8007150 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80064b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	dce9      	bgt.n	800648c <prvUnlockQueue+0x16>
 80064b8:	e000      	b.n	80064bc <prvUnlockQueue+0x46>
					break;
 80064ba:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	22ff      	movs	r2, #255	@ 0xff
 80064c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80064c4:	f001 fef0 	bl	80082a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80064c8:	f001 feb8 	bl	800823c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80064d2:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064d4:	e011      	b.n	80064fa <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d012      	beq.n	8006504 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	3310      	adds	r3, #16
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 fd50 	bl	8006f88 <xTaskRemoveFromEventList>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d001      	beq.n	80064f2 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80064ee:	f000 fe2f 	bl	8007150 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80064f2:	7bbb      	ldrb	r3, [r7, #14]
 80064f4:	3b01      	subs	r3, #1
 80064f6:	b2db      	uxtb	r3, r3
 80064f8:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80064fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	dce9      	bgt.n	80064d6 <prvUnlockQueue+0x60>
 8006502:	e000      	b.n	8006506 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006504:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	22ff      	movs	r2, #255	@ 0xff
 800650a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800650e:	f001 fecb 	bl	80082a8 <vPortExitCritical>
}
 8006512:	bf00      	nop
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}

0800651a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800651a:	b580      	push	{r7, lr}
 800651c:	b084      	sub	sp, #16
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006522:	f001 fe8b 	bl	800823c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800652a:	2b00      	cmp	r3, #0
 800652c:	d102      	bne.n	8006534 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800652e:	2301      	movs	r3, #1
 8006530:	60fb      	str	r3, [r7, #12]
 8006532:	e001      	b.n	8006538 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006534:	2300      	movs	r3, #0
 8006536:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006538:	f001 feb6 	bl	80082a8 <vPortExitCritical>

	return xReturn;
 800653c:	68fb      	ldr	r3, [r7, #12]
}
 800653e:	4618      	mov	r0, r3
 8006540:	3710      	adds	r7, #16
 8006542:	46bd      	mov	sp, r7
 8006544:	bd80      	pop	{r7, pc}

08006546 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006546:	b580      	push	{r7, lr}
 8006548:	b084      	sub	sp, #16
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800654e:	f001 fe75 	bl	800823c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800655a:	429a      	cmp	r2, r3
 800655c:	d102      	bne.n	8006564 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800655e:	2301      	movs	r3, #1
 8006560:	60fb      	str	r3, [r7, #12]
 8006562:	e001      	b.n	8006568 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006564:	2300      	movs	r3, #0
 8006566:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006568:	f001 fe9e 	bl	80082a8 <vPortExitCritical>

	return xReturn;
 800656c:	68fb      	ldr	r3, [r7, #12]
}
 800656e:	4618      	mov	r0, r3
 8006570:	3710      	adds	r7, #16
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006578:	b480      	push	{r7}
 800657a:	b085      	sub	sp, #20
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006582:	2300      	movs	r3, #0
 8006584:	60fb      	str	r3, [r7, #12]
 8006586:	e014      	b.n	80065b2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006588:	4a0f      	ldr	r2, [pc, #60]	@ (80065c8 <vQueueAddToRegistry+0x50>)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d10b      	bne.n	80065ac <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006594:	490c      	ldr	r1, [pc, #48]	@ (80065c8 <vQueueAddToRegistry+0x50>)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	683a      	ldr	r2, [r7, #0]
 800659a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800659e:	4a0a      	ldr	r2, [pc, #40]	@ (80065c8 <vQueueAddToRegistry+0x50>)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	4413      	add	r3, r2
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80065aa:	e006      	b.n	80065ba <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	3301      	adds	r3, #1
 80065b0:	60fb      	str	r3, [r7, #12]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2b07      	cmp	r3, #7
 80065b6:	d9e7      	bls.n	8006588 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80065b8:	bf00      	nop
 80065ba:	bf00      	nop
 80065bc:	3714      	adds	r7, #20
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	20001648 	.word	0x20001648

080065cc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b086      	sub	sp, #24
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	60f8      	str	r0, [r7, #12]
 80065d4:	60b9      	str	r1, [r7, #8]
 80065d6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065dc:	f001 fe2e 	bl	800823c <vPortEnterCritical>
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065e6:	b25b      	sxtb	r3, r3
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ec:	d103      	bne.n	80065f6 <vQueueWaitForMessageRestricted+0x2a>
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	2200      	movs	r2, #0
 80065f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065f6:	697b      	ldr	r3, [r7, #20]
 80065f8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065fc:	b25b      	sxtb	r3, r3
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006602:	d103      	bne.n	800660c <vQueueWaitForMessageRestricted+0x40>
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	2200      	movs	r2, #0
 8006608:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800660c:	f001 fe4c 	bl	80082a8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006614:	2b00      	cmp	r3, #0
 8006616:	d106      	bne.n	8006626 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006618:	697b      	ldr	r3, [r7, #20]
 800661a:	3324      	adds	r3, #36	@ 0x24
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	68b9      	ldr	r1, [r7, #8]
 8006620:	4618      	mov	r0, r3
 8006622:	f000 fc83 	bl	8006f2c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006626:	6978      	ldr	r0, [r7, #20]
 8006628:	f7ff ff25 	bl	8006476 <prvUnlockQueue>
	}
 800662c:	bf00      	nop
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}

08006634 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006634:	b580      	push	{r7, lr}
 8006636:	b08e      	sub	sp, #56	@ 0x38
 8006638:	af04      	add	r7, sp, #16
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006642:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006644:	2b00      	cmp	r3, #0
 8006646:	d10d      	bne.n	8006664 <xTaskCreateStatic+0x30>
	__asm volatile
 8006648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800664c:	b672      	cpsid	i
 800664e:	f383 8811 	msr	BASEPRI, r3
 8006652:	f3bf 8f6f 	isb	sy
 8006656:	f3bf 8f4f 	dsb	sy
 800665a:	b662      	cpsie	i
 800665c:	623b      	str	r3, [r7, #32]
}
 800665e:	bf00      	nop
 8006660:	bf00      	nop
 8006662:	e7fd      	b.n	8006660 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8006664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006666:	2b00      	cmp	r3, #0
 8006668:	d10d      	bne.n	8006686 <xTaskCreateStatic+0x52>
	__asm volatile
 800666a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800666e:	b672      	cpsid	i
 8006670:	f383 8811 	msr	BASEPRI, r3
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	f3bf 8f4f 	dsb	sy
 800667c:	b662      	cpsie	i
 800667e:	61fb      	str	r3, [r7, #28]
}
 8006680:	bf00      	nop
 8006682:	bf00      	nop
 8006684:	e7fd      	b.n	8006682 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006686:	23a8      	movs	r3, #168	@ 0xa8
 8006688:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2ba8      	cmp	r3, #168	@ 0xa8
 800668e:	d00d      	beq.n	80066ac <xTaskCreateStatic+0x78>
	__asm volatile
 8006690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006694:	b672      	cpsid	i
 8006696:	f383 8811 	msr	BASEPRI, r3
 800669a:	f3bf 8f6f 	isb	sy
 800669e:	f3bf 8f4f 	dsb	sy
 80066a2:	b662      	cpsie	i
 80066a4:	61bb      	str	r3, [r7, #24]
}
 80066a6:	bf00      	nop
 80066a8:	bf00      	nop
 80066aa:	e7fd      	b.n	80066a8 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80066ac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d01e      	beq.n	80066f2 <xTaskCreateStatic+0xbe>
 80066b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d01b      	beq.n	80066f2 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80066ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066bc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066c2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066c6:	2202      	movs	r2, #2
 80066c8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80066cc:	2300      	movs	r3, #0
 80066ce:	9303      	str	r3, [sp, #12]
 80066d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066d2:	9302      	str	r3, [sp, #8]
 80066d4:	f107 0314 	add.w	r3, r7, #20
 80066d8:	9301      	str	r3, [sp, #4]
 80066da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	68b9      	ldr	r1, [r7, #8]
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f000 f851 	bl	800678c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066ea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066ec:	f000 f8f8 	bl	80068e0 <prvAddNewTaskToReadyList>
 80066f0:	e001      	b.n	80066f6 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 80066f2:	2300      	movs	r3, #0
 80066f4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066f6:	697b      	ldr	r3, [r7, #20]
	}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3728      	adds	r7, #40	@ 0x28
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006700:	b580      	push	{r7, lr}
 8006702:	b08c      	sub	sp, #48	@ 0x30
 8006704:	af04      	add	r7, sp, #16
 8006706:	60f8      	str	r0, [r7, #12]
 8006708:	60b9      	str	r1, [r7, #8]
 800670a:	603b      	str	r3, [r7, #0]
 800670c:	4613      	mov	r3, r2
 800670e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006710:	88fb      	ldrh	r3, [r7, #6]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4618      	mov	r0, r3
 8006716:	f001 febf 	bl	8008498 <pvPortMalloc>
 800671a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800671c:	697b      	ldr	r3, [r7, #20]
 800671e:	2b00      	cmp	r3, #0
 8006720:	d00e      	beq.n	8006740 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006722:	20a8      	movs	r0, #168	@ 0xa8
 8006724:	f001 feb8 	bl	8008498 <pvPortMalloc>
 8006728:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d003      	beq.n	8006738 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006730:	69fb      	ldr	r3, [r7, #28]
 8006732:	697a      	ldr	r2, [r7, #20]
 8006734:	631a      	str	r2, [r3, #48]	@ 0x30
 8006736:	e005      	b.n	8006744 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006738:	6978      	ldr	r0, [r7, #20]
 800673a:	f001 ff7b 	bl	8008634 <vPortFree>
 800673e:	e001      	b.n	8006744 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006740:	2300      	movs	r3, #0
 8006742:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d017      	beq.n	800677a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800674a:	69fb      	ldr	r3, [r7, #28]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006752:	88fa      	ldrh	r2, [r7, #6]
 8006754:	2300      	movs	r3, #0
 8006756:	9303      	str	r3, [sp, #12]
 8006758:	69fb      	ldr	r3, [r7, #28]
 800675a:	9302      	str	r3, [sp, #8]
 800675c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800675e:	9301      	str	r3, [sp, #4]
 8006760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006762:	9300      	str	r3, [sp, #0]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	68b9      	ldr	r1, [r7, #8]
 8006768:	68f8      	ldr	r0, [r7, #12]
 800676a:	f000 f80f 	bl	800678c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800676e:	69f8      	ldr	r0, [r7, #28]
 8006770:	f000 f8b6 	bl	80068e0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006774:	2301      	movs	r3, #1
 8006776:	61bb      	str	r3, [r7, #24]
 8006778:	e002      	b.n	8006780 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800677a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800677e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006780:	69bb      	ldr	r3, [r7, #24]
	}
 8006782:	4618      	mov	r0, r3
 8006784:	3720      	adds	r7, #32
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
	...

0800678c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b088      	sub	sp, #32
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	461a      	mov	r2, r3
 80067a4:	21a5      	movs	r1, #165	@ 0xa5
 80067a6:	f002 f9da 	bl	8008b5e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80067aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067ae:	6879      	ldr	r1, [r7, #4]
 80067b0:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80067b4:	440b      	add	r3, r1
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	4413      	add	r3, r2
 80067ba:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	f023 0307 	bic.w	r3, r3, #7
 80067c2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067c4:	69bb      	ldr	r3, [r7, #24]
 80067c6:	f003 0307 	and.w	r3, r3, #7
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00d      	beq.n	80067ea <prvInitialiseNewTask+0x5e>
	__asm volatile
 80067ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d2:	b672      	cpsid	i
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	b662      	cpsie	i
 80067e2:	617b      	str	r3, [r7, #20]
}
 80067e4:	bf00      	nop
 80067e6:	bf00      	nop
 80067e8:	e7fd      	b.n	80067e6 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d01f      	beq.n	8006830 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067f0:	2300      	movs	r3, #0
 80067f2:	61fb      	str	r3, [r7, #28]
 80067f4:	e012      	b.n	800681c <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067f6:	68ba      	ldr	r2, [r7, #8]
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	4413      	add	r3, r2
 80067fc:	7819      	ldrb	r1, [r3, #0]
 80067fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006800:	69fb      	ldr	r3, [r7, #28]
 8006802:	4413      	add	r3, r2
 8006804:	3334      	adds	r3, #52	@ 0x34
 8006806:	460a      	mov	r2, r1
 8006808:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	69fb      	ldr	r3, [r7, #28]
 800680e:	4413      	add	r3, r2
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d006      	beq.n	8006824 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006816:	69fb      	ldr	r3, [r7, #28]
 8006818:	3301      	adds	r3, #1
 800681a:	61fb      	str	r3, [r7, #28]
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	2b0f      	cmp	r3, #15
 8006820:	d9e9      	bls.n	80067f6 <prvInitialiseNewTask+0x6a>
 8006822:	e000      	b.n	8006826 <prvInitialiseNewTask+0x9a>
			{
				break;
 8006824:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800682e:	e003      	b.n	8006838 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006832:	2200      	movs	r2, #0
 8006834:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800683a:	2b37      	cmp	r3, #55	@ 0x37
 800683c:	d901      	bls.n	8006842 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800683e:	2337      	movs	r3, #55	@ 0x37
 8006840:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006844:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006846:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800684c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800684e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006850:	2200      	movs	r2, #0
 8006852:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006856:	3304      	adds	r3, #4
 8006858:	4618      	mov	r0, r3
 800685a:	f7fe ff6f 	bl	800573c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800685e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006860:	3318      	adds	r3, #24
 8006862:	4618      	mov	r0, r3
 8006864:	f7fe ff6a 	bl	800573c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800686c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800686e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006870:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800687c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800687e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006880:	2200      	movs	r2, #0
 8006882:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006888:	2200      	movs	r2, #0
 800688a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800688e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006890:	3354      	adds	r3, #84	@ 0x54
 8006892:	224c      	movs	r2, #76	@ 0x4c
 8006894:	2100      	movs	r1, #0
 8006896:	4618      	mov	r0, r3
 8006898:	f002 f961 	bl	8008b5e <memset>
 800689c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689e:	4a0d      	ldr	r2, [pc, #52]	@ (80068d4 <prvInitialiseNewTask+0x148>)
 80068a0:	659a      	str	r2, [r3, #88]	@ 0x58
 80068a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068a4:	4a0c      	ldr	r2, [pc, #48]	@ (80068d8 <prvInitialiseNewTask+0x14c>)
 80068a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80068a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068aa:	4a0c      	ldr	r2, [pc, #48]	@ (80068dc <prvInitialiseNewTask+0x150>)
 80068ac:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80068ae:	683a      	ldr	r2, [r7, #0]
 80068b0:	68f9      	ldr	r1, [r7, #12]
 80068b2:	69b8      	ldr	r0, [r7, #24]
 80068b4:	f001 fbb0 	bl	8008018 <pxPortInitialiseStack>
 80068b8:	4602      	mov	r2, r0
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80068be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d002      	beq.n	80068ca <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068c8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068ca:	bf00      	nop
 80068cc:	3720      	adds	r7, #32
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop
 80068d4:	200058d4 	.word	0x200058d4
 80068d8:	2000593c 	.word	0x2000593c
 80068dc:	200059a4 	.word	0x200059a4

080068e0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b082      	sub	sp, #8
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068e8:	f001 fca8 	bl	800823c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068ec:	4b2d      	ldr	r3, [pc, #180]	@ (80069a4 <prvAddNewTaskToReadyList+0xc4>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	3301      	adds	r3, #1
 80068f2:	4a2c      	ldr	r2, [pc, #176]	@ (80069a4 <prvAddNewTaskToReadyList+0xc4>)
 80068f4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068f6:	4b2c      	ldr	r3, [pc, #176]	@ (80069a8 <prvAddNewTaskToReadyList+0xc8>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d109      	bne.n	8006912 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068fe:	4a2a      	ldr	r2, [pc, #168]	@ (80069a8 <prvAddNewTaskToReadyList+0xc8>)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006904:	4b27      	ldr	r3, [pc, #156]	@ (80069a4 <prvAddNewTaskToReadyList+0xc4>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	2b01      	cmp	r3, #1
 800690a:	d110      	bne.n	800692e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800690c:	f000 fc44 	bl	8007198 <prvInitialiseTaskLists>
 8006910:	e00d      	b.n	800692e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006912:	4b26      	ldr	r3, [pc, #152]	@ (80069ac <prvAddNewTaskToReadyList+0xcc>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d109      	bne.n	800692e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800691a:	4b23      	ldr	r3, [pc, #140]	@ (80069a8 <prvAddNewTaskToReadyList+0xc8>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006924:	429a      	cmp	r2, r3
 8006926:	d802      	bhi.n	800692e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006928:	4a1f      	ldr	r2, [pc, #124]	@ (80069a8 <prvAddNewTaskToReadyList+0xc8>)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800692e:	4b20      	ldr	r3, [pc, #128]	@ (80069b0 <prvAddNewTaskToReadyList+0xd0>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3301      	adds	r3, #1
 8006934:	4a1e      	ldr	r2, [pc, #120]	@ (80069b0 <prvAddNewTaskToReadyList+0xd0>)
 8006936:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006938:	4b1d      	ldr	r3, [pc, #116]	@ (80069b0 <prvAddNewTaskToReadyList+0xd0>)
 800693a:	681a      	ldr	r2, [r3, #0]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006944:	4b1b      	ldr	r3, [pc, #108]	@ (80069b4 <prvAddNewTaskToReadyList+0xd4>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	429a      	cmp	r2, r3
 800694a:	d903      	bls.n	8006954 <prvAddNewTaskToReadyList+0x74>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006950:	4a18      	ldr	r2, [pc, #96]	@ (80069b4 <prvAddNewTaskToReadyList+0xd4>)
 8006952:	6013      	str	r3, [r2, #0]
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006958:	4613      	mov	r3, r2
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	4413      	add	r3, r2
 800695e:	009b      	lsls	r3, r3, #2
 8006960:	4a15      	ldr	r2, [pc, #84]	@ (80069b8 <prvAddNewTaskToReadyList+0xd8>)
 8006962:	441a      	add	r2, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	3304      	adds	r3, #4
 8006968:	4619      	mov	r1, r3
 800696a:	4610      	mov	r0, r2
 800696c:	f7fe fef3 	bl	8005756 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006970:	f001 fc9a 	bl	80082a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006974:	4b0d      	ldr	r3, [pc, #52]	@ (80069ac <prvAddNewTaskToReadyList+0xcc>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d00e      	beq.n	800699a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800697c:	4b0a      	ldr	r3, [pc, #40]	@ (80069a8 <prvAddNewTaskToReadyList+0xc8>)
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006986:	429a      	cmp	r2, r3
 8006988:	d207      	bcs.n	800699a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800698a:	4b0c      	ldr	r3, [pc, #48]	@ (80069bc <prvAddNewTaskToReadyList+0xdc>)
 800698c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006990:	601a      	str	r2, [r3, #0]
 8006992:	f3bf 8f4f 	dsb	sy
 8006996:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800699a:	bf00      	nop
 800699c:	3708      	adds	r7, #8
 800699e:	46bd      	mov	sp, r7
 80069a0:	bd80      	pop	{r7, pc}
 80069a2:	bf00      	nop
 80069a4:	20001b5c 	.word	0x20001b5c
 80069a8:	20001688 	.word	0x20001688
 80069ac:	20001b68 	.word	0x20001b68
 80069b0:	20001b78 	.word	0x20001b78
 80069b4:	20001b64 	.word	0x20001b64
 80069b8:	2000168c 	.word	0x2000168c
 80069bc:	e000ed04 	.word	0xe000ed04

080069c0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069c8:	2300      	movs	r3, #0
 80069ca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d01a      	beq.n	8006a08 <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069d2:	4b15      	ldr	r3, [pc, #84]	@ (8006a28 <vTaskDelay+0x68>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00d      	beq.n	80069f6 <vTaskDelay+0x36>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069de:	b672      	cpsid	i
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	b662      	cpsie	i
 80069ee:	60bb      	str	r3, [r7, #8]
}
 80069f0:	bf00      	nop
 80069f2:	bf00      	nop
 80069f4:	e7fd      	b.n	80069f2 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80069f6:	f000 f88f 	bl	8006b18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069fa:	2100      	movs	r1, #0
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 ff4f 	bl	80078a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006a02:	f000 f897 	bl	8006b34 <xTaskResumeAll>
 8006a06:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d107      	bne.n	8006a1e <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8006a0e:	4b07      	ldr	r3, [pc, #28]	@ (8006a2c <vTaskDelay+0x6c>)
 8006a10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a14:	601a      	str	r2, [r3, #0]
 8006a16:	f3bf 8f4f 	dsb	sy
 8006a1a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006a1e:	bf00      	nop
 8006a20:	3710      	adds	r7, #16
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	20001b84 	.word	0x20001b84
 8006a2c:	e000ed04 	.word	0xe000ed04

08006a30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	b08a      	sub	sp, #40	@ 0x28
 8006a34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a3e:	463a      	mov	r2, r7
 8006a40:	1d39      	adds	r1, r7, #4
 8006a42:	f107 0308 	add.w	r3, r7, #8
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fe fe24 	bl	8005694 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a4c:	6839      	ldr	r1, [r7, #0]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68ba      	ldr	r2, [r7, #8]
 8006a52:	9202      	str	r2, [sp, #8]
 8006a54:	9301      	str	r3, [sp, #4]
 8006a56:	2300      	movs	r3, #0
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	460a      	mov	r2, r1
 8006a5e:	4926      	ldr	r1, [pc, #152]	@ (8006af8 <vTaskStartScheduler+0xc8>)
 8006a60:	4826      	ldr	r0, [pc, #152]	@ (8006afc <vTaskStartScheduler+0xcc>)
 8006a62:	f7ff fde7 	bl	8006634 <xTaskCreateStatic>
 8006a66:	4603      	mov	r3, r0
 8006a68:	4a25      	ldr	r2, [pc, #148]	@ (8006b00 <vTaskStartScheduler+0xd0>)
 8006a6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a6c:	4b24      	ldr	r3, [pc, #144]	@ (8006b00 <vTaskStartScheduler+0xd0>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d002      	beq.n	8006a7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a74:	2301      	movs	r3, #1
 8006a76:	617b      	str	r3, [r7, #20]
 8006a78:	e001      	b.n	8006a7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b01      	cmp	r3, #1
 8006a82:	d102      	bne.n	8006a8a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a84:	f000 ff60 	bl	8007948 <xTimerCreateTimerTask>
 8006a88:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a8a:	697b      	ldr	r3, [r7, #20]
 8006a8c:	2b01      	cmp	r3, #1
 8006a8e:	d11d      	bne.n	8006acc <vTaskStartScheduler+0x9c>
	__asm volatile
 8006a90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a94:	b672      	cpsid	i
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	b662      	cpsie	i
 8006aa4:	613b      	str	r3, [r7, #16]
}
 8006aa6:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006aa8:	4b16      	ldr	r3, [pc, #88]	@ (8006b04 <vTaskStartScheduler+0xd4>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3354      	adds	r3, #84	@ 0x54
 8006aae:	4a16      	ldr	r2, [pc, #88]	@ (8006b08 <vTaskStartScheduler+0xd8>)
 8006ab0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006ab2:	4b16      	ldr	r3, [pc, #88]	@ (8006b0c <vTaskStartScheduler+0xdc>)
 8006ab4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ab8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006aba:	4b15      	ldr	r3, [pc, #84]	@ (8006b10 <vTaskStartScheduler+0xe0>)
 8006abc:	2201      	movs	r2, #1
 8006abe:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006ac0:	4b14      	ldr	r3, [pc, #80]	@ (8006b14 <vTaskStartScheduler+0xe4>)
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006ac6:	f001 fb3b 	bl	8008140 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006aca:	e011      	b.n	8006af0 <vTaskStartScheduler+0xc0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ad2:	d10d      	bne.n	8006af0 <vTaskStartScheduler+0xc0>
	__asm volatile
 8006ad4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ad8:	b672      	cpsid	i
 8006ada:	f383 8811 	msr	BASEPRI, r3
 8006ade:	f3bf 8f6f 	isb	sy
 8006ae2:	f3bf 8f4f 	dsb	sy
 8006ae6:	b662      	cpsie	i
 8006ae8:	60fb      	str	r3, [r7, #12]
}
 8006aea:	bf00      	nop
 8006aec:	bf00      	nop
 8006aee:	e7fd      	b.n	8006aec <vTaskStartScheduler+0xbc>
}
 8006af0:	bf00      	nop
 8006af2:	3718      	adds	r7, #24
 8006af4:	46bd      	mov	sp, r7
 8006af6:	bd80      	pop	{r7, pc}
 8006af8:	08009f90 	.word	0x08009f90
 8006afc:	08007169 	.word	0x08007169
 8006b00:	20001b80 	.word	0x20001b80
 8006b04:	20001688 	.word	0x20001688
 8006b08:	2000001c 	.word	0x2000001c
 8006b0c:	20001b7c 	.word	0x20001b7c
 8006b10:	20001b68 	.word	0x20001b68
 8006b14:	20001b60 	.word	0x20001b60

08006b18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006b18:	b480      	push	{r7}
 8006b1a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006b1c:	4b04      	ldr	r3, [pc, #16]	@ (8006b30 <vTaskSuspendAll+0x18>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3301      	adds	r3, #1
 8006b22:	4a03      	ldr	r2, [pc, #12]	@ (8006b30 <vTaskSuspendAll+0x18>)
 8006b24:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 8006b26:	bf00      	nop
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	20001b84 	.word	0x20001b84

08006b34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b084      	sub	sp, #16
 8006b38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b42:	4b43      	ldr	r3, [pc, #268]	@ (8006c50 <xTaskResumeAll+0x11c>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10d      	bne.n	8006b66 <xTaskResumeAll+0x32>
	__asm volatile
 8006b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4e:	b672      	cpsid	i
 8006b50:	f383 8811 	msr	BASEPRI, r3
 8006b54:	f3bf 8f6f 	isb	sy
 8006b58:	f3bf 8f4f 	dsb	sy
 8006b5c:	b662      	cpsie	i
 8006b5e:	603b      	str	r3, [r7, #0]
}
 8006b60:	bf00      	nop
 8006b62:	bf00      	nop
 8006b64:	e7fd      	b.n	8006b62 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b66:	f001 fb69 	bl	800823c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b6a:	4b39      	ldr	r3, [pc, #228]	@ (8006c50 <xTaskResumeAll+0x11c>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	3b01      	subs	r3, #1
 8006b70:	4a37      	ldr	r2, [pc, #220]	@ (8006c50 <xTaskResumeAll+0x11c>)
 8006b72:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b74:	4b36      	ldr	r3, [pc, #216]	@ (8006c50 <xTaskResumeAll+0x11c>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d162      	bne.n	8006c42 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b7c:	4b35      	ldr	r3, [pc, #212]	@ (8006c54 <xTaskResumeAll+0x120>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d05e      	beq.n	8006c42 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b84:	e02f      	b.n	8006be6 <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b86:	4b34      	ldr	r3, [pc, #208]	@ (8006c58 <xTaskResumeAll+0x124>)
 8006b88:	68db      	ldr	r3, [r3, #12]
 8006b8a:	68db      	ldr	r3, [r3, #12]
 8006b8c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	3318      	adds	r3, #24
 8006b92:	4618      	mov	r0, r3
 8006b94:	f7fe fe3c 	bl	8005810 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	f7fe fe37 	bl	8005810 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ba6:	4b2d      	ldr	r3, [pc, #180]	@ (8006c5c <xTaskResumeAll+0x128>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	d903      	bls.n	8006bb6 <xTaskResumeAll+0x82>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bb2:	4a2a      	ldr	r2, [pc, #168]	@ (8006c5c <xTaskResumeAll+0x128>)
 8006bb4:	6013      	str	r3, [r2, #0]
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bba:	4613      	mov	r3, r2
 8006bbc:	009b      	lsls	r3, r3, #2
 8006bbe:	4413      	add	r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	4a27      	ldr	r2, [pc, #156]	@ (8006c60 <xTaskResumeAll+0x12c>)
 8006bc4:	441a      	add	r2, r3
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	3304      	adds	r3, #4
 8006bca:	4619      	mov	r1, r3
 8006bcc:	4610      	mov	r0, r2
 8006bce:	f7fe fdc2 	bl	8005756 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006bd6:	4b23      	ldr	r3, [pc, #140]	@ (8006c64 <xTaskResumeAll+0x130>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d302      	bcc.n	8006be6 <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 8006be0:	4b21      	ldr	r3, [pc, #132]	@ (8006c68 <xTaskResumeAll+0x134>)
 8006be2:	2201      	movs	r2, #1
 8006be4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006be6:	4b1c      	ldr	r3, [pc, #112]	@ (8006c58 <xTaskResumeAll+0x124>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d1cb      	bne.n	8006b86 <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006bee:	68fb      	ldr	r3, [r7, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d001      	beq.n	8006bf8 <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006bf4:	f000 fb76 	bl	80072e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006bf8:	4b1c      	ldr	r3, [pc, #112]	@ (8006c6c <xTaskResumeAll+0x138>)
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d010      	beq.n	8006c26 <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006c04:	f000 f846 	bl	8006c94 <xTaskIncrementTick>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d002      	beq.n	8006c14 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8006c0e:	4b16      	ldr	r3, [pc, #88]	@ (8006c68 <xTaskResumeAll+0x134>)
 8006c10:	2201      	movs	r2, #1
 8006c12:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d1f1      	bne.n	8006c04 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8006c20:	4b12      	ldr	r3, [pc, #72]	@ (8006c6c <xTaskResumeAll+0x138>)
 8006c22:	2200      	movs	r2, #0
 8006c24:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006c26:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <xTaskResumeAll+0x134>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d009      	beq.n	8006c42 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006c32:	4b0f      	ldr	r3, [pc, #60]	@ (8006c70 <xTaskResumeAll+0x13c>)
 8006c34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c38:	601a      	str	r2, [r3, #0]
 8006c3a:	f3bf 8f4f 	dsb	sy
 8006c3e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c42:	f001 fb31 	bl	80082a8 <vPortExitCritical>

	return xAlreadyYielded;
 8006c46:	68bb      	ldr	r3, [r7, #8]
}
 8006c48:	4618      	mov	r0, r3
 8006c4a:	3710      	adds	r7, #16
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	bd80      	pop	{r7, pc}
 8006c50:	20001b84 	.word	0x20001b84
 8006c54:	20001b5c 	.word	0x20001b5c
 8006c58:	20001b1c 	.word	0x20001b1c
 8006c5c:	20001b64 	.word	0x20001b64
 8006c60:	2000168c 	.word	0x2000168c
 8006c64:	20001688 	.word	0x20001688
 8006c68:	20001b70 	.word	0x20001b70
 8006c6c:	20001b6c 	.word	0x20001b6c
 8006c70:	e000ed04 	.word	0xe000ed04

08006c74 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c7a:	4b05      	ldr	r3, [pc, #20]	@ (8006c90 <xTaskGetTickCount+0x1c>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c80:	687b      	ldr	r3, [r7, #4]
}
 8006c82:	4618      	mov	r0, r3
 8006c84:	370c      	adds	r7, #12
 8006c86:	46bd      	mov	sp, r7
 8006c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8c:	4770      	bx	lr
 8006c8e:	bf00      	nop
 8006c90:	20001b60 	.word	0x20001b60

08006c94 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b086      	sub	sp, #24
 8006c98:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c9a:	2300      	movs	r3, #0
 8006c9c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c9e:	4b50      	ldr	r3, [pc, #320]	@ (8006de0 <xTaskIncrementTick+0x14c>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f040 808c 	bne.w	8006dc0 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ca8:	4b4e      	ldr	r3, [pc, #312]	@ (8006de4 <xTaskIncrementTick+0x150>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	3301      	adds	r3, #1
 8006cae:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006cb0:	4a4c      	ldr	r2, [pc, #304]	@ (8006de4 <xTaskIncrementTick+0x150>)
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d123      	bne.n	8006d04 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 8006cbc:	4b4a      	ldr	r3, [pc, #296]	@ (8006de8 <xTaskIncrementTick+0x154>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d00d      	beq.n	8006ce2 <xTaskIncrementTick+0x4e>
	__asm volatile
 8006cc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cca:	b672      	cpsid	i
 8006ccc:	f383 8811 	msr	BASEPRI, r3
 8006cd0:	f3bf 8f6f 	isb	sy
 8006cd4:	f3bf 8f4f 	dsb	sy
 8006cd8:	b662      	cpsie	i
 8006cda:	603b      	str	r3, [r7, #0]
}
 8006cdc:	bf00      	nop
 8006cde:	bf00      	nop
 8006ce0:	e7fd      	b.n	8006cde <xTaskIncrementTick+0x4a>
 8006ce2:	4b41      	ldr	r3, [pc, #260]	@ (8006de8 <xTaskIncrementTick+0x154>)
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	60fb      	str	r3, [r7, #12]
 8006ce8:	4b40      	ldr	r3, [pc, #256]	@ (8006dec <xTaskIncrementTick+0x158>)
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a3e      	ldr	r2, [pc, #248]	@ (8006de8 <xTaskIncrementTick+0x154>)
 8006cee:	6013      	str	r3, [r2, #0]
 8006cf0:	4a3e      	ldr	r2, [pc, #248]	@ (8006dec <xTaskIncrementTick+0x158>)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	6013      	str	r3, [r2, #0]
 8006cf6:	4b3e      	ldr	r3, [pc, #248]	@ (8006df0 <xTaskIncrementTick+0x15c>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	4a3c      	ldr	r2, [pc, #240]	@ (8006df0 <xTaskIncrementTick+0x15c>)
 8006cfe:	6013      	str	r3, [r2, #0]
 8006d00:	f000 faf0 	bl	80072e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006d04:	4b3b      	ldr	r3, [pc, #236]	@ (8006df4 <xTaskIncrementTick+0x160>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	429a      	cmp	r2, r3
 8006d0c:	d349      	bcc.n	8006da2 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d0e:	4b36      	ldr	r3, [pc, #216]	@ (8006de8 <xTaskIncrementTick+0x154>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d104      	bne.n	8006d22 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d18:	4b36      	ldr	r3, [pc, #216]	@ (8006df4 <xTaskIncrementTick+0x160>)
 8006d1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d1e:	601a      	str	r2, [r3, #0]
					break;
 8006d20:	e03f      	b.n	8006da2 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006d22:	4b31      	ldr	r3, [pc, #196]	@ (8006de8 <xTaskIncrementTick+0x154>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	68db      	ldr	r3, [r3, #12]
 8006d28:	68db      	ldr	r3, [r3, #12]
 8006d2a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006d32:	693a      	ldr	r2, [r7, #16]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	429a      	cmp	r2, r3
 8006d38:	d203      	bcs.n	8006d42 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d3a:	4a2e      	ldr	r2, [pc, #184]	@ (8006df4 <xTaskIncrementTick+0x160>)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d40:	e02f      	b.n	8006da2 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d42:	68bb      	ldr	r3, [r7, #8]
 8006d44:	3304      	adds	r3, #4
 8006d46:	4618      	mov	r0, r3
 8006d48:	f7fe fd62 	bl	8005810 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d004      	beq.n	8006d5e <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	3318      	adds	r3, #24
 8006d58:	4618      	mov	r0, r3
 8006d5a:	f7fe fd59 	bl	8005810 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d62:	4b25      	ldr	r3, [pc, #148]	@ (8006df8 <xTaskIncrementTick+0x164>)
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	429a      	cmp	r2, r3
 8006d68:	d903      	bls.n	8006d72 <xTaskIncrementTick+0xde>
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d6e:	4a22      	ldr	r2, [pc, #136]	@ (8006df8 <xTaskIncrementTick+0x164>)
 8006d70:	6013      	str	r3, [r2, #0]
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d76:	4613      	mov	r3, r2
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	4413      	add	r3, r2
 8006d7c:	009b      	lsls	r3, r3, #2
 8006d7e:	4a1f      	ldr	r2, [pc, #124]	@ (8006dfc <xTaskIncrementTick+0x168>)
 8006d80:	441a      	add	r2, r3
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	3304      	adds	r3, #4
 8006d86:	4619      	mov	r1, r3
 8006d88:	4610      	mov	r0, r2
 8006d8a:	f7fe fce4 	bl	8005756 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d92:	4b1b      	ldr	r3, [pc, #108]	@ (8006e00 <xTaskIncrementTick+0x16c>)
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d3b8      	bcc.n	8006d0e <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 8006d9c:	2301      	movs	r3, #1
 8006d9e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006da0:	e7b5      	b.n	8006d0e <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006da2:	4b17      	ldr	r3, [pc, #92]	@ (8006e00 <xTaskIncrementTick+0x16c>)
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006da8:	4914      	ldr	r1, [pc, #80]	@ (8006dfc <xTaskIncrementTick+0x168>)
 8006daa:	4613      	mov	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	4413      	add	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	440b      	add	r3, r1
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d907      	bls.n	8006dca <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 8006dba:	2301      	movs	r3, #1
 8006dbc:	617b      	str	r3, [r7, #20]
 8006dbe:	e004      	b.n	8006dca <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006dc0:	4b10      	ldr	r3, [pc, #64]	@ (8006e04 <xTaskIncrementTick+0x170>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	4a0f      	ldr	r2, [pc, #60]	@ (8006e04 <xTaskIncrementTick+0x170>)
 8006dc8:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006dca:	4b0f      	ldr	r3, [pc, #60]	@ (8006e08 <xTaskIncrementTick+0x174>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d001      	beq.n	8006dd6 <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006dd6:	697b      	ldr	r3, [r7, #20]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3718      	adds	r7, #24
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	20001b84 	.word	0x20001b84
 8006de4:	20001b60 	.word	0x20001b60
 8006de8:	20001b14 	.word	0x20001b14
 8006dec:	20001b18 	.word	0x20001b18
 8006df0:	20001b74 	.word	0x20001b74
 8006df4:	20001b7c 	.word	0x20001b7c
 8006df8:	20001b64 	.word	0x20001b64
 8006dfc:	2000168c 	.word	0x2000168c
 8006e00:	20001688 	.word	0x20001688
 8006e04:	20001b6c 	.word	0x20001b6c
 8006e08:	20001b70 	.word	0x20001b70

08006e0c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006e12:	4b2c      	ldr	r3, [pc, #176]	@ (8006ec4 <vTaskSwitchContext+0xb8>)
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d003      	beq.n	8006e22 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006e1a:	4b2b      	ldr	r3, [pc, #172]	@ (8006ec8 <vTaskSwitchContext+0xbc>)
 8006e1c:	2201      	movs	r2, #1
 8006e1e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006e20:	e049      	b.n	8006eb6 <vTaskSwitchContext+0xaa>
		xYieldPending = pdFALSE;
 8006e22:	4b29      	ldr	r3, [pc, #164]	@ (8006ec8 <vTaskSwitchContext+0xbc>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006e28:	4b28      	ldr	r3, [pc, #160]	@ (8006ecc <vTaskSwitchContext+0xc0>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	60fb      	str	r3, [r7, #12]
 8006e2e:	e013      	b.n	8006e58 <vTaskSwitchContext+0x4c>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d10d      	bne.n	8006e52 <vTaskSwitchContext+0x46>
	__asm volatile
 8006e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e3a:	b672      	cpsid	i
 8006e3c:	f383 8811 	msr	BASEPRI, r3
 8006e40:	f3bf 8f6f 	isb	sy
 8006e44:	f3bf 8f4f 	dsb	sy
 8006e48:	b662      	cpsie	i
 8006e4a:	607b      	str	r3, [r7, #4]
}
 8006e4c:	bf00      	nop
 8006e4e:	bf00      	nop
 8006e50:	e7fd      	b.n	8006e4e <vTaskSwitchContext+0x42>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	60fb      	str	r3, [r7, #12]
 8006e58:	491d      	ldr	r1, [pc, #116]	@ (8006ed0 <vTaskSwitchContext+0xc4>)
 8006e5a:	68fa      	ldr	r2, [r7, #12]
 8006e5c:	4613      	mov	r3, r2
 8006e5e:	009b      	lsls	r3, r3, #2
 8006e60:	4413      	add	r3, r2
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	440b      	add	r3, r1
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d0e1      	beq.n	8006e30 <vTaskSwitchContext+0x24>
 8006e6c:	68fa      	ldr	r2, [r7, #12]
 8006e6e:	4613      	mov	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4413      	add	r3, r2
 8006e74:	009b      	lsls	r3, r3, #2
 8006e76:	4a16      	ldr	r2, [pc, #88]	@ (8006ed0 <vTaskSwitchContext+0xc4>)
 8006e78:	4413      	add	r3, r2
 8006e7a:	60bb      	str	r3, [r7, #8]
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	685b      	ldr	r3, [r3, #4]
 8006e80:	685a      	ldr	r2, [r3, #4]
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	605a      	str	r2, [r3, #4]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	685a      	ldr	r2, [r3, #4]
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	3308      	adds	r3, #8
 8006e8e:	429a      	cmp	r2, r3
 8006e90:	d104      	bne.n	8006e9c <vTaskSwitchContext+0x90>
 8006e92:	68bb      	ldr	r3, [r7, #8]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	685a      	ldr	r2, [r3, #4]
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	605a      	str	r2, [r3, #4]
 8006e9c:	68bb      	ldr	r3, [r7, #8]
 8006e9e:	685b      	ldr	r3, [r3, #4]
 8006ea0:	68db      	ldr	r3, [r3, #12]
 8006ea2:	4a0c      	ldr	r2, [pc, #48]	@ (8006ed4 <vTaskSwitchContext+0xc8>)
 8006ea4:	6013      	str	r3, [r2, #0]
 8006ea6:	4a09      	ldr	r2, [pc, #36]	@ (8006ecc <vTaskSwitchContext+0xc0>)
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006eac:	4b09      	ldr	r3, [pc, #36]	@ (8006ed4 <vTaskSwitchContext+0xc8>)
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	3354      	adds	r3, #84	@ 0x54
 8006eb2:	4a09      	ldr	r2, [pc, #36]	@ (8006ed8 <vTaskSwitchContext+0xcc>)
 8006eb4:	6013      	str	r3, [r2, #0]
}
 8006eb6:	bf00      	nop
 8006eb8:	3714      	adds	r7, #20
 8006eba:	46bd      	mov	sp, r7
 8006ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec0:	4770      	bx	lr
 8006ec2:	bf00      	nop
 8006ec4:	20001b84 	.word	0x20001b84
 8006ec8:	20001b70 	.word	0x20001b70
 8006ecc:	20001b64 	.word	0x20001b64
 8006ed0:	2000168c 	.word	0x2000168c
 8006ed4:	20001688 	.word	0x20001688
 8006ed8:	2000001c 	.word	0x2000001c

08006edc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b084      	sub	sp, #16
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
 8006ee4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d10d      	bne.n	8006f08 <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8006eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ef0:	b672      	cpsid	i
 8006ef2:	f383 8811 	msr	BASEPRI, r3
 8006ef6:	f3bf 8f6f 	isb	sy
 8006efa:	f3bf 8f4f 	dsb	sy
 8006efe:	b662      	cpsie	i
 8006f00:	60fb      	str	r3, [r7, #12]
}
 8006f02:	bf00      	nop
 8006f04:	bf00      	nop
 8006f06:	e7fd      	b.n	8006f04 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f08:	4b07      	ldr	r3, [pc, #28]	@ (8006f28 <vTaskPlaceOnEventList+0x4c>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	3318      	adds	r3, #24
 8006f0e:	4619      	mov	r1, r3
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f7fe fc44 	bl	800579e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006f16:	2101      	movs	r1, #1
 8006f18:	6838      	ldr	r0, [r7, #0]
 8006f1a:	f000 fcc1 	bl	80078a0 <prvAddCurrentTaskToDelayedList>
}
 8006f1e:	bf00      	nop
 8006f20:	3710      	adds	r7, #16
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bd80      	pop	{r7, pc}
 8006f26:	bf00      	nop
 8006f28:	20001688 	.word	0x20001688

08006f2c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b086      	sub	sp, #24
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	60f8      	str	r0, [r7, #12]
 8006f34:	60b9      	str	r1, [r7, #8]
 8006f36:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d10d      	bne.n	8006f5a <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8006f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f42:	b672      	cpsid	i
 8006f44:	f383 8811 	msr	BASEPRI, r3
 8006f48:	f3bf 8f6f 	isb	sy
 8006f4c:	f3bf 8f4f 	dsb	sy
 8006f50:	b662      	cpsie	i
 8006f52:	617b      	str	r3, [r7, #20]
}
 8006f54:	bf00      	nop
 8006f56:	bf00      	nop
 8006f58:	e7fd      	b.n	8006f56 <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006f84 <vTaskPlaceOnEventListRestricted+0x58>)
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	3318      	adds	r3, #24
 8006f60:	4619      	mov	r1, r3
 8006f62:	68f8      	ldr	r0, [r7, #12]
 8006f64:	f7fe fbf7 	bl	8005756 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d002      	beq.n	8006f74 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8006f6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f72:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f74:	6879      	ldr	r1, [r7, #4]
 8006f76:	68b8      	ldr	r0, [r7, #8]
 8006f78:	f000 fc92 	bl	80078a0 <prvAddCurrentTaskToDelayedList>
	}
 8006f7c:	bf00      	nop
 8006f7e:	3718      	adds	r7, #24
 8006f80:	46bd      	mov	sp, r7
 8006f82:	bd80      	pop	{r7, pc}
 8006f84:	20001688 	.word	0x20001688

08006f88 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f88:	b580      	push	{r7, lr}
 8006f8a:	b086      	sub	sp, #24
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	68db      	ldr	r3, [r3, #12]
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10d      	bne.n	8006fba <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8006f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fa2:	b672      	cpsid	i
 8006fa4:	f383 8811 	msr	BASEPRI, r3
 8006fa8:	f3bf 8f6f 	isb	sy
 8006fac:	f3bf 8f4f 	dsb	sy
 8006fb0:	b662      	cpsie	i
 8006fb2:	60fb      	str	r3, [r7, #12]
}
 8006fb4:	bf00      	nop
 8006fb6:	bf00      	nop
 8006fb8:	e7fd      	b.n	8006fb6 <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	3318      	adds	r3, #24
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f7fe fc26 	bl	8005810 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800703c <xTaskRemoveFromEventList+0xb4>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d11d      	bne.n	8007008 <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	3304      	adds	r3, #4
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7fe fc1d 	bl	8005810 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fda:	4b19      	ldr	r3, [pc, #100]	@ (8007040 <xTaskRemoveFromEventList+0xb8>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	429a      	cmp	r2, r3
 8006fe0:	d903      	bls.n	8006fea <xTaskRemoveFromEventList+0x62>
 8006fe2:	693b      	ldr	r3, [r7, #16]
 8006fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fe6:	4a16      	ldr	r2, [pc, #88]	@ (8007040 <xTaskRemoveFromEventList+0xb8>)
 8006fe8:	6013      	str	r3, [r2, #0]
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fee:	4613      	mov	r3, r2
 8006ff0:	009b      	lsls	r3, r3, #2
 8006ff2:	4413      	add	r3, r2
 8006ff4:	009b      	lsls	r3, r3, #2
 8006ff6:	4a13      	ldr	r2, [pc, #76]	@ (8007044 <xTaskRemoveFromEventList+0xbc>)
 8006ff8:	441a      	add	r2, r3
 8006ffa:	693b      	ldr	r3, [r7, #16]
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	4619      	mov	r1, r3
 8007000:	4610      	mov	r0, r2
 8007002:	f7fe fba8 	bl	8005756 <vListInsertEnd>
 8007006:	e005      	b.n	8007014 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	3318      	adds	r3, #24
 800700c:	4619      	mov	r1, r3
 800700e:	480e      	ldr	r0, [pc, #56]	@ (8007048 <xTaskRemoveFromEventList+0xc0>)
 8007010:	f7fe fba1 	bl	8005756 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007018:	4b0c      	ldr	r3, [pc, #48]	@ (800704c <xTaskRemoveFromEventList+0xc4>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800701e:	429a      	cmp	r2, r3
 8007020:	d905      	bls.n	800702e <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007022:	2301      	movs	r3, #1
 8007024:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007026:	4b0a      	ldr	r3, [pc, #40]	@ (8007050 <xTaskRemoveFromEventList+0xc8>)
 8007028:	2201      	movs	r2, #1
 800702a:	601a      	str	r2, [r3, #0]
 800702c:	e001      	b.n	8007032 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 800702e:	2300      	movs	r3, #0
 8007030:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007032:	697b      	ldr	r3, [r7, #20]
}
 8007034:	4618      	mov	r0, r3
 8007036:	3718      	adds	r7, #24
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}
 800703c:	20001b84 	.word	0x20001b84
 8007040:	20001b64 	.word	0x20001b64
 8007044:	2000168c 	.word	0x2000168c
 8007048:	20001b1c 	.word	0x20001b1c
 800704c:	20001688 	.word	0x20001688
 8007050:	20001b70 	.word	0x20001b70

08007054 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800705c:	4b06      	ldr	r3, [pc, #24]	@ (8007078 <vTaskInternalSetTimeOutState+0x24>)
 800705e:	681a      	ldr	r2, [r3, #0]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007064:	4b05      	ldr	r3, [pc, #20]	@ (800707c <vTaskInternalSetTimeOutState+0x28>)
 8007066:	681a      	ldr	r2, [r3, #0]
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	605a      	str	r2, [r3, #4]
}
 800706c:	bf00      	nop
 800706e:	370c      	adds	r7, #12
 8007070:	46bd      	mov	sp, r7
 8007072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007076:	4770      	bx	lr
 8007078:	20001b74 	.word	0x20001b74
 800707c:	20001b60 	.word	0x20001b60

08007080 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	2b00      	cmp	r3, #0
 800708e:	d10d      	bne.n	80070ac <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8007090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007094:	b672      	cpsid	i
 8007096:	f383 8811 	msr	BASEPRI, r3
 800709a:	f3bf 8f6f 	isb	sy
 800709e:	f3bf 8f4f 	dsb	sy
 80070a2:	b662      	cpsie	i
 80070a4:	613b      	str	r3, [r7, #16]
}
 80070a6:	bf00      	nop
 80070a8:	bf00      	nop
 80070aa:	e7fd      	b.n	80070a8 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d10d      	bne.n	80070ce <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80070b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070b6:	b672      	cpsid	i
 80070b8:	f383 8811 	msr	BASEPRI, r3
 80070bc:	f3bf 8f6f 	isb	sy
 80070c0:	f3bf 8f4f 	dsb	sy
 80070c4:	b662      	cpsie	i
 80070c6:	60fb      	str	r3, [r7, #12]
}
 80070c8:	bf00      	nop
 80070ca:	bf00      	nop
 80070cc:	e7fd      	b.n	80070ca <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80070ce:	f001 f8b5 	bl	800823c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80070d2:	4b1d      	ldr	r3, [pc, #116]	@ (8007148 <xTaskCheckForTimeOut+0xc8>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	685b      	ldr	r3, [r3, #4]
 80070dc:	69ba      	ldr	r2, [r7, #24]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ea:	d102      	bne.n	80070f2 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80070ec:	2300      	movs	r3, #0
 80070ee:	61fb      	str	r3, [r7, #28]
 80070f0:	e023      	b.n	800713a <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	4b15      	ldr	r3, [pc, #84]	@ (800714c <xTaskCheckForTimeOut+0xcc>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	429a      	cmp	r2, r3
 80070fc:	d007      	beq.n	800710e <xTaskCheckForTimeOut+0x8e>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	69ba      	ldr	r2, [r7, #24]
 8007104:	429a      	cmp	r2, r3
 8007106:	d302      	bcc.n	800710e <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007108:	2301      	movs	r3, #1
 800710a:	61fb      	str	r3, [r7, #28]
 800710c:	e015      	b.n	800713a <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	429a      	cmp	r2, r3
 8007116:	d20b      	bcs.n	8007130 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	1ad2      	subs	r2, r2, r3
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f7ff ff95 	bl	8007054 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800712a:	2300      	movs	r3, #0
 800712c:	61fb      	str	r3, [r7, #28]
 800712e:	e004      	b.n	800713a <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	2200      	movs	r2, #0
 8007134:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007136:	2301      	movs	r3, #1
 8007138:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800713a:	f001 f8b5 	bl	80082a8 <vPortExitCritical>

	return xReturn;
 800713e:	69fb      	ldr	r3, [r7, #28]
}
 8007140:	4618      	mov	r0, r3
 8007142:	3720      	adds	r7, #32
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	20001b60 	.word	0x20001b60
 800714c:	20001b74 	.word	0x20001b74

08007150 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007150:	b480      	push	{r7}
 8007152:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007154:	4b03      	ldr	r3, [pc, #12]	@ (8007164 <vTaskMissedYield+0x14>)
 8007156:	2201      	movs	r2, #1
 8007158:	601a      	str	r2, [r3, #0]
}
 800715a:	bf00      	nop
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	20001b70 	.word	0x20001b70

08007168 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007170:	f000 f852 	bl	8007218 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007174:	4b06      	ldr	r3, [pc, #24]	@ (8007190 <prvIdleTask+0x28>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b01      	cmp	r3, #1
 800717a:	d9f9      	bls.n	8007170 <prvIdleTask+0x8>
			{
				taskYIELD();
 800717c:	4b05      	ldr	r3, [pc, #20]	@ (8007194 <prvIdleTask+0x2c>)
 800717e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007182:	601a      	str	r2, [r3, #0]
 8007184:	f3bf 8f4f 	dsb	sy
 8007188:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800718c:	e7f0      	b.n	8007170 <prvIdleTask+0x8>
 800718e:	bf00      	nop
 8007190:	2000168c 	.word	0x2000168c
 8007194:	e000ed04 	.word	0xe000ed04

08007198 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b082      	sub	sp, #8
 800719c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800719e:	2300      	movs	r3, #0
 80071a0:	607b      	str	r3, [r7, #4]
 80071a2:	e00c      	b.n	80071be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80071a4:	687a      	ldr	r2, [r7, #4]
 80071a6:	4613      	mov	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4413      	add	r3, r2
 80071ac:	009b      	lsls	r3, r3, #2
 80071ae:	4a12      	ldr	r2, [pc, #72]	@ (80071f8 <prvInitialiseTaskLists+0x60>)
 80071b0:	4413      	add	r3, r2
 80071b2:	4618      	mov	r0, r3
 80071b4:	f7fe faa2 	bl	80056fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	3301      	adds	r3, #1
 80071bc:	607b      	str	r3, [r7, #4]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2b37      	cmp	r3, #55	@ 0x37
 80071c2:	d9ef      	bls.n	80071a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80071c4:	480d      	ldr	r0, [pc, #52]	@ (80071fc <prvInitialiseTaskLists+0x64>)
 80071c6:	f7fe fa99 	bl	80056fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80071ca:	480d      	ldr	r0, [pc, #52]	@ (8007200 <prvInitialiseTaskLists+0x68>)
 80071cc:	f7fe fa96 	bl	80056fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80071d0:	480c      	ldr	r0, [pc, #48]	@ (8007204 <prvInitialiseTaskLists+0x6c>)
 80071d2:	f7fe fa93 	bl	80056fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80071d6:	480c      	ldr	r0, [pc, #48]	@ (8007208 <prvInitialiseTaskLists+0x70>)
 80071d8:	f7fe fa90 	bl	80056fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80071dc:	480b      	ldr	r0, [pc, #44]	@ (800720c <prvInitialiseTaskLists+0x74>)
 80071de:	f7fe fa8d 	bl	80056fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80071e2:	4b0b      	ldr	r3, [pc, #44]	@ (8007210 <prvInitialiseTaskLists+0x78>)
 80071e4:	4a05      	ldr	r2, [pc, #20]	@ (80071fc <prvInitialiseTaskLists+0x64>)
 80071e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80071e8:	4b0a      	ldr	r3, [pc, #40]	@ (8007214 <prvInitialiseTaskLists+0x7c>)
 80071ea:	4a05      	ldr	r2, [pc, #20]	@ (8007200 <prvInitialiseTaskLists+0x68>)
 80071ec:	601a      	str	r2, [r3, #0]
}
 80071ee:	bf00      	nop
 80071f0:	3708      	adds	r7, #8
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	2000168c 	.word	0x2000168c
 80071fc:	20001aec 	.word	0x20001aec
 8007200:	20001b00 	.word	0x20001b00
 8007204:	20001b1c 	.word	0x20001b1c
 8007208:	20001b30 	.word	0x20001b30
 800720c:	20001b48 	.word	0x20001b48
 8007210:	20001b14 	.word	0x20001b14
 8007214:	20001b18 	.word	0x20001b18

08007218 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800721e:	e019      	b.n	8007254 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007220:	f001 f80c 	bl	800823c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007224:	4b10      	ldr	r3, [pc, #64]	@ (8007268 <prvCheckTasksWaitingTermination+0x50>)
 8007226:	68db      	ldr	r3, [r3, #12]
 8007228:	68db      	ldr	r3, [r3, #12]
 800722a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3304      	adds	r3, #4
 8007230:	4618      	mov	r0, r3
 8007232:	f7fe faed 	bl	8005810 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007236:	4b0d      	ldr	r3, [pc, #52]	@ (800726c <prvCheckTasksWaitingTermination+0x54>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	3b01      	subs	r3, #1
 800723c:	4a0b      	ldr	r2, [pc, #44]	@ (800726c <prvCheckTasksWaitingTermination+0x54>)
 800723e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007240:	4b0b      	ldr	r3, [pc, #44]	@ (8007270 <prvCheckTasksWaitingTermination+0x58>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	3b01      	subs	r3, #1
 8007246:	4a0a      	ldr	r2, [pc, #40]	@ (8007270 <prvCheckTasksWaitingTermination+0x58>)
 8007248:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800724a:	f001 f82d 	bl	80082a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f810 	bl	8007274 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007254:	4b06      	ldr	r3, [pc, #24]	@ (8007270 <prvCheckTasksWaitingTermination+0x58>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d1e1      	bne.n	8007220 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800725c:	bf00      	nop
 800725e:	bf00      	nop
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	20001b30 	.word	0x20001b30
 800726c:	20001b5c 	.word	0x20001b5c
 8007270:	20001b44 	.word	0x20001b44

08007274 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	3354      	adds	r3, #84	@ 0x54
 8007280:	4618      	mov	r0, r3
 8007282:	f001 fc85 	bl	8008b90 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800728c:	2b00      	cmp	r3, #0
 800728e:	d108      	bne.n	80072a2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007294:	4618      	mov	r0, r3
 8007296:	f001 f9cd 	bl	8008634 <vPortFree>
				vPortFree( pxTCB );
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f001 f9ca 	bl	8008634 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80072a0:	e01b      	b.n	80072da <prvDeleteTCB+0x66>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072a8:	2b01      	cmp	r3, #1
 80072aa:	d103      	bne.n	80072b4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80072ac:	6878      	ldr	r0, [r7, #4]
 80072ae:	f001 f9c1 	bl	8008634 <vPortFree>
	}
 80072b2:	e012      	b.n	80072da <prvDeleteTCB+0x66>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80072ba:	2b02      	cmp	r3, #2
 80072bc:	d00d      	beq.n	80072da <prvDeleteTCB+0x66>
	__asm volatile
 80072be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c2:	b672      	cpsid	i
 80072c4:	f383 8811 	msr	BASEPRI, r3
 80072c8:	f3bf 8f6f 	isb	sy
 80072cc:	f3bf 8f4f 	dsb	sy
 80072d0:	b662      	cpsie	i
 80072d2:	60fb      	str	r3, [r7, #12]
}
 80072d4:	bf00      	nop
 80072d6:	bf00      	nop
 80072d8:	e7fd      	b.n	80072d6 <prvDeleteTCB+0x62>
	}
 80072da:	bf00      	nop
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
	...

080072e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80072e4:	b480      	push	{r7}
 80072e6:	b083      	sub	sp, #12
 80072e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072ea:	4b0c      	ldr	r3, [pc, #48]	@ (800731c <prvResetNextTaskUnblockTime+0x38>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d104      	bne.n	80072fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072f4:	4b0a      	ldr	r3, [pc, #40]	@ (8007320 <prvResetNextTaskUnblockTime+0x3c>)
 80072f6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80072fc:	e008      	b.n	8007310 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072fe:	4b07      	ldr	r3, [pc, #28]	@ (800731c <prvResetNextTaskUnblockTime+0x38>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	685b      	ldr	r3, [r3, #4]
 800730c:	4a04      	ldr	r2, [pc, #16]	@ (8007320 <prvResetNextTaskUnblockTime+0x3c>)
 800730e:	6013      	str	r3, [r2, #0]
}
 8007310:	bf00      	nop
 8007312:	370c      	adds	r7, #12
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr
 800731c:	20001b14 	.word	0x20001b14
 8007320:	20001b7c 	.word	0x20001b7c

08007324 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007324:	b480      	push	{r7}
 8007326:	b083      	sub	sp, #12
 8007328:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800732a:	4b0b      	ldr	r3, [pc, #44]	@ (8007358 <xTaskGetSchedulerState+0x34>)
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d102      	bne.n	8007338 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007332:	2301      	movs	r3, #1
 8007334:	607b      	str	r3, [r7, #4]
 8007336:	e008      	b.n	800734a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007338:	4b08      	ldr	r3, [pc, #32]	@ (800735c <xTaskGetSchedulerState+0x38>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d102      	bne.n	8007346 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007340:	2302      	movs	r3, #2
 8007342:	607b      	str	r3, [r7, #4]
 8007344:	e001      	b.n	800734a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007346:	2300      	movs	r3, #0
 8007348:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800734a:	687b      	ldr	r3, [r7, #4]
	}
 800734c:	4618      	mov	r0, r3
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr
 8007358:	20001b68 	.word	0x20001b68
 800735c:	20001b84 	.word	0x20001b84

08007360 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007360:	b580      	push	{r7, lr}
 8007362:	b084      	sub	sp, #16
 8007364:	af00      	add	r7, sp, #0
 8007366:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800736c:	2300      	movs	r3, #0
 800736e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d051      	beq.n	800741a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800737a:	4b2a      	ldr	r3, [pc, #168]	@ (8007424 <xTaskPriorityInherit+0xc4>)
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007380:	429a      	cmp	r2, r3
 8007382:	d241      	bcs.n	8007408 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	699b      	ldr	r3, [r3, #24]
 8007388:	2b00      	cmp	r3, #0
 800738a:	db06      	blt.n	800739a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800738c:	4b25      	ldr	r3, [pc, #148]	@ (8007424 <xTaskPriorityInherit+0xc4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007392:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	6959      	ldr	r1, [r3, #20]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073a2:	4613      	mov	r3, r2
 80073a4:	009b      	lsls	r3, r3, #2
 80073a6:	4413      	add	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4a1f      	ldr	r2, [pc, #124]	@ (8007428 <xTaskPriorityInherit+0xc8>)
 80073ac:	4413      	add	r3, r2
 80073ae:	4299      	cmp	r1, r3
 80073b0:	d122      	bne.n	80073f8 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	3304      	adds	r3, #4
 80073b6:	4618      	mov	r0, r3
 80073b8:	f7fe fa2a 	bl	8005810 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80073bc:	4b19      	ldr	r3, [pc, #100]	@ (8007424 <xTaskPriorityInherit+0xc4>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073ca:	4b18      	ldr	r3, [pc, #96]	@ (800742c <xTaskPriorityInherit+0xcc>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d903      	bls.n	80073da <xTaskPriorityInherit+0x7a>
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d6:	4a15      	ldr	r2, [pc, #84]	@ (800742c <xTaskPriorityInherit+0xcc>)
 80073d8:	6013      	str	r3, [r2, #0]
 80073da:	68bb      	ldr	r3, [r7, #8]
 80073dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073de:	4613      	mov	r3, r2
 80073e0:	009b      	lsls	r3, r3, #2
 80073e2:	4413      	add	r3, r2
 80073e4:	009b      	lsls	r3, r3, #2
 80073e6:	4a10      	ldr	r2, [pc, #64]	@ (8007428 <xTaskPriorityInherit+0xc8>)
 80073e8:	441a      	add	r2, r3
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	3304      	adds	r3, #4
 80073ee:	4619      	mov	r1, r3
 80073f0:	4610      	mov	r0, r2
 80073f2:	f7fe f9b0 	bl	8005756 <vListInsertEnd>
 80073f6:	e004      	b.n	8007402 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80073f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <xTaskPriorityInherit+0xc4>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007402:	2301      	movs	r3, #1
 8007404:	60fb      	str	r3, [r7, #12]
 8007406:	e008      	b.n	800741a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800740c:	4b05      	ldr	r3, [pc, #20]	@ (8007424 <xTaskPriorityInherit+0xc4>)
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007412:	429a      	cmp	r2, r3
 8007414:	d201      	bcs.n	800741a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007416:	2301      	movs	r3, #1
 8007418:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800741a:	68fb      	ldr	r3, [r7, #12]
	}
 800741c:	4618      	mov	r0, r3
 800741e:	3710      	adds	r7, #16
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	20001688 	.word	0x20001688
 8007428:	2000168c 	.word	0x2000168c
 800742c:	20001b64 	.word	0x20001b64

08007430 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800743c:	2300      	movs	r3, #0
 800743e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d05c      	beq.n	8007500 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007446:	4b31      	ldr	r3, [pc, #196]	@ (800750c <xTaskPriorityDisinherit+0xdc>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	693a      	ldr	r2, [r7, #16]
 800744c:	429a      	cmp	r2, r3
 800744e:	d00d      	beq.n	800746c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8007450:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007454:	b672      	cpsid	i
 8007456:	f383 8811 	msr	BASEPRI, r3
 800745a:	f3bf 8f6f 	isb	sy
 800745e:	f3bf 8f4f 	dsb	sy
 8007462:	b662      	cpsie	i
 8007464:	60fb      	str	r3, [r7, #12]
}
 8007466:	bf00      	nop
 8007468:	bf00      	nop
 800746a:	e7fd      	b.n	8007468 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007470:	2b00      	cmp	r3, #0
 8007472:	d10d      	bne.n	8007490 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8007474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007478:	b672      	cpsid	i
 800747a:	f383 8811 	msr	BASEPRI, r3
 800747e:	f3bf 8f6f 	isb	sy
 8007482:	f3bf 8f4f 	dsb	sy
 8007486:	b662      	cpsie	i
 8007488:	60bb      	str	r3, [r7, #8]
}
 800748a:	bf00      	nop
 800748c:	bf00      	nop
 800748e:	e7fd      	b.n	800748c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8007490:	693b      	ldr	r3, [r7, #16]
 8007492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007494:	1e5a      	subs	r2, r3, #1
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d02c      	beq.n	8007500 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d128      	bne.n	8007500 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80074ae:	693b      	ldr	r3, [r7, #16]
 80074b0:	3304      	adds	r3, #4
 80074b2:	4618      	mov	r0, r3
 80074b4:	f7fe f9ac 	bl	8005810 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80074bc:	693b      	ldr	r3, [r7, #16]
 80074be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074c4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80074cc:	693b      	ldr	r3, [r7, #16]
 80074ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007510 <xTaskPriorityDisinherit+0xe0>)
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	429a      	cmp	r2, r3
 80074d6:	d903      	bls.n	80074e0 <xTaskPriorityDisinherit+0xb0>
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074dc:	4a0c      	ldr	r2, [pc, #48]	@ (8007510 <xTaskPriorityDisinherit+0xe0>)
 80074de:	6013      	str	r3, [r2, #0]
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e4:	4613      	mov	r3, r2
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	4413      	add	r3, r2
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4a09      	ldr	r2, [pc, #36]	@ (8007514 <xTaskPriorityDisinherit+0xe4>)
 80074ee:	441a      	add	r2, r3
 80074f0:	693b      	ldr	r3, [r7, #16]
 80074f2:	3304      	adds	r3, #4
 80074f4:	4619      	mov	r1, r3
 80074f6:	4610      	mov	r0, r2
 80074f8:	f7fe f92d 	bl	8005756 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007500:	697b      	ldr	r3, [r7, #20]
	}
 8007502:	4618      	mov	r0, r3
 8007504:	3718      	adds	r7, #24
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	20001688 	.word	0x20001688
 8007510:	20001b64 	.word	0x20001b64
 8007514:	2000168c 	.word	0x2000168c

08007518 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8007518:	b580      	push	{r7, lr}
 800751a:	b088      	sub	sp, #32
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007526:	2301      	movs	r3, #1
 8007528:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d070      	beq.n	8007612 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8007530:	69bb      	ldr	r3, [r7, #24]
 8007532:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007534:	2b00      	cmp	r3, #0
 8007536:	d10d      	bne.n	8007554 <vTaskPriorityDisinheritAfterTimeout+0x3c>
	__asm volatile
 8007538:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800753c:	b672      	cpsid	i
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	b662      	cpsie	i
 800754c:	60fb      	str	r3, [r7, #12]
}
 800754e:	bf00      	nop
 8007550:	bf00      	nop
 8007552:	e7fd      	b.n	8007550 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007558:	683a      	ldr	r2, [r7, #0]
 800755a:	429a      	cmp	r2, r3
 800755c:	d902      	bls.n	8007564 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	61fb      	str	r3, [r7, #28]
 8007562:	e002      	b.n	800756a <vTaskPriorityDisinheritAfterTimeout+0x52>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007564:	69bb      	ldr	r3, [r7, #24]
 8007566:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007568:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800756a:	69bb      	ldr	r3, [r7, #24]
 800756c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800756e:	69fa      	ldr	r2, [r7, #28]
 8007570:	429a      	cmp	r2, r3
 8007572:	d04e      	beq.n	8007612 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007578:	697a      	ldr	r2, [r7, #20]
 800757a:	429a      	cmp	r2, r3
 800757c:	d149      	bne.n	8007612 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800757e:	4b27      	ldr	r3, [pc, #156]	@ (800761c <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	69ba      	ldr	r2, [r7, #24]
 8007584:	429a      	cmp	r2, r3
 8007586:	d10d      	bne.n	80075a4 <vTaskPriorityDisinheritAfterTimeout+0x8c>
	__asm volatile
 8007588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758c:	b672      	cpsid	i
 800758e:	f383 8811 	msr	BASEPRI, r3
 8007592:	f3bf 8f6f 	isb	sy
 8007596:	f3bf 8f4f 	dsb	sy
 800759a:	b662      	cpsie	i
 800759c:	60bb      	str	r3, [r7, #8]
}
 800759e:	bf00      	nop
 80075a0:	bf00      	nop
 80075a2:	e7fd      	b.n	80075a0 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80075a4:	69bb      	ldr	r3, [r7, #24]
 80075a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	69fa      	ldr	r2, [r7, #28]
 80075ae:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80075b0:	69bb      	ldr	r3, [r7, #24]
 80075b2:	699b      	ldr	r3, [r3, #24]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	db04      	blt.n	80075c2 <vTaskPriorityDisinheritAfterTimeout+0xaa>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80075be:	69bb      	ldr	r3, [r7, #24]
 80075c0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80075c2:	69bb      	ldr	r3, [r7, #24]
 80075c4:	6959      	ldr	r1, [r3, #20]
 80075c6:	693a      	ldr	r2, [r7, #16]
 80075c8:	4613      	mov	r3, r2
 80075ca:	009b      	lsls	r3, r3, #2
 80075cc:	4413      	add	r3, r2
 80075ce:	009b      	lsls	r3, r3, #2
 80075d0:	4a13      	ldr	r2, [pc, #76]	@ (8007620 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 80075d2:	4413      	add	r3, r2
 80075d4:	4299      	cmp	r1, r3
 80075d6:	d11c      	bne.n	8007612 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075d8:	69bb      	ldr	r3, [r7, #24]
 80075da:	3304      	adds	r3, #4
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fe f917 	bl	8005810 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075e6:	4b0f      	ldr	r3, [pc, #60]	@ (8007624 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	429a      	cmp	r2, r3
 80075ec:	d903      	bls.n	80075f6 <vTaskPriorityDisinheritAfterTimeout+0xde>
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075f2:	4a0c      	ldr	r2, [pc, #48]	@ (8007624 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 80075f4:	6013      	str	r3, [r2, #0]
 80075f6:	69bb      	ldr	r3, [r7, #24]
 80075f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80075fa:	4613      	mov	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	4413      	add	r3, r2
 8007600:	009b      	lsls	r3, r3, #2
 8007602:	4a07      	ldr	r2, [pc, #28]	@ (8007620 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 8007604:	441a      	add	r2, r3
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	3304      	adds	r3, #4
 800760a:	4619      	mov	r1, r3
 800760c:	4610      	mov	r0, r2
 800760e:	f7fe f8a2 	bl	8005756 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007612:	bf00      	nop
 8007614:	3720      	adds	r7, #32
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
 800761a:	bf00      	nop
 800761c:	20001688 	.word	0x20001688
 8007620:	2000168c 	.word	0x2000168c
 8007624:	20001b64 	.word	0x20001b64

08007628 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800762c:	4b07      	ldr	r3, [pc, #28]	@ (800764c <pvTaskIncrementMutexHeldCount+0x24>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d004      	beq.n	800763e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8007634:	4b05      	ldr	r3, [pc, #20]	@ (800764c <pvTaskIncrementMutexHeldCount+0x24>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800763a:	3201      	adds	r2, #1
 800763c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800763e:	4b03      	ldr	r3, [pc, #12]	@ (800764c <pvTaskIncrementMutexHeldCount+0x24>)
 8007640:	681b      	ldr	r3, [r3, #0]
	}
 8007642:	4618      	mov	r0, r3
 8007644:	46bd      	mov	sp, r7
 8007646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800764a:	4770      	bx	lr
 800764c:	20001688 	.word	0x20001688

08007650 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8007650:	b580      	push	{r7, lr}
 8007652:	b086      	sub	sp, #24
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800765e:	f000 fded 	bl	800823c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8007662:	4b29      	ldr	r3, [pc, #164]	@ (8007708 <xTaskNotifyWait+0xb8>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800766a:	b2db      	uxtb	r3, r3
 800766c:	2b02      	cmp	r3, #2
 800766e:	d01c      	beq.n	80076aa <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8007670:	4b25      	ldr	r3, [pc, #148]	@ (8007708 <xTaskNotifyWait+0xb8>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	43d2      	mvns	r2, r2
 800767c:	400a      	ands	r2, r1
 800767e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007682:	4b21      	ldr	r3, [pc, #132]	@ (8007708 <xTaskNotifyWait+0xb8>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d00b      	beq.n	80076aa <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007692:	2101      	movs	r1, #1
 8007694:	6838      	ldr	r0, [r7, #0]
 8007696:	f000 f903 	bl	80078a0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800769a:	4b1c      	ldr	r3, [pc, #112]	@ (800770c <xTaskNotifyWait+0xbc>)
 800769c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076a0:	601a      	str	r2, [r3, #0]
 80076a2:	f3bf 8f4f 	dsb	sy
 80076a6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80076aa:	f000 fdfd 	bl	80082a8 <vPortExitCritical>

		taskENTER_CRITICAL();
 80076ae:	f000 fdc5 	bl	800823c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d005      	beq.n	80076c4 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 80076b8:	4b13      	ldr	r3, [pc, #76]	@ (8007708 <xTaskNotifyWait+0xb8>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 80076c4:	4b10      	ldr	r3, [pc, #64]	@ (8007708 <xTaskNotifyWait+0xb8>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80076cc:	b2db      	uxtb	r3, r3
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d002      	beq.n	80076d8 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 80076d2:	2300      	movs	r3, #0
 80076d4:	617b      	str	r3, [r7, #20]
 80076d6:	e00a      	b.n	80076ee <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 80076d8:	4b0b      	ldr	r3, [pc, #44]	@ (8007708 <xTaskNotifyWait+0xb8>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 80076e0:	68ba      	ldr	r2, [r7, #8]
 80076e2:	43d2      	mvns	r2, r2
 80076e4:	400a      	ands	r2, r1
 80076e6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 80076ea:	2301      	movs	r3, #1
 80076ec:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80076ee:	4b06      	ldr	r3, [pc, #24]	@ (8007708 <xTaskNotifyWait+0xb8>)
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	2200      	movs	r2, #0
 80076f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80076f8:	f000 fdd6 	bl	80082a8 <vPortExitCritical>

		return xReturn;
 80076fc:	697b      	ldr	r3, [r7, #20]
	}
 80076fe:	4618      	mov	r0, r3
 8007700:	3718      	adds	r7, #24
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	20001688 	.word	0x20001688
 800770c:	e000ed04 	.word	0xe000ed04

08007710 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8007710:	b580      	push	{r7, lr}
 8007712:	b08a      	sub	sp, #40	@ 0x28
 8007714:	af00      	add	r7, sp, #0
 8007716:	60f8      	str	r0, [r7, #12]
 8007718:	60b9      	str	r1, [r7, #8]
 800771a:	603b      	str	r3, [r7, #0]
 800771c:	4613      	mov	r3, r2
 800771e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8007720:	2301      	movs	r3, #1
 8007722:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d10d      	bne.n	8007746 <xTaskGenericNotify+0x36>
	__asm volatile
 800772a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772e:	b672      	cpsid	i
 8007730:	f383 8811 	msr	BASEPRI, r3
 8007734:	f3bf 8f6f 	isb	sy
 8007738:	f3bf 8f4f 	dsb	sy
 800773c:	b662      	cpsie	i
 800773e:	61bb      	str	r3, [r7, #24]
}
 8007740:	bf00      	nop
 8007742:	bf00      	nop
 8007744:	e7fd      	b.n	8007742 <xTaskGenericNotify+0x32>
		pxTCB = xTaskToNotify;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800774a:	f000 fd77 	bl	800823c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	2b00      	cmp	r3, #0
 8007752:	d004      	beq.n	800775e <xTaskGenericNotify+0x4e>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8007754:	6a3b      	ldr	r3, [r7, #32]
 8007756:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800775a:	683b      	ldr	r3, [r7, #0]
 800775c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8007764:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	2202      	movs	r2, #2
 800776a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800776e:	79fb      	ldrb	r3, [r7, #7]
 8007770:	2b04      	cmp	r3, #4
 8007772:	d82e      	bhi.n	80077d2 <xTaskGenericNotify+0xc2>
 8007774:	a201      	add	r2, pc, #4	@ (adr r2, 800777c <xTaskGenericNotify+0x6c>)
 8007776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800777a:	bf00      	nop
 800777c:	080077fb 	.word	0x080077fb
 8007780:	08007791 	.word	0x08007791
 8007784:	080077a3 	.word	0x080077a3
 8007788:	080077b3 	.word	0x080077b3
 800778c:	080077bd 	.word	0x080077bd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8007790:	6a3b      	ldr	r3, [r7, #32]
 8007792:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8007796:	68bb      	ldr	r3, [r7, #8]
 8007798:	431a      	orrs	r2, r3
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077a0:	e02e      	b.n	8007800 <xTaskGenericNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80077a2:	6a3b      	ldr	r3, [r7, #32]
 80077a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	6a3b      	ldr	r3, [r7, #32]
 80077ac:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077b0:	e026      	b.n	8007800 <xTaskGenericNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80077b2:	6a3b      	ldr	r3, [r7, #32]
 80077b4:	68ba      	ldr	r2, [r7, #8]
 80077b6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 80077ba:	e021      	b.n	8007800 <xTaskGenericNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80077bc:	7ffb      	ldrb	r3, [r7, #31]
 80077be:	2b02      	cmp	r3, #2
 80077c0:	d004      	beq.n	80077cc <xTaskGenericNotify+0xbc>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80077c2:	6a3b      	ldr	r3, [r7, #32]
 80077c4:	68ba      	ldr	r2, [r7, #8]
 80077c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80077ca:	e019      	b.n	8007800 <xTaskGenericNotify+0xf0>
						xReturn = pdFAIL;
 80077cc:	2300      	movs	r3, #0
 80077ce:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80077d0:	e016      	b.n	8007800 <xTaskGenericNotify+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80077d2:	6a3b      	ldr	r3, [r7, #32]
 80077d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80077d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80077dc:	d00f      	beq.n	80077fe <xTaskGenericNotify+0xee>
	__asm volatile
 80077de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077e2:	b672      	cpsid	i
 80077e4:	f383 8811 	msr	BASEPRI, r3
 80077e8:	f3bf 8f6f 	isb	sy
 80077ec:	f3bf 8f4f 	dsb	sy
 80077f0:	b662      	cpsie	i
 80077f2:	617b      	str	r3, [r7, #20]
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop
 80077f8:	e7fd      	b.n	80077f6 <xTaskGenericNotify+0xe6>
					break;
 80077fa:	bf00      	nop
 80077fc:	e000      	b.n	8007800 <xTaskGenericNotify+0xf0>

					break;
 80077fe:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007800:	7ffb      	ldrb	r3, [r7, #31]
 8007802:	2b01      	cmp	r3, #1
 8007804:	d13d      	bne.n	8007882 <xTaskGenericNotify+0x172>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007806:	6a3b      	ldr	r3, [r7, #32]
 8007808:	3304      	adds	r3, #4
 800780a:	4618      	mov	r0, r3
 800780c:	f7fe f800 	bl	8005810 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007814:	4b1e      	ldr	r3, [pc, #120]	@ (8007890 <xTaskGenericNotify+0x180>)
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	429a      	cmp	r2, r3
 800781a:	d903      	bls.n	8007824 <xTaskGenericNotify+0x114>
 800781c:	6a3b      	ldr	r3, [r7, #32]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	4a1b      	ldr	r2, [pc, #108]	@ (8007890 <xTaskGenericNotify+0x180>)
 8007822:	6013      	str	r3, [r2, #0]
 8007824:	6a3b      	ldr	r3, [r7, #32]
 8007826:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007828:	4613      	mov	r3, r2
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	4413      	add	r3, r2
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4a18      	ldr	r2, [pc, #96]	@ (8007894 <xTaskGenericNotify+0x184>)
 8007832:	441a      	add	r2, r3
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	3304      	adds	r3, #4
 8007838:	4619      	mov	r1, r3
 800783a:	4610      	mov	r0, r2
 800783c:	f7fd ff8b 	bl	8005756 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007840:	6a3b      	ldr	r3, [r7, #32]
 8007842:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007844:	2b00      	cmp	r3, #0
 8007846:	d00d      	beq.n	8007864 <xTaskGenericNotify+0x154>
	__asm volatile
 8007848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800784c:	b672      	cpsid	i
 800784e:	f383 8811 	msr	BASEPRI, r3
 8007852:	f3bf 8f6f 	isb	sy
 8007856:	f3bf 8f4f 	dsb	sy
 800785a:	b662      	cpsie	i
 800785c:	613b      	str	r3, [r7, #16]
}
 800785e:	bf00      	nop
 8007860:	bf00      	nop
 8007862:	e7fd      	b.n	8007860 <xTaskGenericNotify+0x150>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007864:	6a3b      	ldr	r3, [r7, #32]
 8007866:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007868:	4b0b      	ldr	r3, [pc, #44]	@ (8007898 <xTaskGenericNotify+0x188>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800786e:	429a      	cmp	r2, r3
 8007870:	d907      	bls.n	8007882 <xTaskGenericNotify+0x172>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8007872:	4b0a      	ldr	r3, [pc, #40]	@ (800789c <xTaskGenericNotify+0x18c>)
 8007874:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007878:	601a      	str	r2, [r3, #0]
 800787a:	f3bf 8f4f 	dsb	sy
 800787e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007882:	f000 fd11 	bl	80082a8 <vPortExitCritical>

		return xReturn;
 8007886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8007888:	4618      	mov	r0, r3
 800788a:	3728      	adds	r7, #40	@ 0x28
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20001b64 	.word	0x20001b64
 8007894:	2000168c 	.word	0x2000168c
 8007898:	20001688 	.word	0x20001688
 800789c:	e000ed04 	.word	0xe000ed04

080078a0 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b084      	sub	sp, #16
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80078aa:	4b21      	ldr	r3, [pc, #132]	@ (8007930 <prvAddCurrentTaskToDelayedList+0x90>)
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078b0:	4b20      	ldr	r3, [pc, #128]	@ (8007934 <prvAddCurrentTaskToDelayedList+0x94>)
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	3304      	adds	r3, #4
 80078b6:	4618      	mov	r0, r3
 80078b8:	f7fd ffaa 	bl	8005810 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078c2:	d10a      	bne.n	80078da <prvAddCurrentTaskToDelayedList+0x3a>
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d007      	beq.n	80078da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007934 <prvAddCurrentTaskToDelayedList+0x94>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	3304      	adds	r3, #4
 80078d0:	4619      	mov	r1, r3
 80078d2:	4819      	ldr	r0, [pc, #100]	@ (8007938 <prvAddCurrentTaskToDelayedList+0x98>)
 80078d4:	f7fd ff3f 	bl	8005756 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80078d8:	e026      	b.n	8007928 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4413      	add	r3, r2
 80078e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80078e2:	4b14      	ldr	r3, [pc, #80]	@ (8007934 <prvAddCurrentTaskToDelayedList+0x94>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d209      	bcs.n	8007906 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80078f2:	4b12      	ldr	r3, [pc, #72]	@ (800793c <prvAddCurrentTaskToDelayedList+0x9c>)
 80078f4:	681a      	ldr	r2, [r3, #0]
 80078f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007934 <prvAddCurrentTaskToDelayedList+0x94>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	3304      	adds	r3, #4
 80078fc:	4619      	mov	r1, r3
 80078fe:	4610      	mov	r0, r2
 8007900:	f7fd ff4d 	bl	800579e <vListInsert>
}
 8007904:	e010      	b.n	8007928 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007906:	4b0e      	ldr	r3, [pc, #56]	@ (8007940 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007908:	681a      	ldr	r2, [r3, #0]
 800790a:	4b0a      	ldr	r3, [pc, #40]	@ (8007934 <prvAddCurrentTaskToDelayedList+0x94>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	3304      	adds	r3, #4
 8007910:	4619      	mov	r1, r3
 8007912:	4610      	mov	r0, r2
 8007914:	f7fd ff43 	bl	800579e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007918:	4b0a      	ldr	r3, [pc, #40]	@ (8007944 <prvAddCurrentTaskToDelayedList+0xa4>)
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	68ba      	ldr	r2, [r7, #8]
 800791e:	429a      	cmp	r2, r3
 8007920:	d202      	bcs.n	8007928 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007922:	4a08      	ldr	r2, [pc, #32]	@ (8007944 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	6013      	str	r3, [r2, #0]
}
 8007928:	bf00      	nop
 800792a:	3710      	adds	r7, #16
 800792c:	46bd      	mov	sp, r7
 800792e:	bd80      	pop	{r7, pc}
 8007930:	20001b60 	.word	0x20001b60
 8007934:	20001688 	.word	0x20001688
 8007938:	20001b48 	.word	0x20001b48
 800793c:	20001b18 	.word	0x20001b18
 8007940:	20001b14 	.word	0x20001b14
 8007944:	20001b7c 	.word	0x20001b7c

08007948 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08a      	sub	sp, #40	@ 0x28
 800794c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800794e:	2300      	movs	r3, #0
 8007950:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007952:	f000 fb21 	bl	8007f98 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007956:	4b1e      	ldr	r3, [pc, #120]	@ (80079d0 <xTimerCreateTimerTask+0x88>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d021      	beq.n	80079a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800795e:	2300      	movs	r3, #0
 8007960:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007962:	2300      	movs	r3, #0
 8007964:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007966:	1d3a      	adds	r2, r7, #4
 8007968:	f107 0108 	add.w	r1, r7, #8
 800796c:	f107 030c 	add.w	r3, r7, #12
 8007970:	4618      	mov	r0, r3
 8007972:	f7fd fea9 	bl	80056c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007976:	6879      	ldr	r1, [r7, #4]
 8007978:	68bb      	ldr	r3, [r7, #8]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	9202      	str	r2, [sp, #8]
 800797e:	9301      	str	r3, [sp, #4]
 8007980:	2302      	movs	r3, #2
 8007982:	9300      	str	r3, [sp, #0]
 8007984:	2300      	movs	r3, #0
 8007986:	460a      	mov	r2, r1
 8007988:	4912      	ldr	r1, [pc, #72]	@ (80079d4 <xTimerCreateTimerTask+0x8c>)
 800798a:	4813      	ldr	r0, [pc, #76]	@ (80079d8 <xTimerCreateTimerTask+0x90>)
 800798c:	f7fe fe52 	bl	8006634 <xTaskCreateStatic>
 8007990:	4603      	mov	r3, r0
 8007992:	4a12      	ldr	r2, [pc, #72]	@ (80079dc <xTimerCreateTimerTask+0x94>)
 8007994:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007996:	4b11      	ldr	r3, [pc, #68]	@ (80079dc <xTimerCreateTimerTask+0x94>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d001      	beq.n	80079a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800799e:	2301      	movs	r3, #1
 80079a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80079a2:	697b      	ldr	r3, [r7, #20]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d10d      	bne.n	80079c4 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 80079a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ac:	b672      	cpsid	i
 80079ae:	f383 8811 	msr	BASEPRI, r3
 80079b2:	f3bf 8f6f 	isb	sy
 80079b6:	f3bf 8f4f 	dsb	sy
 80079ba:	b662      	cpsie	i
 80079bc:	613b      	str	r3, [r7, #16]
}
 80079be:	bf00      	nop
 80079c0:	bf00      	nop
 80079c2:	e7fd      	b.n	80079c0 <xTimerCreateTimerTask+0x78>
	return xReturn;
 80079c4:	697b      	ldr	r3, [r7, #20]
}
 80079c6:	4618      	mov	r0, r3
 80079c8:	3718      	adds	r7, #24
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	20001bb8 	.word	0x20001bb8
 80079d4:	08009f98 	.word	0x08009f98
 80079d8:	08007b21 	.word	0x08007b21
 80079dc:	20001bbc 	.word	0x20001bbc

080079e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08a      	sub	sp, #40	@ 0x28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	60b9      	str	r1, [r7, #8]
 80079ea:	607a      	str	r2, [r7, #4]
 80079ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80079ee:	2300      	movs	r3, #0
 80079f0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d10d      	bne.n	8007a14 <xTimerGenericCommand+0x34>
	__asm volatile
 80079f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079fc:	b672      	cpsid	i
 80079fe:	f383 8811 	msr	BASEPRI, r3
 8007a02:	f3bf 8f6f 	isb	sy
 8007a06:	f3bf 8f4f 	dsb	sy
 8007a0a:	b662      	cpsie	i
 8007a0c:	623b      	str	r3, [r7, #32]
}
 8007a0e:	bf00      	nop
 8007a10:	bf00      	nop
 8007a12:	e7fd      	b.n	8007a10 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007a14:	4b19      	ldr	r3, [pc, #100]	@ (8007a7c <xTimerGenericCommand+0x9c>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d02a      	beq.n	8007a72 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	2b05      	cmp	r3, #5
 8007a2c:	dc18      	bgt.n	8007a60 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007a2e:	f7ff fc79 	bl	8007324 <xTaskGetSchedulerState>
 8007a32:	4603      	mov	r3, r0
 8007a34:	2b02      	cmp	r3, #2
 8007a36:	d109      	bne.n	8007a4c <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007a38:	4b10      	ldr	r3, [pc, #64]	@ (8007a7c <xTimerGenericCommand+0x9c>)
 8007a3a:	6818      	ldr	r0, [r3, #0]
 8007a3c:	f107 0110 	add.w	r1, r7, #16
 8007a40:	2300      	movs	r3, #0
 8007a42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a44:	f7fe f8a0 	bl	8005b88 <xQueueGenericSend>
 8007a48:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a4a:	e012      	b.n	8007a72 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <xTimerGenericCommand+0x9c>)
 8007a4e:	6818      	ldr	r0, [r3, #0]
 8007a50:	f107 0110 	add.w	r1, r7, #16
 8007a54:	2300      	movs	r3, #0
 8007a56:	2200      	movs	r2, #0
 8007a58:	f7fe f896 	bl	8005b88 <xQueueGenericSend>
 8007a5c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007a5e:	e008      	b.n	8007a72 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007a60:	4b06      	ldr	r3, [pc, #24]	@ (8007a7c <xTimerGenericCommand+0x9c>)
 8007a62:	6818      	ldr	r0, [r3, #0]
 8007a64:	f107 0110 	add.w	r1, r7, #16
 8007a68:	2300      	movs	r3, #0
 8007a6a:	683a      	ldr	r2, [r7, #0]
 8007a6c:	f7fe f996 	bl	8005d9c <xQueueGenericSendFromISR>
 8007a70:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3728      	adds	r7, #40	@ 0x28
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}
 8007a7c:	20001bb8 	.word	0x20001bb8

08007a80 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b088      	sub	sp, #32
 8007a84:	af02      	add	r7, sp, #8
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007a8a:	4b24      	ldr	r3, [pc, #144]	@ (8007b1c <prvProcessExpiredTimer+0x9c>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	68db      	ldr	r3, [r3, #12]
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	3304      	adds	r3, #4
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7fd feb9 	bl	8005810 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007aa4:	f003 0304 	and.w	r3, r3, #4
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d025      	beq.n	8007af8 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	699a      	ldr	r2, [r3, #24]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	18d1      	adds	r1, r2, r3
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	683a      	ldr	r2, [r7, #0]
 8007ab8:	6978      	ldr	r0, [r7, #20]
 8007aba:	f000 f8d7 	bl	8007c6c <prvInsertTimerInActiveList>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d022      	beq.n	8007b0a <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	2300      	movs	r3, #0
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	2100      	movs	r1, #0
 8007ace:	6978      	ldr	r0, [r7, #20]
 8007ad0:	f7ff ff86 	bl	80079e0 <xTimerGenericCommand>
 8007ad4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d116      	bne.n	8007b0a <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8007adc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ae0:	b672      	cpsid	i
 8007ae2:	f383 8811 	msr	BASEPRI, r3
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	f3bf 8f4f 	dsb	sy
 8007aee:	b662      	cpsie	i
 8007af0:	60fb      	str	r3, [r7, #12]
}
 8007af2:	bf00      	nop
 8007af4:	bf00      	nop
 8007af6:	e7fd      	b.n	8007af4 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007af8:	697b      	ldr	r3, [r7, #20]
 8007afa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007afe:	f023 0301 	bic.w	r3, r3, #1
 8007b02:	b2da      	uxtb	r2, r3
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	6a1b      	ldr	r3, [r3, #32]
 8007b0e:	6978      	ldr	r0, [r7, #20]
 8007b10:	4798      	blx	r3
}
 8007b12:	bf00      	nop
 8007b14:	3718      	adds	r7, #24
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	20001bb0 	.word	0x20001bb0

08007b20 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007b20:	b580      	push	{r7, lr}
 8007b22:	b084      	sub	sp, #16
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b28:	f107 0308 	add.w	r3, r7, #8
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f000 f859 	bl	8007be4 <prvGetNextExpireTime>
 8007b32:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	4619      	mov	r1, r3
 8007b38:	68f8      	ldr	r0, [r7, #12]
 8007b3a:	f000 f805 	bl	8007b48 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007b3e:	f000 f8d7 	bl	8007cf0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007b42:	bf00      	nop
 8007b44:	e7f0      	b.n	8007b28 <prvTimerTask+0x8>
	...

08007b48 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007b52:	f7fe ffe1 	bl	8006b18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007b56:	f107 0308 	add.w	r3, r7, #8
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f000 f866 	bl	8007c2c <prvSampleTimeNow>
 8007b60:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007b62:	68bb      	ldr	r3, [r7, #8]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d130      	bne.n	8007bca <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d10a      	bne.n	8007b84 <prvProcessTimerOrBlockTask+0x3c>
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	429a      	cmp	r2, r3
 8007b74:	d806      	bhi.n	8007b84 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007b76:	f7fe ffdd 	bl	8006b34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007b7a:	68f9      	ldr	r1, [r7, #12]
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff ff7f 	bl	8007a80 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007b82:	e024      	b.n	8007bce <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d008      	beq.n	8007b9c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007b8a:	4b13      	ldr	r3, [pc, #76]	@ (8007bd8 <prvProcessTimerOrBlockTask+0x90>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d101      	bne.n	8007b98 <prvProcessTimerOrBlockTask+0x50>
 8007b94:	2301      	movs	r3, #1
 8007b96:	e000      	b.n	8007b9a <prvProcessTimerOrBlockTask+0x52>
 8007b98:	2300      	movs	r3, #0
 8007b9a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007b9c:	4b0f      	ldr	r3, [pc, #60]	@ (8007bdc <prvProcessTimerOrBlockTask+0x94>)
 8007b9e:	6818      	ldr	r0, [r3, #0]
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	1ad3      	subs	r3, r2, r3
 8007ba6:	683a      	ldr	r2, [r7, #0]
 8007ba8:	4619      	mov	r1, r3
 8007baa:	f7fe fd0f 	bl	80065cc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007bae:	f7fe ffc1 	bl	8006b34 <xTaskResumeAll>
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d10a      	bne.n	8007bce <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007bb8:	4b09      	ldr	r3, [pc, #36]	@ (8007be0 <prvProcessTimerOrBlockTask+0x98>)
 8007bba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007bbe:	601a      	str	r2, [r3, #0]
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	f3bf 8f6f 	isb	sy
}
 8007bc8:	e001      	b.n	8007bce <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007bca:	f7fe ffb3 	bl	8006b34 <xTaskResumeAll>
}
 8007bce:	bf00      	nop
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20001bb4 	.word	0x20001bb4
 8007bdc:	20001bb8 	.word	0x20001bb8
 8007be0:	e000ed04 	.word	0xe000ed04

08007be4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007bec:	4b0e      	ldr	r3, [pc, #56]	@ (8007c28 <prvGetNextExpireTime+0x44>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d101      	bne.n	8007bfa <prvGetNextExpireTime+0x16>
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	e000      	b.n	8007bfc <prvGetNextExpireTime+0x18>
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d105      	bne.n	8007c14 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c08:	4b07      	ldr	r3, [pc, #28]	@ (8007c28 <prvGetNextExpireTime+0x44>)
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	60fb      	str	r3, [r7, #12]
 8007c12:	e001      	b.n	8007c18 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007c14:	2300      	movs	r3, #0
 8007c16:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007c18:	68fb      	ldr	r3, [r7, #12]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3714      	adds	r7, #20
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c24:	4770      	bx	lr
 8007c26:	bf00      	nop
 8007c28:	20001bb0 	.word	0x20001bb0

08007c2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b084      	sub	sp, #16
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007c34:	f7ff f81e 	bl	8006c74 <xTaskGetTickCount>
 8007c38:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8007c68 <prvSampleTimeNow+0x3c>)
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	429a      	cmp	r2, r3
 8007c42:	d205      	bcs.n	8007c50 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007c44:	f000 f940 	bl	8007ec8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	601a      	str	r2, [r3, #0]
 8007c4e:	e002      	b.n	8007c56 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007c56:	4a04      	ldr	r2, [pc, #16]	@ (8007c68 <prvSampleTimeNow+0x3c>)
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007c5c:	68fb      	ldr	r3, [r7, #12]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3710      	adds	r7, #16
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	20001bc0 	.word	0x20001bc0

08007c6c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b086      	sub	sp, #24
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	68fa      	ldr	r2, [r7, #12]
 8007c88:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007c8a:	68ba      	ldr	r2, [r7, #8]
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d812      	bhi.n	8007cb8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c92:	687a      	ldr	r2, [r7, #4]
 8007c94:	683b      	ldr	r3, [r7, #0]
 8007c96:	1ad2      	subs	r2, r2, r3
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	699b      	ldr	r3, [r3, #24]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d302      	bcc.n	8007ca6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007ca0:	2301      	movs	r3, #1
 8007ca2:	617b      	str	r3, [r7, #20]
 8007ca4:	e01b      	b.n	8007cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ca6:	4b10      	ldr	r3, [pc, #64]	@ (8007ce8 <prvInsertTimerInActiveList+0x7c>)
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	3304      	adds	r3, #4
 8007cae:	4619      	mov	r1, r3
 8007cb0:	4610      	mov	r0, r2
 8007cb2:	f7fd fd74 	bl	800579e <vListInsert>
 8007cb6:	e012      	b.n	8007cde <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	683b      	ldr	r3, [r7, #0]
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d206      	bcs.n	8007cce <prvInsertTimerInActiveList+0x62>
 8007cc0:	68ba      	ldr	r2, [r7, #8]
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	429a      	cmp	r2, r3
 8007cc6:	d302      	bcc.n	8007cce <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007cc8:	2301      	movs	r3, #1
 8007cca:	617b      	str	r3, [r7, #20]
 8007ccc:	e007      	b.n	8007cde <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007cce:	4b07      	ldr	r3, [pc, #28]	@ (8007cec <prvInsertTimerInActiveList+0x80>)
 8007cd0:	681a      	ldr	r2, [r3, #0]
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	3304      	adds	r3, #4
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4610      	mov	r0, r2
 8007cda:	f7fd fd60 	bl	800579e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007cde:	697b      	ldr	r3, [r7, #20]
}
 8007ce0:	4618      	mov	r0, r3
 8007ce2:	3718      	adds	r7, #24
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	bd80      	pop	{r7, pc}
 8007ce8:	20001bb4 	.word	0x20001bb4
 8007cec:	20001bb0 	.word	0x20001bb0

08007cf0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b08e      	sub	sp, #56	@ 0x38
 8007cf4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007cf6:	e0d4      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	da1b      	bge.n	8007d36 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007cfe:	1d3b      	adds	r3, r7, #4
 8007d00:	3304      	adds	r3, #4
 8007d02:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10d      	bne.n	8007d26 <prvProcessReceivedCommands+0x36>
	__asm volatile
 8007d0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d0e:	b672      	cpsid	i
 8007d10:	f383 8811 	msr	BASEPRI, r3
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	f3bf 8f4f 	dsb	sy
 8007d1c:	b662      	cpsie	i
 8007d1e:	61fb      	str	r3, [r7, #28]
}
 8007d20:	bf00      	nop
 8007d22:	bf00      	nop
 8007d24:	e7fd      	b.n	8007d22 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007d26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d2c:	6850      	ldr	r0, [r2, #4]
 8007d2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d30:	6892      	ldr	r2, [r2, #8]
 8007d32:	4611      	mov	r1, r2
 8007d34:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f2c0 80b2 	blt.w	8007ea2 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007d42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d44:	695b      	ldr	r3, [r3, #20]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d004      	beq.n	8007d54 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d4c:	3304      	adds	r3, #4
 8007d4e:	4618      	mov	r0, r3
 8007d50:	f7fd fd5e 	bl	8005810 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007d54:	463b      	mov	r3, r7
 8007d56:	4618      	mov	r0, r3
 8007d58:	f7ff ff68 	bl	8007c2c <prvSampleTimeNow>
 8007d5c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2b09      	cmp	r3, #9
 8007d62:	f200 809b 	bhi.w	8007e9c <prvProcessReceivedCommands+0x1ac>
 8007d66:	a201      	add	r2, pc, #4	@ (adr r2, 8007d6c <prvProcessReceivedCommands+0x7c>)
 8007d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d6c:	08007d95 	.word	0x08007d95
 8007d70:	08007d95 	.word	0x08007d95
 8007d74:	08007d95 	.word	0x08007d95
 8007d78:	08007e0f 	.word	0x08007e0f
 8007d7c:	08007e23 	.word	0x08007e23
 8007d80:	08007e73 	.word	0x08007e73
 8007d84:	08007d95 	.word	0x08007d95
 8007d88:	08007d95 	.word	0x08007d95
 8007d8c:	08007e0f 	.word	0x08007e0f
 8007d90:	08007e23 	.word	0x08007e23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007d9a:	f043 0301 	orr.w	r3, r3, #1
 8007d9e:	b2da      	uxtb	r2, r3
 8007da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007da6:	68ba      	ldr	r2, [r7, #8]
 8007da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007daa:	699b      	ldr	r3, [r3, #24]
 8007dac:	18d1      	adds	r1, r2, r3
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007db2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007db4:	f7ff ff5a 	bl	8007c6c <prvInsertTimerInActiveList>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d070      	beq.n	8007ea0 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc0:	6a1b      	ldr	r3, [r3, #32]
 8007dc2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007dc4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007dc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dc8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007dcc:	f003 0304 	and.w	r3, r3, #4
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d065      	beq.n	8007ea0 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007dd4:	68ba      	ldr	r2, [r7, #8]
 8007dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dd8:	699b      	ldr	r3, [r3, #24]
 8007dda:	441a      	add	r2, r3
 8007ddc:	2300      	movs	r3, #0
 8007dde:	9300      	str	r3, [sp, #0]
 8007de0:	2300      	movs	r3, #0
 8007de2:	2100      	movs	r1, #0
 8007de4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007de6:	f7ff fdfb 	bl	80079e0 <xTimerGenericCommand>
 8007dea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007dec:	6a3b      	ldr	r3, [r7, #32]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d156      	bne.n	8007ea0 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 8007df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df6:	b672      	cpsid	i
 8007df8:	f383 8811 	msr	BASEPRI, r3
 8007dfc:	f3bf 8f6f 	isb	sy
 8007e00:	f3bf 8f4f 	dsb	sy
 8007e04:	b662      	cpsie	i
 8007e06:	61bb      	str	r3, [r7, #24]
}
 8007e08:	bf00      	nop
 8007e0a:	bf00      	nop
 8007e0c:	e7fd      	b.n	8007e0a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e14:	f023 0301 	bic.w	r3, r3, #1
 8007e18:	b2da      	uxtb	r2, r3
 8007e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007e20:	e03f      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e28:	f043 0301 	orr.w	r3, r3, #1
 8007e2c:	b2da      	uxtb	r2, r3
 8007e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007e34:	68ba      	ldr	r2, [r7, #8]
 8007e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d10d      	bne.n	8007e5e <prvProcessReceivedCommands+0x16e>
	__asm volatile
 8007e42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e46:	b672      	cpsid	i
 8007e48:	f383 8811 	msr	BASEPRI, r3
 8007e4c:	f3bf 8f6f 	isb	sy
 8007e50:	f3bf 8f4f 	dsb	sy
 8007e54:	b662      	cpsie	i
 8007e56:	617b      	str	r3, [r7, #20]
}
 8007e58:	bf00      	nop
 8007e5a:	bf00      	nop
 8007e5c:	e7fd      	b.n	8007e5a <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007e5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e60:	699a      	ldr	r2, [r3, #24]
 8007e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e64:	18d1      	adds	r1, r2, r3
 8007e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e6c:	f7ff fefe 	bl	8007c6c <prvInsertTimerInActiveList>
					break;
 8007e70:	e017      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e78:	f003 0302 	and.w	r3, r3, #2
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d103      	bne.n	8007e88 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 8007e80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007e82:	f000 fbd7 	bl	8008634 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007e86:	e00c      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e8e:	f023 0301 	bic.w	r3, r3, #1
 8007e92:	b2da      	uxtb	r2, r3
 8007e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007e9a:	e002      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 8007e9c:	bf00      	nop
 8007e9e:	e000      	b.n	8007ea2 <prvProcessReceivedCommands+0x1b2>
					break;
 8007ea0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007ea2:	4b08      	ldr	r3, [pc, #32]	@ (8007ec4 <prvProcessReceivedCommands+0x1d4>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	1d39      	adds	r1, r7, #4
 8007ea8:	2200      	movs	r2, #0
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f7fe f81a 	bl	8005ee4 <xQueueReceive>
 8007eb0:	4603      	mov	r3, r0
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	f47f af20 	bne.w	8007cf8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	3730      	adds	r7, #48	@ 0x30
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	20001bb8 	.word	0x20001bb8

08007ec8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007ec8:	b580      	push	{r7, lr}
 8007eca:	b088      	sub	sp, #32
 8007ecc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007ece:	e04b      	b.n	8007f68 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68db      	ldr	r3, [r3, #12]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007eda:	4b2d      	ldr	r3, [pc, #180]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68db      	ldr	r3, [r3, #12]
 8007ee0:	68db      	ldr	r3, [r3, #12]
 8007ee2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	3304      	adds	r3, #4
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fd fc91 	bl	8005810 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	6a1b      	ldr	r3, [r3, #32]
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007efc:	f003 0304 	and.w	r3, r3, #4
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d031      	beq.n	8007f68 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	699b      	ldr	r3, [r3, #24]
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	4413      	add	r3, r2
 8007f0c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007f0e:	68ba      	ldr	r2, [r7, #8]
 8007f10:	693b      	ldr	r3, [r7, #16]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d90e      	bls.n	8007f34 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	68ba      	ldr	r2, [r7, #8]
 8007f1a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	68fa      	ldr	r2, [r7, #12]
 8007f20:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007f22:	4b1b      	ldr	r3, [pc, #108]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007f24:	681a      	ldr	r2, [r3, #0]
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	3304      	adds	r3, #4
 8007f2a:	4619      	mov	r1, r3
 8007f2c:	4610      	mov	r0, r2
 8007f2e:	f7fd fc36 	bl	800579e <vListInsert>
 8007f32:	e019      	b.n	8007f68 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007f34:	2300      	movs	r3, #0
 8007f36:	9300      	str	r3, [sp, #0]
 8007f38:	2300      	movs	r3, #0
 8007f3a:	693a      	ldr	r2, [r7, #16]
 8007f3c:	2100      	movs	r1, #0
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f7ff fd4e 	bl	80079e0 <xTimerGenericCommand>
 8007f44:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d10d      	bne.n	8007f68 <prvSwitchTimerLists+0xa0>
	__asm volatile
 8007f4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f50:	b672      	cpsid	i
 8007f52:	f383 8811 	msr	BASEPRI, r3
 8007f56:	f3bf 8f6f 	isb	sy
 8007f5a:	f3bf 8f4f 	dsb	sy
 8007f5e:	b662      	cpsie	i
 8007f60:	603b      	str	r3, [r7, #0]
}
 8007f62:	bf00      	nop
 8007f64:	bf00      	nop
 8007f66:	e7fd      	b.n	8007f64 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007f68:	4b09      	ldr	r3, [pc, #36]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d1ae      	bne.n	8007ed0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007f72:	4b07      	ldr	r3, [pc, #28]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007f78:	4b06      	ldr	r3, [pc, #24]	@ (8007f94 <prvSwitchTimerLists+0xcc>)
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4a04      	ldr	r2, [pc, #16]	@ (8007f90 <prvSwitchTimerLists+0xc8>)
 8007f7e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007f80:	4a04      	ldr	r2, [pc, #16]	@ (8007f94 <prvSwitchTimerLists+0xcc>)
 8007f82:	697b      	ldr	r3, [r7, #20]
 8007f84:	6013      	str	r3, [r2, #0]
}
 8007f86:	bf00      	nop
 8007f88:	3718      	adds	r7, #24
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	bd80      	pop	{r7, pc}
 8007f8e:	bf00      	nop
 8007f90:	20001bb0 	.word	0x20001bb0
 8007f94:	20001bb4 	.word	0x20001bb4

08007f98 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b082      	sub	sp, #8
 8007f9c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007f9e:	f000 f94d 	bl	800823c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007fa2:	4b15      	ldr	r3, [pc, #84]	@ (8007ff8 <prvCheckForValidListAndQueue+0x60>)
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d120      	bne.n	8007fec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007faa:	4814      	ldr	r0, [pc, #80]	@ (8007ffc <prvCheckForValidListAndQueue+0x64>)
 8007fac:	f7fd fba6 	bl	80056fc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007fb0:	4813      	ldr	r0, [pc, #76]	@ (8008000 <prvCheckForValidListAndQueue+0x68>)
 8007fb2:	f7fd fba3 	bl	80056fc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007fb6:	4b13      	ldr	r3, [pc, #76]	@ (8008004 <prvCheckForValidListAndQueue+0x6c>)
 8007fb8:	4a10      	ldr	r2, [pc, #64]	@ (8007ffc <prvCheckForValidListAndQueue+0x64>)
 8007fba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007fbc:	4b12      	ldr	r3, [pc, #72]	@ (8008008 <prvCheckForValidListAndQueue+0x70>)
 8007fbe:	4a10      	ldr	r2, [pc, #64]	@ (8008000 <prvCheckForValidListAndQueue+0x68>)
 8007fc0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	4b11      	ldr	r3, [pc, #68]	@ (800800c <prvCheckForValidListAndQueue+0x74>)
 8007fc8:	4a11      	ldr	r2, [pc, #68]	@ (8008010 <prvCheckForValidListAndQueue+0x78>)
 8007fca:	2110      	movs	r1, #16
 8007fcc:	200a      	movs	r0, #10
 8007fce:	f7fd fcb5 	bl	800593c <xQueueGenericCreateStatic>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	4a08      	ldr	r2, [pc, #32]	@ (8007ff8 <prvCheckForValidListAndQueue+0x60>)
 8007fd6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007fd8:	4b07      	ldr	r3, [pc, #28]	@ (8007ff8 <prvCheckForValidListAndQueue+0x60>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d005      	beq.n	8007fec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007fe0:	4b05      	ldr	r3, [pc, #20]	@ (8007ff8 <prvCheckForValidListAndQueue+0x60>)
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	490b      	ldr	r1, [pc, #44]	@ (8008014 <prvCheckForValidListAndQueue+0x7c>)
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	f7fe fac6 	bl	8006578 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fec:	f000 f95c 	bl	80082a8 <vPortExitCritical>
}
 8007ff0:	bf00      	nop
 8007ff2:	46bd      	mov	sp, r7
 8007ff4:	bd80      	pop	{r7, pc}
 8007ff6:	bf00      	nop
 8007ff8:	20001bb8 	.word	0x20001bb8
 8007ffc:	20001b88 	.word	0x20001b88
 8008000:	20001b9c 	.word	0x20001b9c
 8008004:	20001bb0 	.word	0x20001bb0
 8008008:	20001bb4 	.word	0x20001bb4
 800800c:	20001c64 	.word	0x20001c64
 8008010:	20001bc4 	.word	0x20001bc4
 8008014:	08009fa0 	.word	0x08009fa0

08008018 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3b04      	subs	r3, #4
 8008028:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008030:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	3b04      	subs	r3, #4
 8008036:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	f023 0201 	bic.w	r2, r3, #1
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	3b04      	subs	r3, #4
 8008046:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008048:	4a0c      	ldr	r2, [pc, #48]	@ (800807c <pxPortInitialiseStack+0x64>)
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3b14      	subs	r3, #20
 8008052:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008054:	687a      	ldr	r2, [r7, #4]
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	3b04      	subs	r3, #4
 800805e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f06f 0202 	mvn.w	r2, #2
 8008066:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	3b20      	subs	r3, #32
 800806c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800806e:	68fb      	ldr	r3, [r7, #12]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3714      	adds	r7, #20
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	08008081 	.word	0x08008081

08008080 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008080:	b480      	push	{r7}
 8008082:	b085      	sub	sp, #20
 8008084:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008086:	2300      	movs	r3, #0
 8008088:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800808a:	4b15      	ldr	r3, [pc, #84]	@ (80080e0 <prvTaskExitError+0x60>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008092:	d00d      	beq.n	80080b0 <prvTaskExitError+0x30>
	__asm volatile
 8008094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008098:	b672      	cpsid	i
 800809a:	f383 8811 	msr	BASEPRI, r3
 800809e:	f3bf 8f6f 	isb	sy
 80080a2:	f3bf 8f4f 	dsb	sy
 80080a6:	b662      	cpsie	i
 80080a8:	60fb      	str	r3, [r7, #12]
}
 80080aa:	bf00      	nop
 80080ac:	bf00      	nop
 80080ae:	e7fd      	b.n	80080ac <prvTaskExitError+0x2c>
	__asm volatile
 80080b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b4:	b672      	cpsid	i
 80080b6:	f383 8811 	msr	BASEPRI, r3
 80080ba:	f3bf 8f6f 	isb	sy
 80080be:	f3bf 8f4f 	dsb	sy
 80080c2:	b662      	cpsie	i
 80080c4:	60bb      	str	r3, [r7, #8]
}
 80080c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80080c8:	bf00      	nop
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d0fc      	beq.n	80080ca <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80080d0:	bf00      	nop
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	2000000c 	.word	0x2000000c
	...

080080f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80080f0:	4b07      	ldr	r3, [pc, #28]	@ (8008110 <pxCurrentTCBConst2>)
 80080f2:	6819      	ldr	r1, [r3, #0]
 80080f4:	6808      	ldr	r0, [r1, #0]
 80080f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080fa:	f380 8809 	msr	PSP, r0
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f04f 0000 	mov.w	r0, #0
 8008106:	f380 8811 	msr	BASEPRI, r0
 800810a:	4770      	bx	lr
 800810c:	f3af 8000 	nop.w

08008110 <pxCurrentTCBConst2>:
 8008110:	20001688 	.word	0x20001688
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008114:	bf00      	nop
 8008116:	bf00      	nop

08008118 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008118:	4808      	ldr	r0, [pc, #32]	@ (800813c <prvPortStartFirstTask+0x24>)
 800811a:	6800      	ldr	r0, [r0, #0]
 800811c:	6800      	ldr	r0, [r0, #0]
 800811e:	f380 8808 	msr	MSP, r0
 8008122:	f04f 0000 	mov.w	r0, #0
 8008126:	f380 8814 	msr	CONTROL, r0
 800812a:	b662      	cpsie	i
 800812c:	b661      	cpsie	f
 800812e:	f3bf 8f4f 	dsb	sy
 8008132:	f3bf 8f6f 	isb	sy
 8008136:	df00      	svc	0
 8008138:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800813a:	bf00      	nop
 800813c:	e000ed08 	.word	0xe000ed08

08008140 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008140:	b580      	push	{r7, lr}
 8008142:	b084      	sub	sp, #16
 8008144:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008146:	4b37      	ldr	r3, [pc, #220]	@ (8008224 <xPortStartScheduler+0xe4>)
 8008148:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	781b      	ldrb	r3, [r3, #0]
 800814e:	b2db      	uxtb	r3, r3
 8008150:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	22ff      	movs	r2, #255	@ 0xff
 8008156:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	b2db      	uxtb	r3, r3
 800815e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008160:	78fb      	ldrb	r3, [r7, #3]
 8008162:	b2db      	uxtb	r3, r3
 8008164:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008168:	b2da      	uxtb	r2, r3
 800816a:	4b2f      	ldr	r3, [pc, #188]	@ (8008228 <xPortStartScheduler+0xe8>)
 800816c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800816e:	4b2f      	ldr	r3, [pc, #188]	@ (800822c <xPortStartScheduler+0xec>)
 8008170:	2207      	movs	r2, #7
 8008172:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008174:	e009      	b.n	800818a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8008176:	4b2d      	ldr	r3, [pc, #180]	@ (800822c <xPortStartScheduler+0xec>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	3b01      	subs	r3, #1
 800817c:	4a2b      	ldr	r2, [pc, #172]	@ (800822c <xPortStartScheduler+0xec>)
 800817e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008180:	78fb      	ldrb	r3, [r7, #3]
 8008182:	b2db      	uxtb	r3, r3
 8008184:	005b      	lsls	r3, r3, #1
 8008186:	b2db      	uxtb	r3, r3
 8008188:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800818a:	78fb      	ldrb	r3, [r7, #3]
 800818c:	b2db      	uxtb	r3, r3
 800818e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008192:	2b80      	cmp	r3, #128	@ 0x80
 8008194:	d0ef      	beq.n	8008176 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008196:	4b25      	ldr	r3, [pc, #148]	@ (800822c <xPortStartScheduler+0xec>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f1c3 0307 	rsb	r3, r3, #7
 800819e:	2b04      	cmp	r3, #4
 80081a0:	d00d      	beq.n	80081be <xPortStartScheduler+0x7e>
	__asm volatile
 80081a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081a6:	b672      	cpsid	i
 80081a8:	f383 8811 	msr	BASEPRI, r3
 80081ac:	f3bf 8f6f 	isb	sy
 80081b0:	f3bf 8f4f 	dsb	sy
 80081b4:	b662      	cpsie	i
 80081b6:	60bb      	str	r3, [r7, #8]
}
 80081b8:	bf00      	nop
 80081ba:	bf00      	nop
 80081bc:	e7fd      	b.n	80081ba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80081be:	4b1b      	ldr	r3, [pc, #108]	@ (800822c <xPortStartScheduler+0xec>)
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	021b      	lsls	r3, r3, #8
 80081c4:	4a19      	ldr	r2, [pc, #100]	@ (800822c <xPortStartScheduler+0xec>)
 80081c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80081c8:	4b18      	ldr	r3, [pc, #96]	@ (800822c <xPortStartScheduler+0xec>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80081d0:	4a16      	ldr	r2, [pc, #88]	@ (800822c <xPortStartScheduler+0xec>)
 80081d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80081dc:	4b14      	ldr	r3, [pc, #80]	@ (8008230 <xPortStartScheduler+0xf0>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a13      	ldr	r2, [pc, #76]	@ (8008230 <xPortStartScheduler+0xf0>)
 80081e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80081e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80081e8:	4b11      	ldr	r3, [pc, #68]	@ (8008230 <xPortStartScheduler+0xf0>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	4a10      	ldr	r2, [pc, #64]	@ (8008230 <xPortStartScheduler+0xf0>)
 80081ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80081f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80081f4:	f000 f8dc 	bl	80083b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80081f8:	4b0e      	ldr	r3, [pc, #56]	@ (8008234 <xPortStartScheduler+0xf4>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80081fe:	f000 f8fb 	bl	80083f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008202:	4b0d      	ldr	r3, [pc, #52]	@ (8008238 <xPortStartScheduler+0xf8>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	4a0c      	ldr	r2, [pc, #48]	@ (8008238 <xPortStartScheduler+0xf8>)
 8008208:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800820c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800820e:	f7ff ff83 	bl	8008118 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008212:	f7fe fdfb 	bl	8006e0c <vTaskSwitchContext>
	prvTaskExitError();
 8008216:	f7ff ff33 	bl	8008080 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3710      	adds	r7, #16
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}
 8008224:	e000e400 	.word	0xe000e400
 8008228:	20001cb4 	.word	0x20001cb4
 800822c:	20001cb8 	.word	0x20001cb8
 8008230:	e000ed20 	.word	0xe000ed20
 8008234:	2000000c 	.word	0x2000000c
 8008238:	e000ef34 	.word	0xe000ef34

0800823c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008246:	b672      	cpsid	i
 8008248:	f383 8811 	msr	BASEPRI, r3
 800824c:	f3bf 8f6f 	isb	sy
 8008250:	f3bf 8f4f 	dsb	sy
 8008254:	b662      	cpsie	i
 8008256:	607b      	str	r3, [r7, #4]
}
 8008258:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800825a:	4b11      	ldr	r3, [pc, #68]	@ (80082a0 <vPortEnterCritical+0x64>)
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3301      	adds	r3, #1
 8008260:	4a0f      	ldr	r2, [pc, #60]	@ (80082a0 <vPortEnterCritical+0x64>)
 8008262:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008264:	4b0e      	ldr	r3, [pc, #56]	@ (80082a0 <vPortEnterCritical+0x64>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	2b01      	cmp	r3, #1
 800826a:	d112      	bne.n	8008292 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800826c:	4b0d      	ldr	r3, [pc, #52]	@ (80082a4 <vPortEnterCritical+0x68>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b00      	cmp	r3, #0
 8008274:	d00d      	beq.n	8008292 <vPortEnterCritical+0x56>
	__asm volatile
 8008276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800827a:	b672      	cpsid	i
 800827c:	f383 8811 	msr	BASEPRI, r3
 8008280:	f3bf 8f6f 	isb	sy
 8008284:	f3bf 8f4f 	dsb	sy
 8008288:	b662      	cpsie	i
 800828a:	603b      	str	r3, [r7, #0]
}
 800828c:	bf00      	nop
 800828e:	bf00      	nop
 8008290:	e7fd      	b.n	800828e <vPortEnterCritical+0x52>
	}
}
 8008292:	bf00      	nop
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	2000000c 	.word	0x2000000c
 80082a4:	e000ed04 	.word	0xe000ed04

080082a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80082ae:	4b13      	ldr	r3, [pc, #76]	@ (80082fc <vPortExitCritical+0x54>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10d      	bne.n	80082d2 <vPortExitCritical+0x2a>
	__asm volatile
 80082b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ba:	b672      	cpsid	i
 80082bc:	f383 8811 	msr	BASEPRI, r3
 80082c0:	f3bf 8f6f 	isb	sy
 80082c4:	f3bf 8f4f 	dsb	sy
 80082c8:	b662      	cpsie	i
 80082ca:	607b      	str	r3, [r7, #4]
}
 80082cc:	bf00      	nop
 80082ce:	bf00      	nop
 80082d0:	e7fd      	b.n	80082ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80082d2:	4b0a      	ldr	r3, [pc, #40]	@ (80082fc <vPortExitCritical+0x54>)
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3b01      	subs	r3, #1
 80082d8:	4a08      	ldr	r2, [pc, #32]	@ (80082fc <vPortExitCritical+0x54>)
 80082da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082dc:	4b07      	ldr	r3, [pc, #28]	@ (80082fc <vPortExitCritical+0x54>)
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d105      	bne.n	80082f0 <vPortExitCritical+0x48>
 80082e4:	2300      	movs	r3, #0
 80082e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	f383 8811 	msr	BASEPRI, r3
}
 80082ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80082f0:	bf00      	nop
 80082f2:	370c      	adds	r7, #12
 80082f4:	46bd      	mov	sp, r7
 80082f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fa:	4770      	bx	lr
 80082fc:	2000000c 	.word	0x2000000c

08008300 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008300:	f3ef 8009 	mrs	r0, PSP
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	4b15      	ldr	r3, [pc, #84]	@ (8008360 <pxCurrentTCBConst>)
 800830a:	681a      	ldr	r2, [r3, #0]
 800830c:	f01e 0f10 	tst.w	lr, #16
 8008310:	bf08      	it	eq
 8008312:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008316:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800831a:	6010      	str	r0, [r2, #0]
 800831c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008320:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008324:	b672      	cpsid	i
 8008326:	f380 8811 	msr	BASEPRI, r0
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	f3bf 8f6f 	isb	sy
 8008332:	b662      	cpsie	i
 8008334:	f7fe fd6a 	bl	8006e0c <vTaskSwitchContext>
 8008338:	f04f 0000 	mov.w	r0, #0
 800833c:	f380 8811 	msr	BASEPRI, r0
 8008340:	bc09      	pop	{r0, r3}
 8008342:	6819      	ldr	r1, [r3, #0]
 8008344:	6808      	ldr	r0, [r1, #0]
 8008346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800834a:	f01e 0f10 	tst.w	lr, #16
 800834e:	bf08      	it	eq
 8008350:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008354:	f380 8809 	msr	PSP, r0
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop

08008360 <pxCurrentTCBConst>:
 8008360:	20001688 	.word	0x20001688
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008364:	bf00      	nop
 8008366:	bf00      	nop

08008368 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	b082      	sub	sp, #8
 800836c:	af00      	add	r7, sp, #0
	__asm volatile
 800836e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008372:	b672      	cpsid	i
 8008374:	f383 8811 	msr	BASEPRI, r3
 8008378:	f3bf 8f6f 	isb	sy
 800837c:	f3bf 8f4f 	dsb	sy
 8008380:	b662      	cpsie	i
 8008382:	607b      	str	r3, [r7, #4]
}
 8008384:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008386:	f7fe fc85 	bl	8006c94 <xTaskIncrementTick>
 800838a:	4603      	mov	r3, r0
 800838c:	2b00      	cmp	r3, #0
 800838e:	d003      	beq.n	8008398 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008390:	4b06      	ldr	r3, [pc, #24]	@ (80083ac <SysTick_Handler+0x44>)
 8008392:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008396:	601a      	str	r2, [r3, #0]
 8008398:	2300      	movs	r3, #0
 800839a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	f383 8811 	msr	BASEPRI, r3
}
 80083a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80083a4:	bf00      	nop
 80083a6:	3708      	adds	r7, #8
 80083a8:	46bd      	mov	sp, r7
 80083aa:	bd80      	pop	{r7, pc}
 80083ac:	e000ed04 	.word	0xe000ed04

080083b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80083b0:	b480      	push	{r7}
 80083b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80083b4:	4b0b      	ldr	r3, [pc, #44]	@ (80083e4 <vPortSetupTimerInterrupt+0x34>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80083ba:	4b0b      	ldr	r3, [pc, #44]	@ (80083e8 <vPortSetupTimerInterrupt+0x38>)
 80083bc:	2200      	movs	r2, #0
 80083be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80083c0:	4b0a      	ldr	r3, [pc, #40]	@ (80083ec <vPortSetupTimerInterrupt+0x3c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a0a      	ldr	r2, [pc, #40]	@ (80083f0 <vPortSetupTimerInterrupt+0x40>)
 80083c6:	fba2 2303 	umull	r2, r3, r2, r3
 80083ca:	099b      	lsrs	r3, r3, #6
 80083cc:	4a09      	ldr	r2, [pc, #36]	@ (80083f4 <vPortSetupTimerInterrupt+0x44>)
 80083ce:	3b01      	subs	r3, #1
 80083d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80083d2:	4b04      	ldr	r3, [pc, #16]	@ (80083e4 <vPortSetupTimerInterrupt+0x34>)
 80083d4:	2207      	movs	r2, #7
 80083d6:	601a      	str	r2, [r3, #0]
}
 80083d8:	bf00      	nop
 80083da:	46bd      	mov	sp, r7
 80083dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e0:	4770      	bx	lr
 80083e2:	bf00      	nop
 80083e4:	e000e010 	.word	0xe000e010
 80083e8:	e000e018 	.word	0xe000e018
 80083ec:	20000000 	.word	0x20000000
 80083f0:	10624dd3 	.word	0x10624dd3
 80083f4:	e000e014 	.word	0xe000e014

080083f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80083f8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008408 <vPortEnableVFP+0x10>
 80083fc:	6801      	ldr	r1, [r0, #0]
 80083fe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008402:	6001      	str	r1, [r0, #0]
 8008404:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008406:	bf00      	nop
 8008408:	e000ed88 	.word	0xe000ed88

0800840c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800840c:	b480      	push	{r7}
 800840e:	b085      	sub	sp, #20
 8008410:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008412:	f3ef 8305 	mrs	r3, IPSR
 8008416:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2b0f      	cmp	r3, #15
 800841c:	d917      	bls.n	800844e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800841e:	4a1a      	ldr	r2, [pc, #104]	@ (8008488 <vPortValidateInterruptPriority+0x7c>)
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4413      	add	r3, r2
 8008424:	781b      	ldrb	r3, [r3, #0]
 8008426:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008428:	4b18      	ldr	r3, [pc, #96]	@ (800848c <vPortValidateInterruptPriority+0x80>)
 800842a:	781b      	ldrb	r3, [r3, #0]
 800842c:	7afa      	ldrb	r2, [r7, #11]
 800842e:	429a      	cmp	r2, r3
 8008430:	d20d      	bcs.n	800844e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8008432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008436:	b672      	cpsid	i
 8008438:	f383 8811 	msr	BASEPRI, r3
 800843c:	f3bf 8f6f 	isb	sy
 8008440:	f3bf 8f4f 	dsb	sy
 8008444:	b662      	cpsie	i
 8008446:	607b      	str	r3, [r7, #4]
}
 8008448:	bf00      	nop
 800844a:	bf00      	nop
 800844c:	e7fd      	b.n	800844a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800844e:	4b10      	ldr	r3, [pc, #64]	@ (8008490 <vPortValidateInterruptPriority+0x84>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008456:	4b0f      	ldr	r3, [pc, #60]	@ (8008494 <vPortValidateInterruptPriority+0x88>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	429a      	cmp	r2, r3
 800845c:	d90d      	bls.n	800847a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800845e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008462:	b672      	cpsid	i
 8008464:	f383 8811 	msr	BASEPRI, r3
 8008468:	f3bf 8f6f 	isb	sy
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	b662      	cpsie	i
 8008472:	603b      	str	r3, [r7, #0]
}
 8008474:	bf00      	nop
 8008476:	bf00      	nop
 8008478:	e7fd      	b.n	8008476 <vPortValidateInterruptPriority+0x6a>
	}
 800847a:	bf00      	nop
 800847c:	3714      	adds	r7, #20
 800847e:	46bd      	mov	sp, r7
 8008480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008484:	4770      	bx	lr
 8008486:	bf00      	nop
 8008488:	e000e3f0 	.word	0xe000e3f0
 800848c:	20001cb4 	.word	0x20001cb4
 8008490:	e000ed0c 	.word	0xe000ed0c
 8008494:	20001cb8 	.word	0x20001cb8

08008498 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b08a      	sub	sp, #40	@ 0x28
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80084a0:	2300      	movs	r3, #0
 80084a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80084a4:	f7fe fb38 	bl	8006b18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80084a8:	4b5d      	ldr	r3, [pc, #372]	@ (8008620 <pvPortMalloc+0x188>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d101      	bne.n	80084b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80084b0:	f000 f920 	bl	80086f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80084b4:	4b5b      	ldr	r3, [pc, #364]	@ (8008624 <pvPortMalloc+0x18c>)
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4013      	ands	r3, r2
 80084bc:	2b00      	cmp	r3, #0
 80084be:	f040 8094 	bne.w	80085ea <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d020      	beq.n	800850a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80084c8:	2208      	movs	r2, #8
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	4413      	add	r3, r2
 80084ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f003 0307 	and.w	r3, r3, #7
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d017      	beq.n	800850a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f023 0307 	bic.w	r3, r3, #7
 80084e0:	3308      	adds	r3, #8
 80084e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	f003 0307 	and.w	r3, r3, #7
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d00d      	beq.n	800850a <pvPortMalloc+0x72>
	__asm volatile
 80084ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f2:	b672      	cpsid	i
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	b662      	cpsie	i
 8008502:	617b      	str	r3, [r7, #20]
}
 8008504:	bf00      	nop
 8008506:	bf00      	nop
 8008508:	e7fd      	b.n	8008506 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d06c      	beq.n	80085ea <pvPortMalloc+0x152>
 8008510:	4b45      	ldr	r3, [pc, #276]	@ (8008628 <pvPortMalloc+0x190>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	687a      	ldr	r2, [r7, #4]
 8008516:	429a      	cmp	r2, r3
 8008518:	d867      	bhi.n	80085ea <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800851a:	4b44      	ldr	r3, [pc, #272]	@ (800862c <pvPortMalloc+0x194>)
 800851c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800851e:	4b43      	ldr	r3, [pc, #268]	@ (800862c <pvPortMalloc+0x194>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008524:	e004      	b.n	8008530 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8008526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008528:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800852a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008532:	685b      	ldr	r3, [r3, #4]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	429a      	cmp	r2, r3
 8008538:	d903      	bls.n	8008542 <pvPortMalloc+0xaa>
 800853a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1f1      	bne.n	8008526 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008542:	4b37      	ldr	r3, [pc, #220]	@ (8008620 <pvPortMalloc+0x188>)
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008548:	429a      	cmp	r2, r3
 800854a:	d04e      	beq.n	80085ea <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800854c:	6a3b      	ldr	r3, [r7, #32]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2208      	movs	r2, #8
 8008552:	4413      	add	r3, r2
 8008554:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008558:	681a      	ldr	r2, [r3, #0]
 800855a:	6a3b      	ldr	r3, [r7, #32]
 800855c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800855e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008560:	685a      	ldr	r2, [r3, #4]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	1ad2      	subs	r2, r2, r3
 8008566:	2308      	movs	r3, #8
 8008568:	005b      	lsls	r3, r3, #1
 800856a:	429a      	cmp	r2, r3
 800856c:	d922      	bls.n	80085b4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800856e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4413      	add	r3, r2
 8008574:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008576:	69bb      	ldr	r3, [r7, #24]
 8008578:	f003 0307 	and.w	r3, r3, #7
 800857c:	2b00      	cmp	r3, #0
 800857e:	d00d      	beq.n	800859c <pvPortMalloc+0x104>
	__asm volatile
 8008580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008584:	b672      	cpsid	i
 8008586:	f383 8811 	msr	BASEPRI, r3
 800858a:	f3bf 8f6f 	isb	sy
 800858e:	f3bf 8f4f 	dsb	sy
 8008592:	b662      	cpsie	i
 8008594:	613b      	str	r3, [r7, #16]
}
 8008596:	bf00      	nop
 8008598:	bf00      	nop
 800859a:	e7fd      	b.n	8008598 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800859c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800859e:	685a      	ldr	r2, [r3, #4]
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	1ad2      	subs	r2, r2, r3
 80085a4:	69bb      	ldr	r3, [r7, #24]
 80085a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80085a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085aa:	687a      	ldr	r2, [r7, #4]
 80085ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80085ae:	69b8      	ldr	r0, [r7, #24]
 80085b0:	f000 f902 	bl	80087b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80085b4:	4b1c      	ldr	r3, [pc, #112]	@ (8008628 <pvPortMalloc+0x190>)
 80085b6:	681a      	ldr	r2, [r3, #0]
 80085b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	1ad3      	subs	r3, r2, r3
 80085be:	4a1a      	ldr	r2, [pc, #104]	@ (8008628 <pvPortMalloc+0x190>)
 80085c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80085c2:	4b19      	ldr	r3, [pc, #100]	@ (8008628 <pvPortMalloc+0x190>)
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	4b1a      	ldr	r3, [pc, #104]	@ (8008630 <pvPortMalloc+0x198>)
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d203      	bcs.n	80085d6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80085ce:	4b16      	ldr	r3, [pc, #88]	@ (8008628 <pvPortMalloc+0x190>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	4a17      	ldr	r2, [pc, #92]	@ (8008630 <pvPortMalloc+0x198>)
 80085d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80085d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d8:	685a      	ldr	r2, [r3, #4]
 80085da:	4b12      	ldr	r3, [pc, #72]	@ (8008624 <pvPortMalloc+0x18c>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	431a      	orrs	r2, r3
 80085e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80085e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e6:	2200      	movs	r2, #0
 80085e8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80085ea:	f7fe faa3 	bl	8006b34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80085ee:	69fb      	ldr	r3, [r7, #28]
 80085f0:	f003 0307 	and.w	r3, r3, #7
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d00d      	beq.n	8008614 <pvPortMalloc+0x17c>
	__asm volatile
 80085f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085fc:	b672      	cpsid	i
 80085fe:	f383 8811 	msr	BASEPRI, r3
 8008602:	f3bf 8f6f 	isb	sy
 8008606:	f3bf 8f4f 	dsb	sy
 800860a:	b662      	cpsie	i
 800860c:	60fb      	str	r3, [r7, #12]
}
 800860e:	bf00      	nop
 8008610:	bf00      	nop
 8008612:	e7fd      	b.n	8008610 <pvPortMalloc+0x178>
	return pvReturn;
 8008614:	69fb      	ldr	r3, [r7, #28]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3728      	adds	r7, #40	@ 0x28
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}
 800861e:	bf00      	nop
 8008620:	200058c4 	.word	0x200058c4
 8008624:	200058d0 	.word	0x200058d0
 8008628:	200058c8 	.word	0x200058c8
 800862c:	200058bc 	.word	0x200058bc
 8008630:	200058cc 	.word	0x200058cc

08008634 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d04e      	beq.n	80086e4 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008646:	2308      	movs	r3, #8
 8008648:	425b      	negs	r3, r3
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	4413      	add	r3, r2
 800864e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008654:	693b      	ldr	r3, [r7, #16]
 8008656:	685a      	ldr	r2, [r3, #4]
 8008658:	4b24      	ldr	r3, [pc, #144]	@ (80086ec <vPortFree+0xb8>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	4013      	ands	r3, r2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d10d      	bne.n	800867e <vPortFree+0x4a>
	__asm volatile
 8008662:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008666:	b672      	cpsid	i
 8008668:	f383 8811 	msr	BASEPRI, r3
 800866c:	f3bf 8f6f 	isb	sy
 8008670:	f3bf 8f4f 	dsb	sy
 8008674:	b662      	cpsie	i
 8008676:	60fb      	str	r3, [r7, #12]
}
 8008678:	bf00      	nop
 800867a:	bf00      	nop
 800867c:	e7fd      	b.n	800867a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d00d      	beq.n	80086a2 <vPortFree+0x6e>
	__asm volatile
 8008686:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800868a:	b672      	cpsid	i
 800868c:	f383 8811 	msr	BASEPRI, r3
 8008690:	f3bf 8f6f 	isb	sy
 8008694:	f3bf 8f4f 	dsb	sy
 8008698:	b662      	cpsie	i
 800869a:	60bb      	str	r3, [r7, #8]
}
 800869c:	bf00      	nop
 800869e:	bf00      	nop
 80086a0:	e7fd      	b.n	800869e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	4b11      	ldr	r3, [pc, #68]	@ (80086ec <vPortFree+0xb8>)
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	4013      	ands	r3, r2
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d019      	beq.n	80086e4 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d115      	bne.n	80086e4 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	685a      	ldr	r2, [r3, #4]
 80086bc:	4b0b      	ldr	r3, [pc, #44]	@ (80086ec <vPortFree+0xb8>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	43db      	mvns	r3, r3
 80086c2:	401a      	ands	r2, r3
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80086c8:	f7fe fa26 	bl	8006b18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80086cc:	693b      	ldr	r3, [r7, #16]
 80086ce:	685a      	ldr	r2, [r3, #4]
 80086d0:	4b07      	ldr	r3, [pc, #28]	@ (80086f0 <vPortFree+0xbc>)
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	4413      	add	r3, r2
 80086d6:	4a06      	ldr	r2, [pc, #24]	@ (80086f0 <vPortFree+0xbc>)
 80086d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80086da:	6938      	ldr	r0, [r7, #16]
 80086dc:	f000 f86c 	bl	80087b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80086e0:	f7fe fa28 	bl	8006b34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80086e4:	bf00      	nop
 80086e6:	3718      	adds	r7, #24
 80086e8:	46bd      	mov	sp, r7
 80086ea:	bd80      	pop	{r7, pc}
 80086ec:	200058d0 	.word	0x200058d0
 80086f0:	200058c8 	.word	0x200058c8

080086f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80086fa:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80086fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008700:	4b27      	ldr	r3, [pc, #156]	@ (80087a0 <prvHeapInit+0xac>)
 8008702:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	f003 0307 	and.w	r3, r3, #7
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00c      	beq.n	8008728 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	3307      	adds	r3, #7
 8008712:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	f023 0307 	bic.w	r3, r3, #7
 800871a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800871c:	68ba      	ldr	r2, [r7, #8]
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	1ad3      	subs	r3, r2, r3
 8008722:	4a1f      	ldr	r2, [pc, #124]	@ (80087a0 <prvHeapInit+0xac>)
 8008724:	4413      	add	r3, r2
 8008726:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800872c:	4a1d      	ldr	r2, [pc, #116]	@ (80087a4 <prvHeapInit+0xb0>)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008732:	4b1c      	ldr	r3, [pc, #112]	@ (80087a4 <prvHeapInit+0xb0>)
 8008734:	2200      	movs	r2, #0
 8008736:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	4413      	add	r3, r2
 800873e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008740:	2208      	movs	r2, #8
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	1a9b      	subs	r3, r3, r2
 8008746:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f023 0307 	bic.w	r3, r3, #7
 800874e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	4a15      	ldr	r2, [pc, #84]	@ (80087a8 <prvHeapInit+0xb4>)
 8008754:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008756:	4b14      	ldr	r3, [pc, #80]	@ (80087a8 <prvHeapInit+0xb4>)
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	2200      	movs	r2, #0
 800875c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800875e:	4b12      	ldr	r3, [pc, #72]	@ (80087a8 <prvHeapInit+0xb4>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	2200      	movs	r2, #0
 8008764:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	1ad2      	subs	r2, r2, r3
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008774:	4b0c      	ldr	r3, [pc, #48]	@ (80087a8 <prvHeapInit+0xb4>)
 8008776:	681a      	ldr	r2, [r3, #0]
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	4a0a      	ldr	r2, [pc, #40]	@ (80087ac <prvHeapInit+0xb8>)
 8008782:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008784:	683b      	ldr	r3, [r7, #0]
 8008786:	685b      	ldr	r3, [r3, #4]
 8008788:	4a09      	ldr	r2, [pc, #36]	@ (80087b0 <prvHeapInit+0xbc>)
 800878a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800878c:	4b09      	ldr	r3, [pc, #36]	@ (80087b4 <prvHeapInit+0xc0>)
 800878e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008792:	601a      	str	r2, [r3, #0]
}
 8008794:	bf00      	nop
 8008796:	3714      	adds	r7, #20
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr
 80087a0:	20001cbc 	.word	0x20001cbc
 80087a4:	200058bc 	.word	0x200058bc
 80087a8:	200058c4 	.word	0x200058c4
 80087ac:	200058cc 	.word	0x200058cc
 80087b0:	200058c8 	.word	0x200058c8
 80087b4:	200058d0 	.word	0x200058d0

080087b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80087b8:	b480      	push	{r7}
 80087ba:	b085      	sub	sp, #20
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80087c0:	4b28      	ldr	r3, [pc, #160]	@ (8008864 <prvInsertBlockIntoFreeList+0xac>)
 80087c2:	60fb      	str	r3, [r7, #12]
 80087c4:	e002      	b.n	80087cc <prvInsertBlockIntoFreeList+0x14>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	687a      	ldr	r2, [r7, #4]
 80087d2:	429a      	cmp	r2, r3
 80087d4:	d8f7      	bhi.n	80087c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	68ba      	ldr	r2, [r7, #8]
 80087e0:	4413      	add	r3, r2
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	429a      	cmp	r2, r3
 80087e6:	d108      	bne.n	80087fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	685a      	ldr	r2, [r3, #4]
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	441a      	add	r2, r3
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	68ba      	ldr	r2, [r7, #8]
 8008804:	441a      	add	r2, r3
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	429a      	cmp	r2, r3
 800880c:	d118      	bne.n	8008840 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681a      	ldr	r2, [r3, #0]
 8008812:	4b15      	ldr	r3, [pc, #84]	@ (8008868 <prvInsertBlockIntoFreeList+0xb0>)
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	429a      	cmp	r2, r3
 8008818:	d00d      	beq.n	8008836 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	685a      	ldr	r2, [r3, #4]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	685b      	ldr	r3, [r3, #4]
 8008824:	441a      	add	r2, r3
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	681a      	ldr	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	601a      	str	r2, [r3, #0]
 8008834:	e008      	b.n	8008848 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008836:	4b0c      	ldr	r3, [pc, #48]	@ (8008868 <prvInsertBlockIntoFreeList+0xb0>)
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	601a      	str	r2, [r3, #0]
 800883e:	e003      	b.n	8008848 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	429a      	cmp	r2, r3
 800884e:	d002      	beq.n	8008856 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008850:	68fb      	ldr	r3, [r7, #12]
 8008852:	687a      	ldr	r2, [r7, #4]
 8008854:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008856:	bf00      	nop
 8008858:	3714      	adds	r7, #20
 800885a:	46bd      	mov	sp, r7
 800885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008860:	4770      	bx	lr
 8008862:	bf00      	nop
 8008864:	200058bc 	.word	0x200058bc
 8008868:	200058c4 	.word	0x200058c4

0800886c <rand>:
 800886c:	4b16      	ldr	r3, [pc, #88]	@ (80088c8 <rand+0x5c>)
 800886e:	b510      	push	{r4, lr}
 8008870:	681c      	ldr	r4, [r3, #0]
 8008872:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008874:	b9b3      	cbnz	r3, 80088a4 <rand+0x38>
 8008876:	2018      	movs	r0, #24
 8008878:	f000 fac2 	bl	8008e00 <malloc>
 800887c:	4602      	mov	r2, r0
 800887e:	6320      	str	r0, [r4, #48]	@ 0x30
 8008880:	b920      	cbnz	r0, 800888c <rand+0x20>
 8008882:	4b12      	ldr	r3, [pc, #72]	@ (80088cc <rand+0x60>)
 8008884:	4812      	ldr	r0, [pc, #72]	@ (80088d0 <rand+0x64>)
 8008886:	2152      	movs	r1, #82	@ 0x52
 8008888:	f000 fa52 	bl	8008d30 <__assert_func>
 800888c:	4911      	ldr	r1, [pc, #68]	@ (80088d4 <rand+0x68>)
 800888e:	4b12      	ldr	r3, [pc, #72]	@ (80088d8 <rand+0x6c>)
 8008890:	e9c0 1300 	strd	r1, r3, [r0]
 8008894:	4b11      	ldr	r3, [pc, #68]	@ (80088dc <rand+0x70>)
 8008896:	6083      	str	r3, [r0, #8]
 8008898:	230b      	movs	r3, #11
 800889a:	8183      	strh	r3, [r0, #12]
 800889c:	2100      	movs	r1, #0
 800889e:	2001      	movs	r0, #1
 80088a0:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80088a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80088a6:	480e      	ldr	r0, [pc, #56]	@ (80088e0 <rand+0x74>)
 80088a8:	690b      	ldr	r3, [r1, #16]
 80088aa:	694c      	ldr	r4, [r1, #20]
 80088ac:	4a0d      	ldr	r2, [pc, #52]	@ (80088e4 <rand+0x78>)
 80088ae:	4358      	muls	r0, r3
 80088b0:	fb02 0004 	mla	r0, r2, r4, r0
 80088b4:	fba3 3202 	umull	r3, r2, r3, r2
 80088b8:	3301      	adds	r3, #1
 80088ba:	eb40 0002 	adc.w	r0, r0, r2
 80088be:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80088c2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80088c6:	bd10      	pop	{r4, pc}
 80088c8:	2000001c 	.word	0x2000001c
 80088cc:	08009fef 	.word	0x08009fef
 80088d0:	0800a006 	.word	0x0800a006
 80088d4:	abcd330e 	.word	0xabcd330e
 80088d8:	e66d1234 	.word	0xe66d1234
 80088dc:	0005deec 	.word	0x0005deec
 80088e0:	5851f42d 	.word	0x5851f42d
 80088e4:	4c957f2d 	.word	0x4c957f2d

080088e8 <std>:
 80088e8:	2300      	movs	r3, #0
 80088ea:	b510      	push	{r4, lr}
 80088ec:	4604      	mov	r4, r0
 80088ee:	e9c0 3300 	strd	r3, r3, [r0]
 80088f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80088f6:	6083      	str	r3, [r0, #8]
 80088f8:	8181      	strh	r1, [r0, #12]
 80088fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80088fc:	81c2      	strh	r2, [r0, #14]
 80088fe:	6183      	str	r3, [r0, #24]
 8008900:	4619      	mov	r1, r3
 8008902:	2208      	movs	r2, #8
 8008904:	305c      	adds	r0, #92	@ 0x5c
 8008906:	f000 f92a 	bl	8008b5e <memset>
 800890a:	4b0d      	ldr	r3, [pc, #52]	@ (8008940 <std+0x58>)
 800890c:	6263      	str	r3, [r4, #36]	@ 0x24
 800890e:	4b0d      	ldr	r3, [pc, #52]	@ (8008944 <std+0x5c>)
 8008910:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008912:	4b0d      	ldr	r3, [pc, #52]	@ (8008948 <std+0x60>)
 8008914:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008916:	4b0d      	ldr	r3, [pc, #52]	@ (800894c <std+0x64>)
 8008918:	6323      	str	r3, [r4, #48]	@ 0x30
 800891a:	4b0d      	ldr	r3, [pc, #52]	@ (8008950 <std+0x68>)
 800891c:	6224      	str	r4, [r4, #32]
 800891e:	429c      	cmp	r4, r3
 8008920:	d006      	beq.n	8008930 <std+0x48>
 8008922:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008926:	4294      	cmp	r4, r2
 8008928:	d002      	beq.n	8008930 <std+0x48>
 800892a:	33d0      	adds	r3, #208	@ 0xd0
 800892c:	429c      	cmp	r4, r3
 800892e:	d105      	bne.n	800893c <std+0x54>
 8008930:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008938:	f000 b9e8 	b.w	8008d0c <__retarget_lock_init_recursive>
 800893c:	bd10      	pop	{r4, pc}
 800893e:	bf00      	nop
 8008940:	08008ad9 	.word	0x08008ad9
 8008944:	08008afb 	.word	0x08008afb
 8008948:	08008b33 	.word	0x08008b33
 800894c:	08008b57 	.word	0x08008b57
 8008950:	200058d4 	.word	0x200058d4

08008954 <stdio_exit_handler>:
 8008954:	4a02      	ldr	r2, [pc, #8]	@ (8008960 <stdio_exit_handler+0xc>)
 8008956:	4903      	ldr	r1, [pc, #12]	@ (8008964 <stdio_exit_handler+0x10>)
 8008958:	4803      	ldr	r0, [pc, #12]	@ (8008968 <stdio_exit_handler+0x14>)
 800895a:	f000 b869 	b.w	8008a30 <_fwalk_sglue>
 800895e:	bf00      	nop
 8008960:	20000010 	.word	0x20000010
 8008964:	0800963d 	.word	0x0800963d
 8008968:	20000020 	.word	0x20000020

0800896c <cleanup_stdio>:
 800896c:	6841      	ldr	r1, [r0, #4]
 800896e:	4b0c      	ldr	r3, [pc, #48]	@ (80089a0 <cleanup_stdio+0x34>)
 8008970:	4299      	cmp	r1, r3
 8008972:	b510      	push	{r4, lr}
 8008974:	4604      	mov	r4, r0
 8008976:	d001      	beq.n	800897c <cleanup_stdio+0x10>
 8008978:	f000 fe60 	bl	800963c <_fflush_r>
 800897c:	68a1      	ldr	r1, [r4, #8]
 800897e:	4b09      	ldr	r3, [pc, #36]	@ (80089a4 <cleanup_stdio+0x38>)
 8008980:	4299      	cmp	r1, r3
 8008982:	d002      	beq.n	800898a <cleanup_stdio+0x1e>
 8008984:	4620      	mov	r0, r4
 8008986:	f000 fe59 	bl	800963c <_fflush_r>
 800898a:	68e1      	ldr	r1, [r4, #12]
 800898c:	4b06      	ldr	r3, [pc, #24]	@ (80089a8 <cleanup_stdio+0x3c>)
 800898e:	4299      	cmp	r1, r3
 8008990:	d004      	beq.n	800899c <cleanup_stdio+0x30>
 8008992:	4620      	mov	r0, r4
 8008994:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008998:	f000 be50 	b.w	800963c <_fflush_r>
 800899c:	bd10      	pop	{r4, pc}
 800899e:	bf00      	nop
 80089a0:	200058d4 	.word	0x200058d4
 80089a4:	2000593c 	.word	0x2000593c
 80089a8:	200059a4 	.word	0x200059a4

080089ac <global_stdio_init.part.0>:
 80089ac:	b510      	push	{r4, lr}
 80089ae:	4b0b      	ldr	r3, [pc, #44]	@ (80089dc <global_stdio_init.part.0+0x30>)
 80089b0:	4c0b      	ldr	r4, [pc, #44]	@ (80089e0 <global_stdio_init.part.0+0x34>)
 80089b2:	4a0c      	ldr	r2, [pc, #48]	@ (80089e4 <global_stdio_init.part.0+0x38>)
 80089b4:	601a      	str	r2, [r3, #0]
 80089b6:	4620      	mov	r0, r4
 80089b8:	2200      	movs	r2, #0
 80089ba:	2104      	movs	r1, #4
 80089bc:	f7ff ff94 	bl	80088e8 <std>
 80089c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80089c4:	2201      	movs	r2, #1
 80089c6:	2109      	movs	r1, #9
 80089c8:	f7ff ff8e 	bl	80088e8 <std>
 80089cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80089d0:	2202      	movs	r2, #2
 80089d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089d6:	2112      	movs	r1, #18
 80089d8:	f7ff bf86 	b.w	80088e8 <std>
 80089dc:	20005a0c 	.word	0x20005a0c
 80089e0:	200058d4 	.word	0x200058d4
 80089e4:	08008955 	.word	0x08008955

080089e8 <__sfp_lock_acquire>:
 80089e8:	4801      	ldr	r0, [pc, #4]	@ (80089f0 <__sfp_lock_acquire+0x8>)
 80089ea:	f000 b990 	b.w	8008d0e <__retarget_lock_acquire_recursive>
 80089ee:	bf00      	nop
 80089f0:	20005a15 	.word	0x20005a15

080089f4 <__sfp_lock_release>:
 80089f4:	4801      	ldr	r0, [pc, #4]	@ (80089fc <__sfp_lock_release+0x8>)
 80089f6:	f000 b98b 	b.w	8008d10 <__retarget_lock_release_recursive>
 80089fa:	bf00      	nop
 80089fc:	20005a15 	.word	0x20005a15

08008a00 <__sinit>:
 8008a00:	b510      	push	{r4, lr}
 8008a02:	4604      	mov	r4, r0
 8008a04:	f7ff fff0 	bl	80089e8 <__sfp_lock_acquire>
 8008a08:	6a23      	ldr	r3, [r4, #32]
 8008a0a:	b11b      	cbz	r3, 8008a14 <__sinit+0x14>
 8008a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a10:	f7ff bff0 	b.w	80089f4 <__sfp_lock_release>
 8008a14:	4b04      	ldr	r3, [pc, #16]	@ (8008a28 <__sinit+0x28>)
 8008a16:	6223      	str	r3, [r4, #32]
 8008a18:	4b04      	ldr	r3, [pc, #16]	@ (8008a2c <__sinit+0x2c>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1f5      	bne.n	8008a0c <__sinit+0xc>
 8008a20:	f7ff ffc4 	bl	80089ac <global_stdio_init.part.0>
 8008a24:	e7f2      	b.n	8008a0c <__sinit+0xc>
 8008a26:	bf00      	nop
 8008a28:	0800896d 	.word	0x0800896d
 8008a2c:	20005a0c 	.word	0x20005a0c

08008a30 <_fwalk_sglue>:
 8008a30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a34:	4607      	mov	r7, r0
 8008a36:	4688      	mov	r8, r1
 8008a38:	4614      	mov	r4, r2
 8008a3a:	2600      	movs	r6, #0
 8008a3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a40:	f1b9 0901 	subs.w	r9, r9, #1
 8008a44:	d505      	bpl.n	8008a52 <_fwalk_sglue+0x22>
 8008a46:	6824      	ldr	r4, [r4, #0]
 8008a48:	2c00      	cmp	r4, #0
 8008a4a:	d1f7      	bne.n	8008a3c <_fwalk_sglue+0xc>
 8008a4c:	4630      	mov	r0, r6
 8008a4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a52:	89ab      	ldrh	r3, [r5, #12]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d907      	bls.n	8008a68 <_fwalk_sglue+0x38>
 8008a58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	d003      	beq.n	8008a68 <_fwalk_sglue+0x38>
 8008a60:	4629      	mov	r1, r5
 8008a62:	4638      	mov	r0, r7
 8008a64:	47c0      	blx	r8
 8008a66:	4306      	orrs	r6, r0
 8008a68:	3568      	adds	r5, #104	@ 0x68
 8008a6a:	e7e9      	b.n	8008a40 <_fwalk_sglue+0x10>

08008a6c <sniprintf>:
 8008a6c:	b40c      	push	{r2, r3}
 8008a6e:	b530      	push	{r4, r5, lr}
 8008a70:	4b18      	ldr	r3, [pc, #96]	@ (8008ad4 <sniprintf+0x68>)
 8008a72:	1e0c      	subs	r4, r1, #0
 8008a74:	681d      	ldr	r5, [r3, #0]
 8008a76:	b09d      	sub	sp, #116	@ 0x74
 8008a78:	da08      	bge.n	8008a8c <sniprintf+0x20>
 8008a7a:	238b      	movs	r3, #139	@ 0x8b
 8008a7c:	602b      	str	r3, [r5, #0]
 8008a7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008a82:	b01d      	add	sp, #116	@ 0x74
 8008a84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a88:	b002      	add	sp, #8
 8008a8a:	4770      	bx	lr
 8008a8c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008a90:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008a94:	f04f 0300 	mov.w	r3, #0
 8008a98:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008a9a:	bf14      	ite	ne
 8008a9c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8008aa0:	4623      	moveq	r3, r4
 8008aa2:	9304      	str	r3, [sp, #16]
 8008aa4:	9307      	str	r3, [sp, #28]
 8008aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008aaa:	9002      	str	r0, [sp, #8]
 8008aac:	9006      	str	r0, [sp, #24]
 8008aae:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008ab2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008ab4:	ab21      	add	r3, sp, #132	@ 0x84
 8008ab6:	a902      	add	r1, sp, #8
 8008ab8:	4628      	mov	r0, r5
 8008aba:	9301      	str	r3, [sp, #4]
 8008abc:	f000 fab2 	bl	8009024 <_svfiprintf_r>
 8008ac0:	1c43      	adds	r3, r0, #1
 8008ac2:	bfbc      	itt	lt
 8008ac4:	238b      	movlt	r3, #139	@ 0x8b
 8008ac6:	602b      	strlt	r3, [r5, #0]
 8008ac8:	2c00      	cmp	r4, #0
 8008aca:	d0da      	beq.n	8008a82 <sniprintf+0x16>
 8008acc:	9b02      	ldr	r3, [sp, #8]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	701a      	strb	r2, [r3, #0]
 8008ad2:	e7d6      	b.n	8008a82 <sniprintf+0x16>
 8008ad4:	2000001c 	.word	0x2000001c

08008ad8 <__sread>:
 8008ad8:	b510      	push	{r4, lr}
 8008ada:	460c      	mov	r4, r1
 8008adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae0:	f000 f8c6 	bl	8008c70 <_read_r>
 8008ae4:	2800      	cmp	r0, #0
 8008ae6:	bfab      	itete	ge
 8008ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008aea:	89a3      	ldrhlt	r3, [r4, #12]
 8008aec:	181b      	addge	r3, r3, r0
 8008aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008af2:	bfac      	ite	ge
 8008af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008af6:	81a3      	strhlt	r3, [r4, #12]
 8008af8:	bd10      	pop	{r4, pc}

08008afa <__swrite>:
 8008afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008afe:	461f      	mov	r7, r3
 8008b00:	898b      	ldrh	r3, [r1, #12]
 8008b02:	05db      	lsls	r3, r3, #23
 8008b04:	4605      	mov	r5, r0
 8008b06:	460c      	mov	r4, r1
 8008b08:	4616      	mov	r6, r2
 8008b0a:	d505      	bpl.n	8008b18 <__swrite+0x1e>
 8008b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b10:	2302      	movs	r3, #2
 8008b12:	2200      	movs	r2, #0
 8008b14:	f000 f89a 	bl	8008c4c <_lseek_r>
 8008b18:	89a3      	ldrh	r3, [r4, #12]
 8008b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008b22:	81a3      	strh	r3, [r4, #12]
 8008b24:	4632      	mov	r2, r6
 8008b26:	463b      	mov	r3, r7
 8008b28:	4628      	mov	r0, r5
 8008b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b2e:	f000 b8b1 	b.w	8008c94 <_write_r>

08008b32 <__sseek>:
 8008b32:	b510      	push	{r4, lr}
 8008b34:	460c      	mov	r4, r1
 8008b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b3a:	f000 f887 	bl	8008c4c <_lseek_r>
 8008b3e:	1c43      	adds	r3, r0, #1
 8008b40:	89a3      	ldrh	r3, [r4, #12]
 8008b42:	bf15      	itete	ne
 8008b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008b4e:	81a3      	strheq	r3, [r4, #12]
 8008b50:	bf18      	it	ne
 8008b52:	81a3      	strhne	r3, [r4, #12]
 8008b54:	bd10      	pop	{r4, pc}

08008b56 <__sclose>:
 8008b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b5a:	f000 b809 	b.w	8008b70 <_close_r>

08008b5e <memset>:
 8008b5e:	4402      	add	r2, r0
 8008b60:	4603      	mov	r3, r0
 8008b62:	4293      	cmp	r3, r2
 8008b64:	d100      	bne.n	8008b68 <memset+0xa>
 8008b66:	4770      	bx	lr
 8008b68:	f803 1b01 	strb.w	r1, [r3], #1
 8008b6c:	e7f9      	b.n	8008b62 <memset+0x4>
	...

08008b70 <_close_r>:
 8008b70:	b538      	push	{r3, r4, r5, lr}
 8008b72:	4d06      	ldr	r5, [pc, #24]	@ (8008b8c <_close_r+0x1c>)
 8008b74:	2300      	movs	r3, #0
 8008b76:	4604      	mov	r4, r0
 8008b78:	4608      	mov	r0, r1
 8008b7a:	602b      	str	r3, [r5, #0]
 8008b7c:	f7f8 fe88 	bl	8001890 <_close>
 8008b80:	1c43      	adds	r3, r0, #1
 8008b82:	d102      	bne.n	8008b8a <_close_r+0x1a>
 8008b84:	682b      	ldr	r3, [r5, #0]
 8008b86:	b103      	cbz	r3, 8008b8a <_close_r+0x1a>
 8008b88:	6023      	str	r3, [r4, #0]
 8008b8a:	bd38      	pop	{r3, r4, r5, pc}
 8008b8c:	20005a10 	.word	0x20005a10

08008b90 <_reclaim_reent>:
 8008b90:	4b2d      	ldr	r3, [pc, #180]	@ (8008c48 <_reclaim_reent+0xb8>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4283      	cmp	r3, r0
 8008b96:	b570      	push	{r4, r5, r6, lr}
 8008b98:	4604      	mov	r4, r0
 8008b9a:	d053      	beq.n	8008c44 <_reclaim_reent+0xb4>
 8008b9c:	69c3      	ldr	r3, [r0, #28]
 8008b9e:	b31b      	cbz	r3, 8008be8 <_reclaim_reent+0x58>
 8008ba0:	68db      	ldr	r3, [r3, #12]
 8008ba2:	b163      	cbz	r3, 8008bbe <_reclaim_reent+0x2e>
 8008ba4:	2500      	movs	r5, #0
 8008ba6:	69e3      	ldr	r3, [r4, #28]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	5959      	ldr	r1, [r3, r5]
 8008bac:	b9b1      	cbnz	r1, 8008bdc <_reclaim_reent+0x4c>
 8008bae:	3504      	adds	r5, #4
 8008bb0:	2d80      	cmp	r5, #128	@ 0x80
 8008bb2:	d1f8      	bne.n	8008ba6 <_reclaim_reent+0x16>
 8008bb4:	69e3      	ldr	r3, [r4, #28]
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	68d9      	ldr	r1, [r3, #12]
 8008bba:	f000 f8d7 	bl	8008d6c <_free_r>
 8008bbe:	69e3      	ldr	r3, [r4, #28]
 8008bc0:	6819      	ldr	r1, [r3, #0]
 8008bc2:	b111      	cbz	r1, 8008bca <_reclaim_reent+0x3a>
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 f8d1 	bl	8008d6c <_free_r>
 8008bca:	69e3      	ldr	r3, [r4, #28]
 8008bcc:	689d      	ldr	r5, [r3, #8]
 8008bce:	b15d      	cbz	r5, 8008be8 <_reclaim_reent+0x58>
 8008bd0:	4629      	mov	r1, r5
 8008bd2:	4620      	mov	r0, r4
 8008bd4:	682d      	ldr	r5, [r5, #0]
 8008bd6:	f000 f8c9 	bl	8008d6c <_free_r>
 8008bda:	e7f8      	b.n	8008bce <_reclaim_reent+0x3e>
 8008bdc:	680e      	ldr	r6, [r1, #0]
 8008bde:	4620      	mov	r0, r4
 8008be0:	f000 f8c4 	bl	8008d6c <_free_r>
 8008be4:	4631      	mov	r1, r6
 8008be6:	e7e1      	b.n	8008bac <_reclaim_reent+0x1c>
 8008be8:	6961      	ldr	r1, [r4, #20]
 8008bea:	b111      	cbz	r1, 8008bf2 <_reclaim_reent+0x62>
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 f8bd 	bl	8008d6c <_free_r>
 8008bf2:	69e1      	ldr	r1, [r4, #28]
 8008bf4:	b111      	cbz	r1, 8008bfc <_reclaim_reent+0x6c>
 8008bf6:	4620      	mov	r0, r4
 8008bf8:	f000 f8b8 	bl	8008d6c <_free_r>
 8008bfc:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008bfe:	b111      	cbz	r1, 8008c06 <_reclaim_reent+0x76>
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 f8b3 	bl	8008d6c <_free_r>
 8008c06:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c08:	b111      	cbz	r1, 8008c10 <_reclaim_reent+0x80>
 8008c0a:	4620      	mov	r0, r4
 8008c0c:	f000 f8ae 	bl	8008d6c <_free_r>
 8008c10:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008c12:	b111      	cbz	r1, 8008c1a <_reclaim_reent+0x8a>
 8008c14:	4620      	mov	r0, r4
 8008c16:	f000 f8a9 	bl	8008d6c <_free_r>
 8008c1a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008c1c:	b111      	cbz	r1, 8008c24 <_reclaim_reent+0x94>
 8008c1e:	4620      	mov	r0, r4
 8008c20:	f000 f8a4 	bl	8008d6c <_free_r>
 8008c24:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008c26:	b111      	cbz	r1, 8008c2e <_reclaim_reent+0x9e>
 8008c28:	4620      	mov	r0, r4
 8008c2a:	f000 f89f 	bl	8008d6c <_free_r>
 8008c2e:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008c30:	b111      	cbz	r1, 8008c38 <_reclaim_reent+0xa8>
 8008c32:	4620      	mov	r0, r4
 8008c34:	f000 f89a 	bl	8008d6c <_free_r>
 8008c38:	6a23      	ldr	r3, [r4, #32]
 8008c3a:	b11b      	cbz	r3, 8008c44 <_reclaim_reent+0xb4>
 8008c3c:	4620      	mov	r0, r4
 8008c3e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c42:	4718      	bx	r3
 8008c44:	bd70      	pop	{r4, r5, r6, pc}
 8008c46:	bf00      	nop
 8008c48:	2000001c 	.word	0x2000001c

08008c4c <_lseek_r>:
 8008c4c:	b538      	push	{r3, r4, r5, lr}
 8008c4e:	4d07      	ldr	r5, [pc, #28]	@ (8008c6c <_lseek_r+0x20>)
 8008c50:	4604      	mov	r4, r0
 8008c52:	4608      	mov	r0, r1
 8008c54:	4611      	mov	r1, r2
 8008c56:	2200      	movs	r2, #0
 8008c58:	602a      	str	r2, [r5, #0]
 8008c5a:	461a      	mov	r2, r3
 8008c5c:	f7f8 fe3f 	bl	80018de <_lseek>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	d102      	bne.n	8008c6a <_lseek_r+0x1e>
 8008c64:	682b      	ldr	r3, [r5, #0]
 8008c66:	b103      	cbz	r3, 8008c6a <_lseek_r+0x1e>
 8008c68:	6023      	str	r3, [r4, #0]
 8008c6a:	bd38      	pop	{r3, r4, r5, pc}
 8008c6c:	20005a10 	.word	0x20005a10

08008c70 <_read_r>:
 8008c70:	b538      	push	{r3, r4, r5, lr}
 8008c72:	4d07      	ldr	r5, [pc, #28]	@ (8008c90 <_read_r+0x20>)
 8008c74:	4604      	mov	r4, r0
 8008c76:	4608      	mov	r0, r1
 8008c78:	4611      	mov	r1, r2
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	602a      	str	r2, [r5, #0]
 8008c7e:	461a      	mov	r2, r3
 8008c80:	f7f8 fdcd 	bl	800181e <_read>
 8008c84:	1c43      	adds	r3, r0, #1
 8008c86:	d102      	bne.n	8008c8e <_read_r+0x1e>
 8008c88:	682b      	ldr	r3, [r5, #0]
 8008c8a:	b103      	cbz	r3, 8008c8e <_read_r+0x1e>
 8008c8c:	6023      	str	r3, [r4, #0]
 8008c8e:	bd38      	pop	{r3, r4, r5, pc}
 8008c90:	20005a10 	.word	0x20005a10

08008c94 <_write_r>:
 8008c94:	b538      	push	{r3, r4, r5, lr}
 8008c96:	4d07      	ldr	r5, [pc, #28]	@ (8008cb4 <_write_r+0x20>)
 8008c98:	4604      	mov	r4, r0
 8008c9a:	4608      	mov	r0, r1
 8008c9c:	4611      	mov	r1, r2
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	602a      	str	r2, [r5, #0]
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	f7f8 fdd8 	bl	8001858 <_write>
 8008ca8:	1c43      	adds	r3, r0, #1
 8008caa:	d102      	bne.n	8008cb2 <_write_r+0x1e>
 8008cac:	682b      	ldr	r3, [r5, #0]
 8008cae:	b103      	cbz	r3, 8008cb2 <_write_r+0x1e>
 8008cb0:	6023      	str	r3, [r4, #0]
 8008cb2:	bd38      	pop	{r3, r4, r5, pc}
 8008cb4:	20005a10 	.word	0x20005a10

08008cb8 <__errno>:
 8008cb8:	4b01      	ldr	r3, [pc, #4]	@ (8008cc0 <__errno+0x8>)
 8008cba:	6818      	ldr	r0, [r3, #0]
 8008cbc:	4770      	bx	lr
 8008cbe:	bf00      	nop
 8008cc0:	2000001c 	.word	0x2000001c

08008cc4 <__libc_init_array>:
 8008cc4:	b570      	push	{r4, r5, r6, lr}
 8008cc6:	4d0d      	ldr	r5, [pc, #52]	@ (8008cfc <__libc_init_array+0x38>)
 8008cc8:	4c0d      	ldr	r4, [pc, #52]	@ (8008d00 <__libc_init_array+0x3c>)
 8008cca:	1b64      	subs	r4, r4, r5
 8008ccc:	10a4      	asrs	r4, r4, #2
 8008cce:	2600      	movs	r6, #0
 8008cd0:	42a6      	cmp	r6, r4
 8008cd2:	d109      	bne.n	8008ce8 <__libc_init_array+0x24>
 8008cd4:	4d0b      	ldr	r5, [pc, #44]	@ (8008d04 <__libc_init_array+0x40>)
 8008cd6:	4c0c      	ldr	r4, [pc, #48]	@ (8008d08 <__libc_init_array+0x44>)
 8008cd8:	f000 ffee 	bl	8009cb8 <_init>
 8008cdc:	1b64      	subs	r4, r4, r5
 8008cde:	10a4      	asrs	r4, r4, #2
 8008ce0:	2600      	movs	r6, #0
 8008ce2:	42a6      	cmp	r6, r4
 8008ce4:	d105      	bne.n	8008cf2 <__libc_init_array+0x2e>
 8008ce6:	bd70      	pop	{r4, r5, r6, pc}
 8008ce8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cec:	4798      	blx	r3
 8008cee:	3601      	adds	r6, #1
 8008cf0:	e7ee      	b.n	8008cd0 <__libc_init_array+0xc>
 8008cf2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf6:	4798      	blx	r3
 8008cf8:	3601      	adds	r6, #1
 8008cfa:	e7f2      	b.n	8008ce2 <__libc_init_array+0x1e>
 8008cfc:	0800a0d8 	.word	0x0800a0d8
 8008d00:	0800a0d8 	.word	0x0800a0d8
 8008d04:	0800a0d8 	.word	0x0800a0d8
 8008d08:	0800a0dc 	.word	0x0800a0dc

08008d0c <__retarget_lock_init_recursive>:
 8008d0c:	4770      	bx	lr

08008d0e <__retarget_lock_acquire_recursive>:
 8008d0e:	4770      	bx	lr

08008d10 <__retarget_lock_release_recursive>:
 8008d10:	4770      	bx	lr

08008d12 <memcpy>:
 8008d12:	440a      	add	r2, r1
 8008d14:	4291      	cmp	r1, r2
 8008d16:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008d1a:	d100      	bne.n	8008d1e <memcpy+0xc>
 8008d1c:	4770      	bx	lr
 8008d1e:	b510      	push	{r4, lr}
 8008d20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d28:	4291      	cmp	r1, r2
 8008d2a:	d1f9      	bne.n	8008d20 <memcpy+0xe>
 8008d2c:	bd10      	pop	{r4, pc}
	...

08008d30 <__assert_func>:
 8008d30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008d32:	4614      	mov	r4, r2
 8008d34:	461a      	mov	r2, r3
 8008d36:	4b09      	ldr	r3, [pc, #36]	@ (8008d5c <__assert_func+0x2c>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4605      	mov	r5, r0
 8008d3c:	68d8      	ldr	r0, [r3, #12]
 8008d3e:	b14c      	cbz	r4, 8008d54 <__assert_func+0x24>
 8008d40:	4b07      	ldr	r3, [pc, #28]	@ (8008d60 <__assert_func+0x30>)
 8008d42:	9100      	str	r1, [sp, #0]
 8008d44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008d48:	4906      	ldr	r1, [pc, #24]	@ (8008d64 <__assert_func+0x34>)
 8008d4a:	462b      	mov	r3, r5
 8008d4c:	f000 fc9e 	bl	800968c <fiprintf>
 8008d50:	f000 fcd8 	bl	8009704 <abort>
 8008d54:	4b04      	ldr	r3, [pc, #16]	@ (8008d68 <__assert_func+0x38>)
 8008d56:	461c      	mov	r4, r3
 8008d58:	e7f3      	b.n	8008d42 <__assert_func+0x12>
 8008d5a:	bf00      	nop
 8008d5c:	2000001c 	.word	0x2000001c
 8008d60:	0800a05e 	.word	0x0800a05e
 8008d64:	0800a06b 	.word	0x0800a06b
 8008d68:	0800a099 	.word	0x0800a099

08008d6c <_free_r>:
 8008d6c:	b538      	push	{r3, r4, r5, lr}
 8008d6e:	4605      	mov	r5, r0
 8008d70:	2900      	cmp	r1, #0
 8008d72:	d041      	beq.n	8008df8 <_free_r+0x8c>
 8008d74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d78:	1f0c      	subs	r4, r1, #4
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	bfb8      	it	lt
 8008d7e:	18e4      	addlt	r4, r4, r3
 8008d80:	f000 f8e8 	bl	8008f54 <__malloc_lock>
 8008d84:	4a1d      	ldr	r2, [pc, #116]	@ (8008dfc <_free_r+0x90>)
 8008d86:	6813      	ldr	r3, [r2, #0]
 8008d88:	b933      	cbnz	r3, 8008d98 <_free_r+0x2c>
 8008d8a:	6063      	str	r3, [r4, #4]
 8008d8c:	6014      	str	r4, [r2, #0]
 8008d8e:	4628      	mov	r0, r5
 8008d90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d94:	f000 b8e4 	b.w	8008f60 <__malloc_unlock>
 8008d98:	42a3      	cmp	r3, r4
 8008d9a:	d908      	bls.n	8008dae <_free_r+0x42>
 8008d9c:	6820      	ldr	r0, [r4, #0]
 8008d9e:	1821      	adds	r1, r4, r0
 8008da0:	428b      	cmp	r3, r1
 8008da2:	bf01      	itttt	eq
 8008da4:	6819      	ldreq	r1, [r3, #0]
 8008da6:	685b      	ldreq	r3, [r3, #4]
 8008da8:	1809      	addeq	r1, r1, r0
 8008daa:	6021      	streq	r1, [r4, #0]
 8008dac:	e7ed      	b.n	8008d8a <_free_r+0x1e>
 8008dae:	461a      	mov	r2, r3
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	b10b      	cbz	r3, 8008db8 <_free_r+0x4c>
 8008db4:	42a3      	cmp	r3, r4
 8008db6:	d9fa      	bls.n	8008dae <_free_r+0x42>
 8008db8:	6811      	ldr	r1, [r2, #0]
 8008dba:	1850      	adds	r0, r2, r1
 8008dbc:	42a0      	cmp	r0, r4
 8008dbe:	d10b      	bne.n	8008dd8 <_free_r+0x6c>
 8008dc0:	6820      	ldr	r0, [r4, #0]
 8008dc2:	4401      	add	r1, r0
 8008dc4:	1850      	adds	r0, r2, r1
 8008dc6:	4283      	cmp	r3, r0
 8008dc8:	6011      	str	r1, [r2, #0]
 8008dca:	d1e0      	bne.n	8008d8e <_free_r+0x22>
 8008dcc:	6818      	ldr	r0, [r3, #0]
 8008dce:	685b      	ldr	r3, [r3, #4]
 8008dd0:	6053      	str	r3, [r2, #4]
 8008dd2:	4408      	add	r0, r1
 8008dd4:	6010      	str	r0, [r2, #0]
 8008dd6:	e7da      	b.n	8008d8e <_free_r+0x22>
 8008dd8:	d902      	bls.n	8008de0 <_free_r+0x74>
 8008dda:	230c      	movs	r3, #12
 8008ddc:	602b      	str	r3, [r5, #0]
 8008dde:	e7d6      	b.n	8008d8e <_free_r+0x22>
 8008de0:	6820      	ldr	r0, [r4, #0]
 8008de2:	1821      	adds	r1, r4, r0
 8008de4:	428b      	cmp	r3, r1
 8008de6:	bf04      	itt	eq
 8008de8:	6819      	ldreq	r1, [r3, #0]
 8008dea:	685b      	ldreq	r3, [r3, #4]
 8008dec:	6063      	str	r3, [r4, #4]
 8008dee:	bf04      	itt	eq
 8008df0:	1809      	addeq	r1, r1, r0
 8008df2:	6021      	streq	r1, [r4, #0]
 8008df4:	6054      	str	r4, [r2, #4]
 8008df6:	e7ca      	b.n	8008d8e <_free_r+0x22>
 8008df8:	bd38      	pop	{r3, r4, r5, pc}
 8008dfa:	bf00      	nop
 8008dfc:	20005a1c 	.word	0x20005a1c

08008e00 <malloc>:
 8008e00:	4b02      	ldr	r3, [pc, #8]	@ (8008e0c <malloc+0xc>)
 8008e02:	4601      	mov	r1, r0
 8008e04:	6818      	ldr	r0, [r3, #0]
 8008e06:	f000 b825 	b.w	8008e54 <_malloc_r>
 8008e0a:	bf00      	nop
 8008e0c:	2000001c 	.word	0x2000001c

08008e10 <sbrk_aligned>:
 8008e10:	b570      	push	{r4, r5, r6, lr}
 8008e12:	4e0f      	ldr	r6, [pc, #60]	@ (8008e50 <sbrk_aligned+0x40>)
 8008e14:	460c      	mov	r4, r1
 8008e16:	6831      	ldr	r1, [r6, #0]
 8008e18:	4605      	mov	r5, r0
 8008e1a:	b911      	cbnz	r1, 8008e22 <sbrk_aligned+0x12>
 8008e1c:	f000 fc62 	bl	80096e4 <_sbrk_r>
 8008e20:	6030      	str	r0, [r6, #0]
 8008e22:	4621      	mov	r1, r4
 8008e24:	4628      	mov	r0, r5
 8008e26:	f000 fc5d 	bl	80096e4 <_sbrk_r>
 8008e2a:	1c43      	adds	r3, r0, #1
 8008e2c:	d103      	bne.n	8008e36 <sbrk_aligned+0x26>
 8008e2e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008e32:	4620      	mov	r0, r4
 8008e34:	bd70      	pop	{r4, r5, r6, pc}
 8008e36:	1cc4      	adds	r4, r0, #3
 8008e38:	f024 0403 	bic.w	r4, r4, #3
 8008e3c:	42a0      	cmp	r0, r4
 8008e3e:	d0f8      	beq.n	8008e32 <sbrk_aligned+0x22>
 8008e40:	1a21      	subs	r1, r4, r0
 8008e42:	4628      	mov	r0, r5
 8008e44:	f000 fc4e 	bl	80096e4 <_sbrk_r>
 8008e48:	3001      	adds	r0, #1
 8008e4a:	d1f2      	bne.n	8008e32 <sbrk_aligned+0x22>
 8008e4c:	e7ef      	b.n	8008e2e <sbrk_aligned+0x1e>
 8008e4e:	bf00      	nop
 8008e50:	20005a18 	.word	0x20005a18

08008e54 <_malloc_r>:
 8008e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e58:	1ccd      	adds	r5, r1, #3
 8008e5a:	f025 0503 	bic.w	r5, r5, #3
 8008e5e:	3508      	adds	r5, #8
 8008e60:	2d0c      	cmp	r5, #12
 8008e62:	bf38      	it	cc
 8008e64:	250c      	movcc	r5, #12
 8008e66:	2d00      	cmp	r5, #0
 8008e68:	4606      	mov	r6, r0
 8008e6a:	db01      	blt.n	8008e70 <_malloc_r+0x1c>
 8008e6c:	42a9      	cmp	r1, r5
 8008e6e:	d904      	bls.n	8008e7a <_malloc_r+0x26>
 8008e70:	230c      	movs	r3, #12
 8008e72:	6033      	str	r3, [r6, #0]
 8008e74:	2000      	movs	r0, #0
 8008e76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e7a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008f50 <_malloc_r+0xfc>
 8008e7e:	f000 f869 	bl	8008f54 <__malloc_lock>
 8008e82:	f8d8 3000 	ldr.w	r3, [r8]
 8008e86:	461c      	mov	r4, r3
 8008e88:	bb44      	cbnz	r4, 8008edc <_malloc_r+0x88>
 8008e8a:	4629      	mov	r1, r5
 8008e8c:	4630      	mov	r0, r6
 8008e8e:	f7ff ffbf 	bl	8008e10 <sbrk_aligned>
 8008e92:	1c43      	adds	r3, r0, #1
 8008e94:	4604      	mov	r4, r0
 8008e96:	d158      	bne.n	8008f4a <_malloc_r+0xf6>
 8008e98:	f8d8 4000 	ldr.w	r4, [r8]
 8008e9c:	4627      	mov	r7, r4
 8008e9e:	2f00      	cmp	r7, #0
 8008ea0:	d143      	bne.n	8008f2a <_malloc_r+0xd6>
 8008ea2:	2c00      	cmp	r4, #0
 8008ea4:	d04b      	beq.n	8008f3e <_malloc_r+0xea>
 8008ea6:	6823      	ldr	r3, [r4, #0]
 8008ea8:	4639      	mov	r1, r7
 8008eaa:	4630      	mov	r0, r6
 8008eac:	eb04 0903 	add.w	r9, r4, r3
 8008eb0:	f000 fc18 	bl	80096e4 <_sbrk_r>
 8008eb4:	4581      	cmp	r9, r0
 8008eb6:	d142      	bne.n	8008f3e <_malloc_r+0xea>
 8008eb8:	6821      	ldr	r1, [r4, #0]
 8008eba:	1a6d      	subs	r5, r5, r1
 8008ebc:	4629      	mov	r1, r5
 8008ebe:	4630      	mov	r0, r6
 8008ec0:	f7ff ffa6 	bl	8008e10 <sbrk_aligned>
 8008ec4:	3001      	adds	r0, #1
 8008ec6:	d03a      	beq.n	8008f3e <_malloc_r+0xea>
 8008ec8:	6823      	ldr	r3, [r4, #0]
 8008eca:	442b      	add	r3, r5
 8008ecc:	6023      	str	r3, [r4, #0]
 8008ece:	f8d8 3000 	ldr.w	r3, [r8]
 8008ed2:	685a      	ldr	r2, [r3, #4]
 8008ed4:	bb62      	cbnz	r2, 8008f30 <_malloc_r+0xdc>
 8008ed6:	f8c8 7000 	str.w	r7, [r8]
 8008eda:	e00f      	b.n	8008efc <_malloc_r+0xa8>
 8008edc:	6822      	ldr	r2, [r4, #0]
 8008ede:	1b52      	subs	r2, r2, r5
 8008ee0:	d420      	bmi.n	8008f24 <_malloc_r+0xd0>
 8008ee2:	2a0b      	cmp	r2, #11
 8008ee4:	d917      	bls.n	8008f16 <_malloc_r+0xc2>
 8008ee6:	1961      	adds	r1, r4, r5
 8008ee8:	42a3      	cmp	r3, r4
 8008eea:	6025      	str	r5, [r4, #0]
 8008eec:	bf18      	it	ne
 8008eee:	6059      	strne	r1, [r3, #4]
 8008ef0:	6863      	ldr	r3, [r4, #4]
 8008ef2:	bf08      	it	eq
 8008ef4:	f8c8 1000 	streq.w	r1, [r8]
 8008ef8:	5162      	str	r2, [r4, r5]
 8008efa:	604b      	str	r3, [r1, #4]
 8008efc:	4630      	mov	r0, r6
 8008efe:	f000 f82f 	bl	8008f60 <__malloc_unlock>
 8008f02:	f104 000b 	add.w	r0, r4, #11
 8008f06:	1d23      	adds	r3, r4, #4
 8008f08:	f020 0007 	bic.w	r0, r0, #7
 8008f0c:	1ac2      	subs	r2, r0, r3
 8008f0e:	bf1c      	itt	ne
 8008f10:	1a1b      	subne	r3, r3, r0
 8008f12:	50a3      	strne	r3, [r4, r2]
 8008f14:	e7af      	b.n	8008e76 <_malloc_r+0x22>
 8008f16:	6862      	ldr	r2, [r4, #4]
 8008f18:	42a3      	cmp	r3, r4
 8008f1a:	bf0c      	ite	eq
 8008f1c:	f8c8 2000 	streq.w	r2, [r8]
 8008f20:	605a      	strne	r2, [r3, #4]
 8008f22:	e7eb      	b.n	8008efc <_malloc_r+0xa8>
 8008f24:	4623      	mov	r3, r4
 8008f26:	6864      	ldr	r4, [r4, #4]
 8008f28:	e7ae      	b.n	8008e88 <_malloc_r+0x34>
 8008f2a:	463c      	mov	r4, r7
 8008f2c:	687f      	ldr	r7, [r7, #4]
 8008f2e:	e7b6      	b.n	8008e9e <_malloc_r+0x4a>
 8008f30:	461a      	mov	r2, r3
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	42a3      	cmp	r3, r4
 8008f36:	d1fb      	bne.n	8008f30 <_malloc_r+0xdc>
 8008f38:	2300      	movs	r3, #0
 8008f3a:	6053      	str	r3, [r2, #4]
 8008f3c:	e7de      	b.n	8008efc <_malloc_r+0xa8>
 8008f3e:	230c      	movs	r3, #12
 8008f40:	6033      	str	r3, [r6, #0]
 8008f42:	4630      	mov	r0, r6
 8008f44:	f000 f80c 	bl	8008f60 <__malloc_unlock>
 8008f48:	e794      	b.n	8008e74 <_malloc_r+0x20>
 8008f4a:	6005      	str	r5, [r0, #0]
 8008f4c:	e7d6      	b.n	8008efc <_malloc_r+0xa8>
 8008f4e:	bf00      	nop
 8008f50:	20005a1c 	.word	0x20005a1c

08008f54 <__malloc_lock>:
 8008f54:	4801      	ldr	r0, [pc, #4]	@ (8008f5c <__malloc_lock+0x8>)
 8008f56:	f7ff beda 	b.w	8008d0e <__retarget_lock_acquire_recursive>
 8008f5a:	bf00      	nop
 8008f5c:	20005a14 	.word	0x20005a14

08008f60 <__malloc_unlock>:
 8008f60:	4801      	ldr	r0, [pc, #4]	@ (8008f68 <__malloc_unlock+0x8>)
 8008f62:	f7ff bed5 	b.w	8008d10 <__retarget_lock_release_recursive>
 8008f66:	bf00      	nop
 8008f68:	20005a14 	.word	0x20005a14

08008f6c <__ssputs_r>:
 8008f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f70:	688e      	ldr	r6, [r1, #8]
 8008f72:	461f      	mov	r7, r3
 8008f74:	42be      	cmp	r6, r7
 8008f76:	680b      	ldr	r3, [r1, #0]
 8008f78:	4682      	mov	sl, r0
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	4690      	mov	r8, r2
 8008f7e:	d82d      	bhi.n	8008fdc <__ssputs_r+0x70>
 8008f80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008f84:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008f88:	d026      	beq.n	8008fd8 <__ssputs_r+0x6c>
 8008f8a:	6965      	ldr	r5, [r4, #20]
 8008f8c:	6909      	ldr	r1, [r1, #16]
 8008f8e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f92:	eba3 0901 	sub.w	r9, r3, r1
 8008f96:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f9a:	1c7b      	adds	r3, r7, #1
 8008f9c:	444b      	add	r3, r9
 8008f9e:	106d      	asrs	r5, r5, #1
 8008fa0:	429d      	cmp	r5, r3
 8008fa2:	bf38      	it	cc
 8008fa4:	461d      	movcc	r5, r3
 8008fa6:	0553      	lsls	r3, r2, #21
 8008fa8:	d527      	bpl.n	8008ffa <__ssputs_r+0x8e>
 8008faa:	4629      	mov	r1, r5
 8008fac:	f7ff ff52 	bl	8008e54 <_malloc_r>
 8008fb0:	4606      	mov	r6, r0
 8008fb2:	b360      	cbz	r0, 800900e <__ssputs_r+0xa2>
 8008fb4:	6921      	ldr	r1, [r4, #16]
 8008fb6:	464a      	mov	r2, r9
 8008fb8:	f7ff feab 	bl	8008d12 <memcpy>
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008fc2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fc6:	81a3      	strh	r3, [r4, #12]
 8008fc8:	6126      	str	r6, [r4, #16]
 8008fca:	6165      	str	r5, [r4, #20]
 8008fcc:	444e      	add	r6, r9
 8008fce:	eba5 0509 	sub.w	r5, r5, r9
 8008fd2:	6026      	str	r6, [r4, #0]
 8008fd4:	60a5      	str	r5, [r4, #8]
 8008fd6:	463e      	mov	r6, r7
 8008fd8:	42be      	cmp	r6, r7
 8008fda:	d900      	bls.n	8008fde <__ssputs_r+0x72>
 8008fdc:	463e      	mov	r6, r7
 8008fde:	6820      	ldr	r0, [r4, #0]
 8008fe0:	4632      	mov	r2, r6
 8008fe2:	4641      	mov	r1, r8
 8008fe4:	f000 fb64 	bl	80096b0 <memmove>
 8008fe8:	68a3      	ldr	r3, [r4, #8]
 8008fea:	1b9b      	subs	r3, r3, r6
 8008fec:	60a3      	str	r3, [r4, #8]
 8008fee:	6823      	ldr	r3, [r4, #0]
 8008ff0:	4433      	add	r3, r6
 8008ff2:	6023      	str	r3, [r4, #0]
 8008ff4:	2000      	movs	r0, #0
 8008ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ffa:	462a      	mov	r2, r5
 8008ffc:	f000 fb89 	bl	8009712 <_realloc_r>
 8009000:	4606      	mov	r6, r0
 8009002:	2800      	cmp	r0, #0
 8009004:	d1e0      	bne.n	8008fc8 <__ssputs_r+0x5c>
 8009006:	6921      	ldr	r1, [r4, #16]
 8009008:	4650      	mov	r0, sl
 800900a:	f7ff feaf 	bl	8008d6c <_free_r>
 800900e:	230c      	movs	r3, #12
 8009010:	f8ca 3000 	str.w	r3, [sl]
 8009014:	89a3      	ldrh	r3, [r4, #12]
 8009016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800901a:	81a3      	strh	r3, [r4, #12]
 800901c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009020:	e7e9      	b.n	8008ff6 <__ssputs_r+0x8a>
	...

08009024 <_svfiprintf_r>:
 8009024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009028:	4698      	mov	r8, r3
 800902a:	898b      	ldrh	r3, [r1, #12]
 800902c:	061b      	lsls	r3, r3, #24
 800902e:	b09d      	sub	sp, #116	@ 0x74
 8009030:	4607      	mov	r7, r0
 8009032:	460d      	mov	r5, r1
 8009034:	4614      	mov	r4, r2
 8009036:	d510      	bpl.n	800905a <_svfiprintf_r+0x36>
 8009038:	690b      	ldr	r3, [r1, #16]
 800903a:	b973      	cbnz	r3, 800905a <_svfiprintf_r+0x36>
 800903c:	2140      	movs	r1, #64	@ 0x40
 800903e:	f7ff ff09 	bl	8008e54 <_malloc_r>
 8009042:	6028      	str	r0, [r5, #0]
 8009044:	6128      	str	r0, [r5, #16]
 8009046:	b930      	cbnz	r0, 8009056 <_svfiprintf_r+0x32>
 8009048:	230c      	movs	r3, #12
 800904a:	603b      	str	r3, [r7, #0]
 800904c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009050:	b01d      	add	sp, #116	@ 0x74
 8009052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009056:	2340      	movs	r3, #64	@ 0x40
 8009058:	616b      	str	r3, [r5, #20]
 800905a:	2300      	movs	r3, #0
 800905c:	9309      	str	r3, [sp, #36]	@ 0x24
 800905e:	2320      	movs	r3, #32
 8009060:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009064:	f8cd 800c 	str.w	r8, [sp, #12]
 8009068:	2330      	movs	r3, #48	@ 0x30
 800906a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009208 <_svfiprintf_r+0x1e4>
 800906e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009072:	f04f 0901 	mov.w	r9, #1
 8009076:	4623      	mov	r3, r4
 8009078:	469a      	mov	sl, r3
 800907a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800907e:	b10a      	cbz	r2, 8009084 <_svfiprintf_r+0x60>
 8009080:	2a25      	cmp	r2, #37	@ 0x25
 8009082:	d1f9      	bne.n	8009078 <_svfiprintf_r+0x54>
 8009084:	ebba 0b04 	subs.w	fp, sl, r4
 8009088:	d00b      	beq.n	80090a2 <_svfiprintf_r+0x7e>
 800908a:	465b      	mov	r3, fp
 800908c:	4622      	mov	r2, r4
 800908e:	4629      	mov	r1, r5
 8009090:	4638      	mov	r0, r7
 8009092:	f7ff ff6b 	bl	8008f6c <__ssputs_r>
 8009096:	3001      	adds	r0, #1
 8009098:	f000 80a7 	beq.w	80091ea <_svfiprintf_r+0x1c6>
 800909c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800909e:	445a      	add	r2, fp
 80090a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80090a2:	f89a 3000 	ldrb.w	r3, [sl]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	f000 809f 	beq.w	80091ea <_svfiprintf_r+0x1c6>
 80090ac:	2300      	movs	r3, #0
 80090ae:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80090b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80090b6:	f10a 0a01 	add.w	sl, sl, #1
 80090ba:	9304      	str	r3, [sp, #16]
 80090bc:	9307      	str	r3, [sp, #28]
 80090be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80090c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80090c4:	4654      	mov	r4, sl
 80090c6:	2205      	movs	r2, #5
 80090c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80090cc:	484e      	ldr	r0, [pc, #312]	@ (8009208 <_svfiprintf_r+0x1e4>)
 80090ce:	f7f7 f89f 	bl	8000210 <memchr>
 80090d2:	9a04      	ldr	r2, [sp, #16]
 80090d4:	b9d8      	cbnz	r0, 800910e <_svfiprintf_r+0xea>
 80090d6:	06d0      	lsls	r0, r2, #27
 80090d8:	bf44      	itt	mi
 80090da:	2320      	movmi	r3, #32
 80090dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090e0:	0711      	lsls	r1, r2, #28
 80090e2:	bf44      	itt	mi
 80090e4:	232b      	movmi	r3, #43	@ 0x2b
 80090e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80090ea:	f89a 3000 	ldrb.w	r3, [sl]
 80090ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80090f0:	d015      	beq.n	800911e <_svfiprintf_r+0xfa>
 80090f2:	9a07      	ldr	r2, [sp, #28]
 80090f4:	4654      	mov	r4, sl
 80090f6:	2000      	movs	r0, #0
 80090f8:	f04f 0c0a 	mov.w	ip, #10
 80090fc:	4621      	mov	r1, r4
 80090fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009102:	3b30      	subs	r3, #48	@ 0x30
 8009104:	2b09      	cmp	r3, #9
 8009106:	d94b      	bls.n	80091a0 <_svfiprintf_r+0x17c>
 8009108:	b1b0      	cbz	r0, 8009138 <_svfiprintf_r+0x114>
 800910a:	9207      	str	r2, [sp, #28]
 800910c:	e014      	b.n	8009138 <_svfiprintf_r+0x114>
 800910e:	eba0 0308 	sub.w	r3, r0, r8
 8009112:	fa09 f303 	lsl.w	r3, r9, r3
 8009116:	4313      	orrs	r3, r2
 8009118:	9304      	str	r3, [sp, #16]
 800911a:	46a2      	mov	sl, r4
 800911c:	e7d2      	b.n	80090c4 <_svfiprintf_r+0xa0>
 800911e:	9b03      	ldr	r3, [sp, #12]
 8009120:	1d19      	adds	r1, r3, #4
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	9103      	str	r1, [sp, #12]
 8009126:	2b00      	cmp	r3, #0
 8009128:	bfbb      	ittet	lt
 800912a:	425b      	neglt	r3, r3
 800912c:	f042 0202 	orrlt.w	r2, r2, #2
 8009130:	9307      	strge	r3, [sp, #28]
 8009132:	9307      	strlt	r3, [sp, #28]
 8009134:	bfb8      	it	lt
 8009136:	9204      	strlt	r2, [sp, #16]
 8009138:	7823      	ldrb	r3, [r4, #0]
 800913a:	2b2e      	cmp	r3, #46	@ 0x2e
 800913c:	d10a      	bne.n	8009154 <_svfiprintf_r+0x130>
 800913e:	7863      	ldrb	r3, [r4, #1]
 8009140:	2b2a      	cmp	r3, #42	@ 0x2a
 8009142:	d132      	bne.n	80091aa <_svfiprintf_r+0x186>
 8009144:	9b03      	ldr	r3, [sp, #12]
 8009146:	1d1a      	adds	r2, r3, #4
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	9203      	str	r2, [sp, #12]
 800914c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009150:	3402      	adds	r4, #2
 8009152:	9305      	str	r3, [sp, #20]
 8009154:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009218 <_svfiprintf_r+0x1f4>
 8009158:	7821      	ldrb	r1, [r4, #0]
 800915a:	2203      	movs	r2, #3
 800915c:	4650      	mov	r0, sl
 800915e:	f7f7 f857 	bl	8000210 <memchr>
 8009162:	b138      	cbz	r0, 8009174 <_svfiprintf_r+0x150>
 8009164:	9b04      	ldr	r3, [sp, #16]
 8009166:	eba0 000a 	sub.w	r0, r0, sl
 800916a:	2240      	movs	r2, #64	@ 0x40
 800916c:	4082      	lsls	r2, r0
 800916e:	4313      	orrs	r3, r2
 8009170:	3401      	adds	r4, #1
 8009172:	9304      	str	r3, [sp, #16]
 8009174:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009178:	4824      	ldr	r0, [pc, #144]	@ (800920c <_svfiprintf_r+0x1e8>)
 800917a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800917e:	2206      	movs	r2, #6
 8009180:	f7f7 f846 	bl	8000210 <memchr>
 8009184:	2800      	cmp	r0, #0
 8009186:	d036      	beq.n	80091f6 <_svfiprintf_r+0x1d2>
 8009188:	4b21      	ldr	r3, [pc, #132]	@ (8009210 <_svfiprintf_r+0x1ec>)
 800918a:	bb1b      	cbnz	r3, 80091d4 <_svfiprintf_r+0x1b0>
 800918c:	9b03      	ldr	r3, [sp, #12]
 800918e:	3307      	adds	r3, #7
 8009190:	f023 0307 	bic.w	r3, r3, #7
 8009194:	3308      	adds	r3, #8
 8009196:	9303      	str	r3, [sp, #12]
 8009198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800919a:	4433      	add	r3, r6
 800919c:	9309      	str	r3, [sp, #36]	@ 0x24
 800919e:	e76a      	b.n	8009076 <_svfiprintf_r+0x52>
 80091a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80091a4:	460c      	mov	r4, r1
 80091a6:	2001      	movs	r0, #1
 80091a8:	e7a8      	b.n	80090fc <_svfiprintf_r+0xd8>
 80091aa:	2300      	movs	r3, #0
 80091ac:	3401      	adds	r4, #1
 80091ae:	9305      	str	r3, [sp, #20]
 80091b0:	4619      	mov	r1, r3
 80091b2:	f04f 0c0a 	mov.w	ip, #10
 80091b6:	4620      	mov	r0, r4
 80091b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80091bc:	3a30      	subs	r2, #48	@ 0x30
 80091be:	2a09      	cmp	r2, #9
 80091c0:	d903      	bls.n	80091ca <_svfiprintf_r+0x1a6>
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d0c6      	beq.n	8009154 <_svfiprintf_r+0x130>
 80091c6:	9105      	str	r1, [sp, #20]
 80091c8:	e7c4      	b.n	8009154 <_svfiprintf_r+0x130>
 80091ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80091ce:	4604      	mov	r4, r0
 80091d0:	2301      	movs	r3, #1
 80091d2:	e7f0      	b.n	80091b6 <_svfiprintf_r+0x192>
 80091d4:	ab03      	add	r3, sp, #12
 80091d6:	9300      	str	r3, [sp, #0]
 80091d8:	462a      	mov	r2, r5
 80091da:	4b0e      	ldr	r3, [pc, #56]	@ (8009214 <_svfiprintf_r+0x1f0>)
 80091dc:	a904      	add	r1, sp, #16
 80091de:	4638      	mov	r0, r7
 80091e0:	f3af 8000 	nop.w
 80091e4:	1c42      	adds	r2, r0, #1
 80091e6:	4606      	mov	r6, r0
 80091e8:	d1d6      	bne.n	8009198 <_svfiprintf_r+0x174>
 80091ea:	89ab      	ldrh	r3, [r5, #12]
 80091ec:	065b      	lsls	r3, r3, #25
 80091ee:	f53f af2d 	bmi.w	800904c <_svfiprintf_r+0x28>
 80091f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80091f4:	e72c      	b.n	8009050 <_svfiprintf_r+0x2c>
 80091f6:	ab03      	add	r3, sp, #12
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	462a      	mov	r2, r5
 80091fc:	4b05      	ldr	r3, [pc, #20]	@ (8009214 <_svfiprintf_r+0x1f0>)
 80091fe:	a904      	add	r1, sp, #16
 8009200:	4638      	mov	r0, r7
 8009202:	f000 f879 	bl	80092f8 <_printf_i>
 8009206:	e7ed      	b.n	80091e4 <_svfiprintf_r+0x1c0>
 8009208:	0800a09a 	.word	0x0800a09a
 800920c:	0800a0a4 	.word	0x0800a0a4
 8009210:	00000000 	.word	0x00000000
 8009214:	08008f6d 	.word	0x08008f6d
 8009218:	0800a0a0 	.word	0x0800a0a0

0800921c <_printf_common>:
 800921c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009220:	4616      	mov	r6, r2
 8009222:	4698      	mov	r8, r3
 8009224:	688a      	ldr	r2, [r1, #8]
 8009226:	690b      	ldr	r3, [r1, #16]
 8009228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800922c:	4293      	cmp	r3, r2
 800922e:	bfb8      	it	lt
 8009230:	4613      	movlt	r3, r2
 8009232:	6033      	str	r3, [r6, #0]
 8009234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009238:	4607      	mov	r7, r0
 800923a:	460c      	mov	r4, r1
 800923c:	b10a      	cbz	r2, 8009242 <_printf_common+0x26>
 800923e:	3301      	adds	r3, #1
 8009240:	6033      	str	r3, [r6, #0]
 8009242:	6823      	ldr	r3, [r4, #0]
 8009244:	0699      	lsls	r1, r3, #26
 8009246:	bf42      	ittt	mi
 8009248:	6833      	ldrmi	r3, [r6, #0]
 800924a:	3302      	addmi	r3, #2
 800924c:	6033      	strmi	r3, [r6, #0]
 800924e:	6825      	ldr	r5, [r4, #0]
 8009250:	f015 0506 	ands.w	r5, r5, #6
 8009254:	d106      	bne.n	8009264 <_printf_common+0x48>
 8009256:	f104 0a19 	add.w	sl, r4, #25
 800925a:	68e3      	ldr	r3, [r4, #12]
 800925c:	6832      	ldr	r2, [r6, #0]
 800925e:	1a9b      	subs	r3, r3, r2
 8009260:	42ab      	cmp	r3, r5
 8009262:	dc26      	bgt.n	80092b2 <_printf_common+0x96>
 8009264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009268:	6822      	ldr	r2, [r4, #0]
 800926a:	3b00      	subs	r3, #0
 800926c:	bf18      	it	ne
 800926e:	2301      	movne	r3, #1
 8009270:	0692      	lsls	r2, r2, #26
 8009272:	d42b      	bmi.n	80092cc <_printf_common+0xb0>
 8009274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009278:	4641      	mov	r1, r8
 800927a:	4638      	mov	r0, r7
 800927c:	47c8      	blx	r9
 800927e:	3001      	adds	r0, #1
 8009280:	d01e      	beq.n	80092c0 <_printf_common+0xa4>
 8009282:	6823      	ldr	r3, [r4, #0]
 8009284:	6922      	ldr	r2, [r4, #16]
 8009286:	f003 0306 	and.w	r3, r3, #6
 800928a:	2b04      	cmp	r3, #4
 800928c:	bf02      	ittt	eq
 800928e:	68e5      	ldreq	r5, [r4, #12]
 8009290:	6833      	ldreq	r3, [r6, #0]
 8009292:	1aed      	subeq	r5, r5, r3
 8009294:	68a3      	ldr	r3, [r4, #8]
 8009296:	bf0c      	ite	eq
 8009298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800929c:	2500      	movne	r5, #0
 800929e:	4293      	cmp	r3, r2
 80092a0:	bfc4      	itt	gt
 80092a2:	1a9b      	subgt	r3, r3, r2
 80092a4:	18ed      	addgt	r5, r5, r3
 80092a6:	2600      	movs	r6, #0
 80092a8:	341a      	adds	r4, #26
 80092aa:	42b5      	cmp	r5, r6
 80092ac:	d11a      	bne.n	80092e4 <_printf_common+0xc8>
 80092ae:	2000      	movs	r0, #0
 80092b0:	e008      	b.n	80092c4 <_printf_common+0xa8>
 80092b2:	2301      	movs	r3, #1
 80092b4:	4652      	mov	r2, sl
 80092b6:	4641      	mov	r1, r8
 80092b8:	4638      	mov	r0, r7
 80092ba:	47c8      	blx	r9
 80092bc:	3001      	adds	r0, #1
 80092be:	d103      	bne.n	80092c8 <_printf_common+0xac>
 80092c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80092c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092c8:	3501      	adds	r5, #1
 80092ca:	e7c6      	b.n	800925a <_printf_common+0x3e>
 80092cc:	18e1      	adds	r1, r4, r3
 80092ce:	1c5a      	adds	r2, r3, #1
 80092d0:	2030      	movs	r0, #48	@ 0x30
 80092d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80092d6:	4422      	add	r2, r4
 80092d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80092dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80092e0:	3302      	adds	r3, #2
 80092e2:	e7c7      	b.n	8009274 <_printf_common+0x58>
 80092e4:	2301      	movs	r3, #1
 80092e6:	4622      	mov	r2, r4
 80092e8:	4641      	mov	r1, r8
 80092ea:	4638      	mov	r0, r7
 80092ec:	47c8      	blx	r9
 80092ee:	3001      	adds	r0, #1
 80092f0:	d0e6      	beq.n	80092c0 <_printf_common+0xa4>
 80092f2:	3601      	adds	r6, #1
 80092f4:	e7d9      	b.n	80092aa <_printf_common+0x8e>
	...

080092f8 <_printf_i>:
 80092f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80092fc:	7e0f      	ldrb	r7, [r1, #24]
 80092fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009300:	2f78      	cmp	r7, #120	@ 0x78
 8009302:	4691      	mov	r9, r2
 8009304:	4680      	mov	r8, r0
 8009306:	460c      	mov	r4, r1
 8009308:	469a      	mov	sl, r3
 800930a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800930e:	d807      	bhi.n	8009320 <_printf_i+0x28>
 8009310:	2f62      	cmp	r7, #98	@ 0x62
 8009312:	d80a      	bhi.n	800932a <_printf_i+0x32>
 8009314:	2f00      	cmp	r7, #0
 8009316:	f000 80d1 	beq.w	80094bc <_printf_i+0x1c4>
 800931a:	2f58      	cmp	r7, #88	@ 0x58
 800931c:	f000 80b8 	beq.w	8009490 <_printf_i+0x198>
 8009320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009328:	e03a      	b.n	80093a0 <_printf_i+0xa8>
 800932a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800932e:	2b15      	cmp	r3, #21
 8009330:	d8f6      	bhi.n	8009320 <_printf_i+0x28>
 8009332:	a101      	add	r1, pc, #4	@ (adr r1, 8009338 <_printf_i+0x40>)
 8009334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009338:	08009391 	.word	0x08009391
 800933c:	080093a5 	.word	0x080093a5
 8009340:	08009321 	.word	0x08009321
 8009344:	08009321 	.word	0x08009321
 8009348:	08009321 	.word	0x08009321
 800934c:	08009321 	.word	0x08009321
 8009350:	080093a5 	.word	0x080093a5
 8009354:	08009321 	.word	0x08009321
 8009358:	08009321 	.word	0x08009321
 800935c:	08009321 	.word	0x08009321
 8009360:	08009321 	.word	0x08009321
 8009364:	080094a3 	.word	0x080094a3
 8009368:	080093cf 	.word	0x080093cf
 800936c:	0800945d 	.word	0x0800945d
 8009370:	08009321 	.word	0x08009321
 8009374:	08009321 	.word	0x08009321
 8009378:	080094c5 	.word	0x080094c5
 800937c:	08009321 	.word	0x08009321
 8009380:	080093cf 	.word	0x080093cf
 8009384:	08009321 	.word	0x08009321
 8009388:	08009321 	.word	0x08009321
 800938c:	08009465 	.word	0x08009465
 8009390:	6833      	ldr	r3, [r6, #0]
 8009392:	1d1a      	adds	r2, r3, #4
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	6032      	str	r2, [r6, #0]
 8009398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800939c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80093a0:	2301      	movs	r3, #1
 80093a2:	e09c      	b.n	80094de <_printf_i+0x1e6>
 80093a4:	6833      	ldr	r3, [r6, #0]
 80093a6:	6820      	ldr	r0, [r4, #0]
 80093a8:	1d19      	adds	r1, r3, #4
 80093aa:	6031      	str	r1, [r6, #0]
 80093ac:	0606      	lsls	r6, r0, #24
 80093ae:	d501      	bpl.n	80093b4 <_printf_i+0xbc>
 80093b0:	681d      	ldr	r5, [r3, #0]
 80093b2:	e003      	b.n	80093bc <_printf_i+0xc4>
 80093b4:	0645      	lsls	r5, r0, #25
 80093b6:	d5fb      	bpl.n	80093b0 <_printf_i+0xb8>
 80093b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80093bc:	2d00      	cmp	r5, #0
 80093be:	da03      	bge.n	80093c8 <_printf_i+0xd0>
 80093c0:	232d      	movs	r3, #45	@ 0x2d
 80093c2:	426d      	negs	r5, r5
 80093c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80093c8:	4858      	ldr	r0, [pc, #352]	@ (800952c <_printf_i+0x234>)
 80093ca:	230a      	movs	r3, #10
 80093cc:	e011      	b.n	80093f2 <_printf_i+0xfa>
 80093ce:	6821      	ldr	r1, [r4, #0]
 80093d0:	6833      	ldr	r3, [r6, #0]
 80093d2:	0608      	lsls	r0, r1, #24
 80093d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80093d8:	d402      	bmi.n	80093e0 <_printf_i+0xe8>
 80093da:	0649      	lsls	r1, r1, #25
 80093dc:	bf48      	it	mi
 80093de:	b2ad      	uxthmi	r5, r5
 80093e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80093e2:	4852      	ldr	r0, [pc, #328]	@ (800952c <_printf_i+0x234>)
 80093e4:	6033      	str	r3, [r6, #0]
 80093e6:	bf14      	ite	ne
 80093e8:	230a      	movne	r3, #10
 80093ea:	2308      	moveq	r3, #8
 80093ec:	2100      	movs	r1, #0
 80093ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80093f2:	6866      	ldr	r6, [r4, #4]
 80093f4:	60a6      	str	r6, [r4, #8]
 80093f6:	2e00      	cmp	r6, #0
 80093f8:	db05      	blt.n	8009406 <_printf_i+0x10e>
 80093fa:	6821      	ldr	r1, [r4, #0]
 80093fc:	432e      	orrs	r6, r5
 80093fe:	f021 0104 	bic.w	r1, r1, #4
 8009402:	6021      	str	r1, [r4, #0]
 8009404:	d04b      	beq.n	800949e <_printf_i+0x1a6>
 8009406:	4616      	mov	r6, r2
 8009408:	fbb5 f1f3 	udiv	r1, r5, r3
 800940c:	fb03 5711 	mls	r7, r3, r1, r5
 8009410:	5dc7      	ldrb	r7, [r0, r7]
 8009412:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009416:	462f      	mov	r7, r5
 8009418:	42bb      	cmp	r3, r7
 800941a:	460d      	mov	r5, r1
 800941c:	d9f4      	bls.n	8009408 <_printf_i+0x110>
 800941e:	2b08      	cmp	r3, #8
 8009420:	d10b      	bne.n	800943a <_printf_i+0x142>
 8009422:	6823      	ldr	r3, [r4, #0]
 8009424:	07df      	lsls	r7, r3, #31
 8009426:	d508      	bpl.n	800943a <_printf_i+0x142>
 8009428:	6923      	ldr	r3, [r4, #16]
 800942a:	6861      	ldr	r1, [r4, #4]
 800942c:	4299      	cmp	r1, r3
 800942e:	bfde      	ittt	le
 8009430:	2330      	movle	r3, #48	@ 0x30
 8009432:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009436:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800943a:	1b92      	subs	r2, r2, r6
 800943c:	6122      	str	r2, [r4, #16]
 800943e:	f8cd a000 	str.w	sl, [sp]
 8009442:	464b      	mov	r3, r9
 8009444:	aa03      	add	r2, sp, #12
 8009446:	4621      	mov	r1, r4
 8009448:	4640      	mov	r0, r8
 800944a:	f7ff fee7 	bl	800921c <_printf_common>
 800944e:	3001      	adds	r0, #1
 8009450:	d14a      	bne.n	80094e8 <_printf_i+0x1f0>
 8009452:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009456:	b004      	add	sp, #16
 8009458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800945c:	6823      	ldr	r3, [r4, #0]
 800945e:	f043 0320 	orr.w	r3, r3, #32
 8009462:	6023      	str	r3, [r4, #0]
 8009464:	4832      	ldr	r0, [pc, #200]	@ (8009530 <_printf_i+0x238>)
 8009466:	2778      	movs	r7, #120	@ 0x78
 8009468:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800946c:	6823      	ldr	r3, [r4, #0]
 800946e:	6831      	ldr	r1, [r6, #0]
 8009470:	061f      	lsls	r7, r3, #24
 8009472:	f851 5b04 	ldr.w	r5, [r1], #4
 8009476:	d402      	bmi.n	800947e <_printf_i+0x186>
 8009478:	065f      	lsls	r7, r3, #25
 800947a:	bf48      	it	mi
 800947c:	b2ad      	uxthmi	r5, r5
 800947e:	6031      	str	r1, [r6, #0]
 8009480:	07d9      	lsls	r1, r3, #31
 8009482:	bf44      	itt	mi
 8009484:	f043 0320 	orrmi.w	r3, r3, #32
 8009488:	6023      	strmi	r3, [r4, #0]
 800948a:	b11d      	cbz	r5, 8009494 <_printf_i+0x19c>
 800948c:	2310      	movs	r3, #16
 800948e:	e7ad      	b.n	80093ec <_printf_i+0xf4>
 8009490:	4826      	ldr	r0, [pc, #152]	@ (800952c <_printf_i+0x234>)
 8009492:	e7e9      	b.n	8009468 <_printf_i+0x170>
 8009494:	6823      	ldr	r3, [r4, #0]
 8009496:	f023 0320 	bic.w	r3, r3, #32
 800949a:	6023      	str	r3, [r4, #0]
 800949c:	e7f6      	b.n	800948c <_printf_i+0x194>
 800949e:	4616      	mov	r6, r2
 80094a0:	e7bd      	b.n	800941e <_printf_i+0x126>
 80094a2:	6833      	ldr	r3, [r6, #0]
 80094a4:	6825      	ldr	r5, [r4, #0]
 80094a6:	6961      	ldr	r1, [r4, #20]
 80094a8:	1d18      	adds	r0, r3, #4
 80094aa:	6030      	str	r0, [r6, #0]
 80094ac:	062e      	lsls	r6, r5, #24
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	d501      	bpl.n	80094b6 <_printf_i+0x1be>
 80094b2:	6019      	str	r1, [r3, #0]
 80094b4:	e002      	b.n	80094bc <_printf_i+0x1c4>
 80094b6:	0668      	lsls	r0, r5, #25
 80094b8:	d5fb      	bpl.n	80094b2 <_printf_i+0x1ba>
 80094ba:	8019      	strh	r1, [r3, #0]
 80094bc:	2300      	movs	r3, #0
 80094be:	6123      	str	r3, [r4, #16]
 80094c0:	4616      	mov	r6, r2
 80094c2:	e7bc      	b.n	800943e <_printf_i+0x146>
 80094c4:	6833      	ldr	r3, [r6, #0]
 80094c6:	1d1a      	adds	r2, r3, #4
 80094c8:	6032      	str	r2, [r6, #0]
 80094ca:	681e      	ldr	r6, [r3, #0]
 80094cc:	6862      	ldr	r2, [r4, #4]
 80094ce:	2100      	movs	r1, #0
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7f6 fe9d 	bl	8000210 <memchr>
 80094d6:	b108      	cbz	r0, 80094dc <_printf_i+0x1e4>
 80094d8:	1b80      	subs	r0, r0, r6
 80094da:	6060      	str	r0, [r4, #4]
 80094dc:	6863      	ldr	r3, [r4, #4]
 80094de:	6123      	str	r3, [r4, #16]
 80094e0:	2300      	movs	r3, #0
 80094e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80094e6:	e7aa      	b.n	800943e <_printf_i+0x146>
 80094e8:	6923      	ldr	r3, [r4, #16]
 80094ea:	4632      	mov	r2, r6
 80094ec:	4649      	mov	r1, r9
 80094ee:	4640      	mov	r0, r8
 80094f0:	47d0      	blx	sl
 80094f2:	3001      	adds	r0, #1
 80094f4:	d0ad      	beq.n	8009452 <_printf_i+0x15a>
 80094f6:	6823      	ldr	r3, [r4, #0]
 80094f8:	079b      	lsls	r3, r3, #30
 80094fa:	d413      	bmi.n	8009524 <_printf_i+0x22c>
 80094fc:	68e0      	ldr	r0, [r4, #12]
 80094fe:	9b03      	ldr	r3, [sp, #12]
 8009500:	4298      	cmp	r0, r3
 8009502:	bfb8      	it	lt
 8009504:	4618      	movlt	r0, r3
 8009506:	e7a6      	b.n	8009456 <_printf_i+0x15e>
 8009508:	2301      	movs	r3, #1
 800950a:	4632      	mov	r2, r6
 800950c:	4649      	mov	r1, r9
 800950e:	4640      	mov	r0, r8
 8009510:	47d0      	blx	sl
 8009512:	3001      	adds	r0, #1
 8009514:	d09d      	beq.n	8009452 <_printf_i+0x15a>
 8009516:	3501      	adds	r5, #1
 8009518:	68e3      	ldr	r3, [r4, #12]
 800951a:	9903      	ldr	r1, [sp, #12]
 800951c:	1a5b      	subs	r3, r3, r1
 800951e:	42ab      	cmp	r3, r5
 8009520:	dcf2      	bgt.n	8009508 <_printf_i+0x210>
 8009522:	e7eb      	b.n	80094fc <_printf_i+0x204>
 8009524:	2500      	movs	r5, #0
 8009526:	f104 0619 	add.w	r6, r4, #25
 800952a:	e7f5      	b.n	8009518 <_printf_i+0x220>
 800952c:	0800a0ab 	.word	0x0800a0ab
 8009530:	0800a0bc 	.word	0x0800a0bc

08009534 <__sflush_r>:
 8009534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800953c:	0716      	lsls	r6, r2, #28
 800953e:	4605      	mov	r5, r0
 8009540:	460c      	mov	r4, r1
 8009542:	d454      	bmi.n	80095ee <__sflush_r+0xba>
 8009544:	684b      	ldr	r3, [r1, #4]
 8009546:	2b00      	cmp	r3, #0
 8009548:	dc02      	bgt.n	8009550 <__sflush_r+0x1c>
 800954a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800954c:	2b00      	cmp	r3, #0
 800954e:	dd48      	ble.n	80095e2 <__sflush_r+0xae>
 8009550:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009552:	2e00      	cmp	r6, #0
 8009554:	d045      	beq.n	80095e2 <__sflush_r+0xae>
 8009556:	2300      	movs	r3, #0
 8009558:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800955c:	682f      	ldr	r7, [r5, #0]
 800955e:	6a21      	ldr	r1, [r4, #32]
 8009560:	602b      	str	r3, [r5, #0]
 8009562:	d030      	beq.n	80095c6 <__sflush_r+0x92>
 8009564:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009566:	89a3      	ldrh	r3, [r4, #12]
 8009568:	0759      	lsls	r1, r3, #29
 800956a:	d505      	bpl.n	8009578 <__sflush_r+0x44>
 800956c:	6863      	ldr	r3, [r4, #4]
 800956e:	1ad2      	subs	r2, r2, r3
 8009570:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009572:	b10b      	cbz	r3, 8009578 <__sflush_r+0x44>
 8009574:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009576:	1ad2      	subs	r2, r2, r3
 8009578:	2300      	movs	r3, #0
 800957a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800957c:	6a21      	ldr	r1, [r4, #32]
 800957e:	4628      	mov	r0, r5
 8009580:	47b0      	blx	r6
 8009582:	1c43      	adds	r3, r0, #1
 8009584:	89a3      	ldrh	r3, [r4, #12]
 8009586:	d106      	bne.n	8009596 <__sflush_r+0x62>
 8009588:	6829      	ldr	r1, [r5, #0]
 800958a:	291d      	cmp	r1, #29
 800958c:	d82b      	bhi.n	80095e6 <__sflush_r+0xb2>
 800958e:	4a2a      	ldr	r2, [pc, #168]	@ (8009638 <__sflush_r+0x104>)
 8009590:	40ca      	lsrs	r2, r1
 8009592:	07d6      	lsls	r6, r2, #31
 8009594:	d527      	bpl.n	80095e6 <__sflush_r+0xb2>
 8009596:	2200      	movs	r2, #0
 8009598:	6062      	str	r2, [r4, #4]
 800959a:	04d9      	lsls	r1, r3, #19
 800959c:	6922      	ldr	r2, [r4, #16]
 800959e:	6022      	str	r2, [r4, #0]
 80095a0:	d504      	bpl.n	80095ac <__sflush_r+0x78>
 80095a2:	1c42      	adds	r2, r0, #1
 80095a4:	d101      	bne.n	80095aa <__sflush_r+0x76>
 80095a6:	682b      	ldr	r3, [r5, #0]
 80095a8:	b903      	cbnz	r3, 80095ac <__sflush_r+0x78>
 80095aa:	6560      	str	r0, [r4, #84]	@ 0x54
 80095ac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80095ae:	602f      	str	r7, [r5, #0]
 80095b0:	b1b9      	cbz	r1, 80095e2 <__sflush_r+0xae>
 80095b2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80095b6:	4299      	cmp	r1, r3
 80095b8:	d002      	beq.n	80095c0 <__sflush_r+0x8c>
 80095ba:	4628      	mov	r0, r5
 80095bc:	f7ff fbd6 	bl	8008d6c <_free_r>
 80095c0:	2300      	movs	r3, #0
 80095c2:	6363      	str	r3, [r4, #52]	@ 0x34
 80095c4:	e00d      	b.n	80095e2 <__sflush_r+0xae>
 80095c6:	2301      	movs	r3, #1
 80095c8:	4628      	mov	r0, r5
 80095ca:	47b0      	blx	r6
 80095cc:	4602      	mov	r2, r0
 80095ce:	1c50      	adds	r0, r2, #1
 80095d0:	d1c9      	bne.n	8009566 <__sflush_r+0x32>
 80095d2:	682b      	ldr	r3, [r5, #0]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d0c6      	beq.n	8009566 <__sflush_r+0x32>
 80095d8:	2b1d      	cmp	r3, #29
 80095da:	d001      	beq.n	80095e0 <__sflush_r+0xac>
 80095dc:	2b16      	cmp	r3, #22
 80095de:	d11e      	bne.n	800961e <__sflush_r+0xea>
 80095e0:	602f      	str	r7, [r5, #0]
 80095e2:	2000      	movs	r0, #0
 80095e4:	e022      	b.n	800962c <__sflush_r+0xf8>
 80095e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095ea:	b21b      	sxth	r3, r3
 80095ec:	e01b      	b.n	8009626 <__sflush_r+0xf2>
 80095ee:	690f      	ldr	r7, [r1, #16]
 80095f0:	2f00      	cmp	r7, #0
 80095f2:	d0f6      	beq.n	80095e2 <__sflush_r+0xae>
 80095f4:	0793      	lsls	r3, r2, #30
 80095f6:	680e      	ldr	r6, [r1, #0]
 80095f8:	bf08      	it	eq
 80095fa:	694b      	ldreq	r3, [r1, #20]
 80095fc:	600f      	str	r7, [r1, #0]
 80095fe:	bf18      	it	ne
 8009600:	2300      	movne	r3, #0
 8009602:	eba6 0807 	sub.w	r8, r6, r7
 8009606:	608b      	str	r3, [r1, #8]
 8009608:	f1b8 0f00 	cmp.w	r8, #0
 800960c:	dde9      	ble.n	80095e2 <__sflush_r+0xae>
 800960e:	6a21      	ldr	r1, [r4, #32]
 8009610:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009612:	4643      	mov	r3, r8
 8009614:	463a      	mov	r2, r7
 8009616:	4628      	mov	r0, r5
 8009618:	47b0      	blx	r6
 800961a:	2800      	cmp	r0, #0
 800961c:	dc08      	bgt.n	8009630 <__sflush_r+0xfc>
 800961e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009622:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009626:	81a3      	strh	r3, [r4, #12]
 8009628:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800962c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009630:	4407      	add	r7, r0
 8009632:	eba8 0800 	sub.w	r8, r8, r0
 8009636:	e7e7      	b.n	8009608 <__sflush_r+0xd4>
 8009638:	20400001 	.word	0x20400001

0800963c <_fflush_r>:
 800963c:	b538      	push	{r3, r4, r5, lr}
 800963e:	690b      	ldr	r3, [r1, #16]
 8009640:	4605      	mov	r5, r0
 8009642:	460c      	mov	r4, r1
 8009644:	b913      	cbnz	r3, 800964c <_fflush_r+0x10>
 8009646:	2500      	movs	r5, #0
 8009648:	4628      	mov	r0, r5
 800964a:	bd38      	pop	{r3, r4, r5, pc}
 800964c:	b118      	cbz	r0, 8009656 <_fflush_r+0x1a>
 800964e:	6a03      	ldr	r3, [r0, #32]
 8009650:	b90b      	cbnz	r3, 8009656 <_fflush_r+0x1a>
 8009652:	f7ff f9d5 	bl	8008a00 <__sinit>
 8009656:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d0f3      	beq.n	8009646 <_fflush_r+0xa>
 800965e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009660:	07d0      	lsls	r0, r2, #31
 8009662:	d404      	bmi.n	800966e <_fflush_r+0x32>
 8009664:	0599      	lsls	r1, r3, #22
 8009666:	d402      	bmi.n	800966e <_fflush_r+0x32>
 8009668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800966a:	f7ff fb50 	bl	8008d0e <__retarget_lock_acquire_recursive>
 800966e:	4628      	mov	r0, r5
 8009670:	4621      	mov	r1, r4
 8009672:	f7ff ff5f 	bl	8009534 <__sflush_r>
 8009676:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009678:	07da      	lsls	r2, r3, #31
 800967a:	4605      	mov	r5, r0
 800967c:	d4e4      	bmi.n	8009648 <_fflush_r+0xc>
 800967e:	89a3      	ldrh	r3, [r4, #12]
 8009680:	059b      	lsls	r3, r3, #22
 8009682:	d4e1      	bmi.n	8009648 <_fflush_r+0xc>
 8009684:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009686:	f7ff fb43 	bl	8008d10 <__retarget_lock_release_recursive>
 800968a:	e7dd      	b.n	8009648 <_fflush_r+0xc>

0800968c <fiprintf>:
 800968c:	b40e      	push	{r1, r2, r3}
 800968e:	b503      	push	{r0, r1, lr}
 8009690:	4601      	mov	r1, r0
 8009692:	ab03      	add	r3, sp, #12
 8009694:	4805      	ldr	r0, [pc, #20]	@ (80096ac <fiprintf+0x20>)
 8009696:	f853 2b04 	ldr.w	r2, [r3], #4
 800969a:	6800      	ldr	r0, [r0, #0]
 800969c:	9301      	str	r3, [sp, #4]
 800969e:	f000 f88f 	bl	80097c0 <_vfiprintf_r>
 80096a2:	b002      	add	sp, #8
 80096a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80096a8:	b003      	add	sp, #12
 80096aa:	4770      	bx	lr
 80096ac:	2000001c 	.word	0x2000001c

080096b0 <memmove>:
 80096b0:	4288      	cmp	r0, r1
 80096b2:	b510      	push	{r4, lr}
 80096b4:	eb01 0402 	add.w	r4, r1, r2
 80096b8:	d902      	bls.n	80096c0 <memmove+0x10>
 80096ba:	4284      	cmp	r4, r0
 80096bc:	4623      	mov	r3, r4
 80096be:	d807      	bhi.n	80096d0 <memmove+0x20>
 80096c0:	1e43      	subs	r3, r0, #1
 80096c2:	42a1      	cmp	r1, r4
 80096c4:	d008      	beq.n	80096d8 <memmove+0x28>
 80096c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80096ca:	f803 2f01 	strb.w	r2, [r3, #1]!
 80096ce:	e7f8      	b.n	80096c2 <memmove+0x12>
 80096d0:	4402      	add	r2, r0
 80096d2:	4601      	mov	r1, r0
 80096d4:	428a      	cmp	r2, r1
 80096d6:	d100      	bne.n	80096da <memmove+0x2a>
 80096d8:	bd10      	pop	{r4, pc}
 80096da:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80096de:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80096e2:	e7f7      	b.n	80096d4 <memmove+0x24>

080096e4 <_sbrk_r>:
 80096e4:	b538      	push	{r3, r4, r5, lr}
 80096e6:	4d06      	ldr	r5, [pc, #24]	@ (8009700 <_sbrk_r+0x1c>)
 80096e8:	2300      	movs	r3, #0
 80096ea:	4604      	mov	r4, r0
 80096ec:	4608      	mov	r0, r1
 80096ee:	602b      	str	r3, [r5, #0]
 80096f0:	f7f8 f902 	bl	80018f8 <_sbrk>
 80096f4:	1c43      	adds	r3, r0, #1
 80096f6:	d102      	bne.n	80096fe <_sbrk_r+0x1a>
 80096f8:	682b      	ldr	r3, [r5, #0]
 80096fa:	b103      	cbz	r3, 80096fe <_sbrk_r+0x1a>
 80096fc:	6023      	str	r3, [r4, #0]
 80096fe:	bd38      	pop	{r3, r4, r5, pc}
 8009700:	20005a10 	.word	0x20005a10

08009704 <abort>:
 8009704:	b508      	push	{r3, lr}
 8009706:	2006      	movs	r0, #6
 8009708:	f000 fa2e 	bl	8009b68 <raise>
 800970c:	2001      	movs	r0, #1
 800970e:	f7f8 f87b 	bl	8001808 <_exit>

08009712 <_realloc_r>:
 8009712:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009716:	4607      	mov	r7, r0
 8009718:	4614      	mov	r4, r2
 800971a:	460d      	mov	r5, r1
 800971c:	b921      	cbnz	r1, 8009728 <_realloc_r+0x16>
 800971e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009722:	4611      	mov	r1, r2
 8009724:	f7ff bb96 	b.w	8008e54 <_malloc_r>
 8009728:	b92a      	cbnz	r2, 8009736 <_realloc_r+0x24>
 800972a:	f7ff fb1f 	bl	8008d6c <_free_r>
 800972e:	4625      	mov	r5, r4
 8009730:	4628      	mov	r0, r5
 8009732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009736:	f000 fa33 	bl	8009ba0 <_malloc_usable_size_r>
 800973a:	4284      	cmp	r4, r0
 800973c:	4606      	mov	r6, r0
 800973e:	d802      	bhi.n	8009746 <_realloc_r+0x34>
 8009740:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009744:	d8f4      	bhi.n	8009730 <_realloc_r+0x1e>
 8009746:	4621      	mov	r1, r4
 8009748:	4638      	mov	r0, r7
 800974a:	f7ff fb83 	bl	8008e54 <_malloc_r>
 800974e:	4680      	mov	r8, r0
 8009750:	b908      	cbnz	r0, 8009756 <_realloc_r+0x44>
 8009752:	4645      	mov	r5, r8
 8009754:	e7ec      	b.n	8009730 <_realloc_r+0x1e>
 8009756:	42b4      	cmp	r4, r6
 8009758:	4622      	mov	r2, r4
 800975a:	4629      	mov	r1, r5
 800975c:	bf28      	it	cs
 800975e:	4632      	movcs	r2, r6
 8009760:	f7ff fad7 	bl	8008d12 <memcpy>
 8009764:	4629      	mov	r1, r5
 8009766:	4638      	mov	r0, r7
 8009768:	f7ff fb00 	bl	8008d6c <_free_r>
 800976c:	e7f1      	b.n	8009752 <_realloc_r+0x40>

0800976e <__sfputc_r>:
 800976e:	6893      	ldr	r3, [r2, #8]
 8009770:	3b01      	subs	r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	b410      	push	{r4}
 8009776:	6093      	str	r3, [r2, #8]
 8009778:	da08      	bge.n	800978c <__sfputc_r+0x1e>
 800977a:	6994      	ldr	r4, [r2, #24]
 800977c:	42a3      	cmp	r3, r4
 800977e:	db01      	blt.n	8009784 <__sfputc_r+0x16>
 8009780:	290a      	cmp	r1, #10
 8009782:	d103      	bne.n	800978c <__sfputc_r+0x1e>
 8009784:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009788:	f000 b932 	b.w	80099f0 <__swbuf_r>
 800978c:	6813      	ldr	r3, [r2, #0]
 800978e:	1c58      	adds	r0, r3, #1
 8009790:	6010      	str	r0, [r2, #0]
 8009792:	7019      	strb	r1, [r3, #0]
 8009794:	4608      	mov	r0, r1
 8009796:	f85d 4b04 	ldr.w	r4, [sp], #4
 800979a:	4770      	bx	lr

0800979c <__sfputs_r>:
 800979c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800979e:	4606      	mov	r6, r0
 80097a0:	460f      	mov	r7, r1
 80097a2:	4614      	mov	r4, r2
 80097a4:	18d5      	adds	r5, r2, r3
 80097a6:	42ac      	cmp	r4, r5
 80097a8:	d101      	bne.n	80097ae <__sfputs_r+0x12>
 80097aa:	2000      	movs	r0, #0
 80097ac:	e007      	b.n	80097be <__sfputs_r+0x22>
 80097ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097b2:	463a      	mov	r2, r7
 80097b4:	4630      	mov	r0, r6
 80097b6:	f7ff ffda 	bl	800976e <__sfputc_r>
 80097ba:	1c43      	adds	r3, r0, #1
 80097bc:	d1f3      	bne.n	80097a6 <__sfputs_r+0xa>
 80097be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080097c0 <_vfiprintf_r>:
 80097c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097c4:	460d      	mov	r5, r1
 80097c6:	b09d      	sub	sp, #116	@ 0x74
 80097c8:	4614      	mov	r4, r2
 80097ca:	4698      	mov	r8, r3
 80097cc:	4606      	mov	r6, r0
 80097ce:	b118      	cbz	r0, 80097d8 <_vfiprintf_r+0x18>
 80097d0:	6a03      	ldr	r3, [r0, #32]
 80097d2:	b90b      	cbnz	r3, 80097d8 <_vfiprintf_r+0x18>
 80097d4:	f7ff f914 	bl	8008a00 <__sinit>
 80097d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097da:	07d9      	lsls	r1, r3, #31
 80097dc:	d405      	bmi.n	80097ea <_vfiprintf_r+0x2a>
 80097de:	89ab      	ldrh	r3, [r5, #12]
 80097e0:	059a      	lsls	r2, r3, #22
 80097e2:	d402      	bmi.n	80097ea <_vfiprintf_r+0x2a>
 80097e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097e6:	f7ff fa92 	bl	8008d0e <__retarget_lock_acquire_recursive>
 80097ea:	89ab      	ldrh	r3, [r5, #12]
 80097ec:	071b      	lsls	r3, r3, #28
 80097ee:	d501      	bpl.n	80097f4 <_vfiprintf_r+0x34>
 80097f0:	692b      	ldr	r3, [r5, #16]
 80097f2:	b99b      	cbnz	r3, 800981c <_vfiprintf_r+0x5c>
 80097f4:	4629      	mov	r1, r5
 80097f6:	4630      	mov	r0, r6
 80097f8:	f000 f938 	bl	8009a6c <__swsetup_r>
 80097fc:	b170      	cbz	r0, 800981c <_vfiprintf_r+0x5c>
 80097fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009800:	07dc      	lsls	r4, r3, #31
 8009802:	d504      	bpl.n	800980e <_vfiprintf_r+0x4e>
 8009804:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009808:	b01d      	add	sp, #116	@ 0x74
 800980a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800980e:	89ab      	ldrh	r3, [r5, #12]
 8009810:	0598      	lsls	r0, r3, #22
 8009812:	d4f7      	bmi.n	8009804 <_vfiprintf_r+0x44>
 8009814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009816:	f7ff fa7b 	bl	8008d10 <__retarget_lock_release_recursive>
 800981a:	e7f3      	b.n	8009804 <_vfiprintf_r+0x44>
 800981c:	2300      	movs	r3, #0
 800981e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009820:	2320      	movs	r3, #32
 8009822:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009826:	f8cd 800c 	str.w	r8, [sp, #12]
 800982a:	2330      	movs	r3, #48	@ 0x30
 800982c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80099dc <_vfiprintf_r+0x21c>
 8009830:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009834:	f04f 0901 	mov.w	r9, #1
 8009838:	4623      	mov	r3, r4
 800983a:	469a      	mov	sl, r3
 800983c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009840:	b10a      	cbz	r2, 8009846 <_vfiprintf_r+0x86>
 8009842:	2a25      	cmp	r2, #37	@ 0x25
 8009844:	d1f9      	bne.n	800983a <_vfiprintf_r+0x7a>
 8009846:	ebba 0b04 	subs.w	fp, sl, r4
 800984a:	d00b      	beq.n	8009864 <_vfiprintf_r+0xa4>
 800984c:	465b      	mov	r3, fp
 800984e:	4622      	mov	r2, r4
 8009850:	4629      	mov	r1, r5
 8009852:	4630      	mov	r0, r6
 8009854:	f7ff ffa2 	bl	800979c <__sfputs_r>
 8009858:	3001      	adds	r0, #1
 800985a:	f000 80a7 	beq.w	80099ac <_vfiprintf_r+0x1ec>
 800985e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009860:	445a      	add	r2, fp
 8009862:	9209      	str	r2, [sp, #36]	@ 0x24
 8009864:	f89a 3000 	ldrb.w	r3, [sl]
 8009868:	2b00      	cmp	r3, #0
 800986a:	f000 809f 	beq.w	80099ac <_vfiprintf_r+0x1ec>
 800986e:	2300      	movs	r3, #0
 8009870:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009874:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009878:	f10a 0a01 	add.w	sl, sl, #1
 800987c:	9304      	str	r3, [sp, #16]
 800987e:	9307      	str	r3, [sp, #28]
 8009880:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009884:	931a      	str	r3, [sp, #104]	@ 0x68
 8009886:	4654      	mov	r4, sl
 8009888:	2205      	movs	r2, #5
 800988a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800988e:	4853      	ldr	r0, [pc, #332]	@ (80099dc <_vfiprintf_r+0x21c>)
 8009890:	f7f6 fcbe 	bl	8000210 <memchr>
 8009894:	9a04      	ldr	r2, [sp, #16]
 8009896:	b9d8      	cbnz	r0, 80098d0 <_vfiprintf_r+0x110>
 8009898:	06d1      	lsls	r1, r2, #27
 800989a:	bf44      	itt	mi
 800989c:	2320      	movmi	r3, #32
 800989e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098a2:	0713      	lsls	r3, r2, #28
 80098a4:	bf44      	itt	mi
 80098a6:	232b      	movmi	r3, #43	@ 0x2b
 80098a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80098ac:	f89a 3000 	ldrb.w	r3, [sl]
 80098b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80098b2:	d015      	beq.n	80098e0 <_vfiprintf_r+0x120>
 80098b4:	9a07      	ldr	r2, [sp, #28]
 80098b6:	4654      	mov	r4, sl
 80098b8:	2000      	movs	r0, #0
 80098ba:	f04f 0c0a 	mov.w	ip, #10
 80098be:	4621      	mov	r1, r4
 80098c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80098c4:	3b30      	subs	r3, #48	@ 0x30
 80098c6:	2b09      	cmp	r3, #9
 80098c8:	d94b      	bls.n	8009962 <_vfiprintf_r+0x1a2>
 80098ca:	b1b0      	cbz	r0, 80098fa <_vfiprintf_r+0x13a>
 80098cc:	9207      	str	r2, [sp, #28]
 80098ce:	e014      	b.n	80098fa <_vfiprintf_r+0x13a>
 80098d0:	eba0 0308 	sub.w	r3, r0, r8
 80098d4:	fa09 f303 	lsl.w	r3, r9, r3
 80098d8:	4313      	orrs	r3, r2
 80098da:	9304      	str	r3, [sp, #16]
 80098dc:	46a2      	mov	sl, r4
 80098de:	e7d2      	b.n	8009886 <_vfiprintf_r+0xc6>
 80098e0:	9b03      	ldr	r3, [sp, #12]
 80098e2:	1d19      	adds	r1, r3, #4
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	9103      	str	r1, [sp, #12]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	bfbb      	ittet	lt
 80098ec:	425b      	neglt	r3, r3
 80098ee:	f042 0202 	orrlt.w	r2, r2, #2
 80098f2:	9307      	strge	r3, [sp, #28]
 80098f4:	9307      	strlt	r3, [sp, #28]
 80098f6:	bfb8      	it	lt
 80098f8:	9204      	strlt	r2, [sp, #16]
 80098fa:	7823      	ldrb	r3, [r4, #0]
 80098fc:	2b2e      	cmp	r3, #46	@ 0x2e
 80098fe:	d10a      	bne.n	8009916 <_vfiprintf_r+0x156>
 8009900:	7863      	ldrb	r3, [r4, #1]
 8009902:	2b2a      	cmp	r3, #42	@ 0x2a
 8009904:	d132      	bne.n	800996c <_vfiprintf_r+0x1ac>
 8009906:	9b03      	ldr	r3, [sp, #12]
 8009908:	1d1a      	adds	r2, r3, #4
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	9203      	str	r2, [sp, #12]
 800990e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009912:	3402      	adds	r4, #2
 8009914:	9305      	str	r3, [sp, #20]
 8009916:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80099ec <_vfiprintf_r+0x22c>
 800991a:	7821      	ldrb	r1, [r4, #0]
 800991c:	2203      	movs	r2, #3
 800991e:	4650      	mov	r0, sl
 8009920:	f7f6 fc76 	bl	8000210 <memchr>
 8009924:	b138      	cbz	r0, 8009936 <_vfiprintf_r+0x176>
 8009926:	9b04      	ldr	r3, [sp, #16]
 8009928:	eba0 000a 	sub.w	r0, r0, sl
 800992c:	2240      	movs	r2, #64	@ 0x40
 800992e:	4082      	lsls	r2, r0
 8009930:	4313      	orrs	r3, r2
 8009932:	3401      	adds	r4, #1
 8009934:	9304      	str	r3, [sp, #16]
 8009936:	f814 1b01 	ldrb.w	r1, [r4], #1
 800993a:	4829      	ldr	r0, [pc, #164]	@ (80099e0 <_vfiprintf_r+0x220>)
 800993c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009940:	2206      	movs	r2, #6
 8009942:	f7f6 fc65 	bl	8000210 <memchr>
 8009946:	2800      	cmp	r0, #0
 8009948:	d03f      	beq.n	80099ca <_vfiprintf_r+0x20a>
 800994a:	4b26      	ldr	r3, [pc, #152]	@ (80099e4 <_vfiprintf_r+0x224>)
 800994c:	bb1b      	cbnz	r3, 8009996 <_vfiprintf_r+0x1d6>
 800994e:	9b03      	ldr	r3, [sp, #12]
 8009950:	3307      	adds	r3, #7
 8009952:	f023 0307 	bic.w	r3, r3, #7
 8009956:	3308      	adds	r3, #8
 8009958:	9303      	str	r3, [sp, #12]
 800995a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800995c:	443b      	add	r3, r7
 800995e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009960:	e76a      	b.n	8009838 <_vfiprintf_r+0x78>
 8009962:	fb0c 3202 	mla	r2, ip, r2, r3
 8009966:	460c      	mov	r4, r1
 8009968:	2001      	movs	r0, #1
 800996a:	e7a8      	b.n	80098be <_vfiprintf_r+0xfe>
 800996c:	2300      	movs	r3, #0
 800996e:	3401      	adds	r4, #1
 8009970:	9305      	str	r3, [sp, #20]
 8009972:	4619      	mov	r1, r3
 8009974:	f04f 0c0a 	mov.w	ip, #10
 8009978:	4620      	mov	r0, r4
 800997a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800997e:	3a30      	subs	r2, #48	@ 0x30
 8009980:	2a09      	cmp	r2, #9
 8009982:	d903      	bls.n	800998c <_vfiprintf_r+0x1cc>
 8009984:	2b00      	cmp	r3, #0
 8009986:	d0c6      	beq.n	8009916 <_vfiprintf_r+0x156>
 8009988:	9105      	str	r1, [sp, #20]
 800998a:	e7c4      	b.n	8009916 <_vfiprintf_r+0x156>
 800998c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009990:	4604      	mov	r4, r0
 8009992:	2301      	movs	r3, #1
 8009994:	e7f0      	b.n	8009978 <_vfiprintf_r+0x1b8>
 8009996:	ab03      	add	r3, sp, #12
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	462a      	mov	r2, r5
 800999c:	4b12      	ldr	r3, [pc, #72]	@ (80099e8 <_vfiprintf_r+0x228>)
 800999e:	a904      	add	r1, sp, #16
 80099a0:	4630      	mov	r0, r6
 80099a2:	f3af 8000 	nop.w
 80099a6:	4607      	mov	r7, r0
 80099a8:	1c78      	adds	r0, r7, #1
 80099aa:	d1d6      	bne.n	800995a <_vfiprintf_r+0x19a>
 80099ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80099ae:	07d9      	lsls	r1, r3, #31
 80099b0:	d405      	bmi.n	80099be <_vfiprintf_r+0x1fe>
 80099b2:	89ab      	ldrh	r3, [r5, #12]
 80099b4:	059a      	lsls	r2, r3, #22
 80099b6:	d402      	bmi.n	80099be <_vfiprintf_r+0x1fe>
 80099b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80099ba:	f7ff f9a9 	bl	8008d10 <__retarget_lock_release_recursive>
 80099be:	89ab      	ldrh	r3, [r5, #12]
 80099c0:	065b      	lsls	r3, r3, #25
 80099c2:	f53f af1f 	bmi.w	8009804 <_vfiprintf_r+0x44>
 80099c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80099c8:	e71e      	b.n	8009808 <_vfiprintf_r+0x48>
 80099ca:	ab03      	add	r3, sp, #12
 80099cc:	9300      	str	r3, [sp, #0]
 80099ce:	462a      	mov	r2, r5
 80099d0:	4b05      	ldr	r3, [pc, #20]	@ (80099e8 <_vfiprintf_r+0x228>)
 80099d2:	a904      	add	r1, sp, #16
 80099d4:	4630      	mov	r0, r6
 80099d6:	f7ff fc8f 	bl	80092f8 <_printf_i>
 80099da:	e7e4      	b.n	80099a6 <_vfiprintf_r+0x1e6>
 80099dc:	0800a09a 	.word	0x0800a09a
 80099e0:	0800a0a4 	.word	0x0800a0a4
 80099e4:	00000000 	.word	0x00000000
 80099e8:	0800979d 	.word	0x0800979d
 80099ec:	0800a0a0 	.word	0x0800a0a0

080099f0 <__swbuf_r>:
 80099f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099f2:	460e      	mov	r6, r1
 80099f4:	4614      	mov	r4, r2
 80099f6:	4605      	mov	r5, r0
 80099f8:	b118      	cbz	r0, 8009a02 <__swbuf_r+0x12>
 80099fa:	6a03      	ldr	r3, [r0, #32]
 80099fc:	b90b      	cbnz	r3, 8009a02 <__swbuf_r+0x12>
 80099fe:	f7fe ffff 	bl	8008a00 <__sinit>
 8009a02:	69a3      	ldr	r3, [r4, #24]
 8009a04:	60a3      	str	r3, [r4, #8]
 8009a06:	89a3      	ldrh	r3, [r4, #12]
 8009a08:	071a      	lsls	r2, r3, #28
 8009a0a:	d501      	bpl.n	8009a10 <__swbuf_r+0x20>
 8009a0c:	6923      	ldr	r3, [r4, #16]
 8009a0e:	b943      	cbnz	r3, 8009a22 <__swbuf_r+0x32>
 8009a10:	4621      	mov	r1, r4
 8009a12:	4628      	mov	r0, r5
 8009a14:	f000 f82a 	bl	8009a6c <__swsetup_r>
 8009a18:	b118      	cbz	r0, 8009a22 <__swbuf_r+0x32>
 8009a1a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009a1e:	4638      	mov	r0, r7
 8009a20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	6922      	ldr	r2, [r4, #16]
 8009a26:	1a98      	subs	r0, r3, r2
 8009a28:	6963      	ldr	r3, [r4, #20]
 8009a2a:	b2f6      	uxtb	r6, r6
 8009a2c:	4283      	cmp	r3, r0
 8009a2e:	4637      	mov	r7, r6
 8009a30:	dc05      	bgt.n	8009a3e <__swbuf_r+0x4e>
 8009a32:	4621      	mov	r1, r4
 8009a34:	4628      	mov	r0, r5
 8009a36:	f7ff fe01 	bl	800963c <_fflush_r>
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	d1ed      	bne.n	8009a1a <__swbuf_r+0x2a>
 8009a3e:	68a3      	ldr	r3, [r4, #8]
 8009a40:	3b01      	subs	r3, #1
 8009a42:	60a3      	str	r3, [r4, #8]
 8009a44:	6823      	ldr	r3, [r4, #0]
 8009a46:	1c5a      	adds	r2, r3, #1
 8009a48:	6022      	str	r2, [r4, #0]
 8009a4a:	701e      	strb	r6, [r3, #0]
 8009a4c:	6962      	ldr	r2, [r4, #20]
 8009a4e:	1c43      	adds	r3, r0, #1
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d004      	beq.n	8009a5e <__swbuf_r+0x6e>
 8009a54:	89a3      	ldrh	r3, [r4, #12]
 8009a56:	07db      	lsls	r3, r3, #31
 8009a58:	d5e1      	bpl.n	8009a1e <__swbuf_r+0x2e>
 8009a5a:	2e0a      	cmp	r6, #10
 8009a5c:	d1df      	bne.n	8009a1e <__swbuf_r+0x2e>
 8009a5e:	4621      	mov	r1, r4
 8009a60:	4628      	mov	r0, r5
 8009a62:	f7ff fdeb 	bl	800963c <_fflush_r>
 8009a66:	2800      	cmp	r0, #0
 8009a68:	d0d9      	beq.n	8009a1e <__swbuf_r+0x2e>
 8009a6a:	e7d6      	b.n	8009a1a <__swbuf_r+0x2a>

08009a6c <__swsetup_r>:
 8009a6c:	b538      	push	{r3, r4, r5, lr}
 8009a6e:	4b29      	ldr	r3, [pc, #164]	@ (8009b14 <__swsetup_r+0xa8>)
 8009a70:	4605      	mov	r5, r0
 8009a72:	6818      	ldr	r0, [r3, #0]
 8009a74:	460c      	mov	r4, r1
 8009a76:	b118      	cbz	r0, 8009a80 <__swsetup_r+0x14>
 8009a78:	6a03      	ldr	r3, [r0, #32]
 8009a7a:	b90b      	cbnz	r3, 8009a80 <__swsetup_r+0x14>
 8009a7c:	f7fe ffc0 	bl	8008a00 <__sinit>
 8009a80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a84:	0719      	lsls	r1, r3, #28
 8009a86:	d422      	bmi.n	8009ace <__swsetup_r+0x62>
 8009a88:	06da      	lsls	r2, r3, #27
 8009a8a:	d407      	bmi.n	8009a9c <__swsetup_r+0x30>
 8009a8c:	2209      	movs	r2, #9
 8009a8e:	602a      	str	r2, [r5, #0]
 8009a90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009a9a:	e033      	b.n	8009b04 <__swsetup_r+0x98>
 8009a9c:	0758      	lsls	r0, r3, #29
 8009a9e:	d512      	bpl.n	8009ac6 <__swsetup_r+0x5a>
 8009aa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009aa2:	b141      	cbz	r1, 8009ab6 <__swsetup_r+0x4a>
 8009aa4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009aa8:	4299      	cmp	r1, r3
 8009aaa:	d002      	beq.n	8009ab2 <__swsetup_r+0x46>
 8009aac:	4628      	mov	r0, r5
 8009aae:	f7ff f95d 	bl	8008d6c <_free_r>
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	6363      	str	r3, [r4, #52]	@ 0x34
 8009ab6:	89a3      	ldrh	r3, [r4, #12]
 8009ab8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009abc:	81a3      	strh	r3, [r4, #12]
 8009abe:	2300      	movs	r3, #0
 8009ac0:	6063      	str	r3, [r4, #4]
 8009ac2:	6923      	ldr	r3, [r4, #16]
 8009ac4:	6023      	str	r3, [r4, #0]
 8009ac6:	89a3      	ldrh	r3, [r4, #12]
 8009ac8:	f043 0308 	orr.w	r3, r3, #8
 8009acc:	81a3      	strh	r3, [r4, #12]
 8009ace:	6923      	ldr	r3, [r4, #16]
 8009ad0:	b94b      	cbnz	r3, 8009ae6 <__swsetup_r+0x7a>
 8009ad2:	89a3      	ldrh	r3, [r4, #12]
 8009ad4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009adc:	d003      	beq.n	8009ae6 <__swsetup_r+0x7a>
 8009ade:	4621      	mov	r1, r4
 8009ae0:	4628      	mov	r0, r5
 8009ae2:	f000 f88b 	bl	8009bfc <__smakebuf_r>
 8009ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009aea:	f013 0201 	ands.w	r2, r3, #1
 8009aee:	d00a      	beq.n	8009b06 <__swsetup_r+0x9a>
 8009af0:	2200      	movs	r2, #0
 8009af2:	60a2      	str	r2, [r4, #8]
 8009af4:	6962      	ldr	r2, [r4, #20]
 8009af6:	4252      	negs	r2, r2
 8009af8:	61a2      	str	r2, [r4, #24]
 8009afa:	6922      	ldr	r2, [r4, #16]
 8009afc:	b942      	cbnz	r2, 8009b10 <__swsetup_r+0xa4>
 8009afe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009b02:	d1c5      	bne.n	8009a90 <__swsetup_r+0x24>
 8009b04:	bd38      	pop	{r3, r4, r5, pc}
 8009b06:	0799      	lsls	r1, r3, #30
 8009b08:	bf58      	it	pl
 8009b0a:	6962      	ldrpl	r2, [r4, #20]
 8009b0c:	60a2      	str	r2, [r4, #8]
 8009b0e:	e7f4      	b.n	8009afa <__swsetup_r+0x8e>
 8009b10:	2000      	movs	r0, #0
 8009b12:	e7f7      	b.n	8009b04 <__swsetup_r+0x98>
 8009b14:	2000001c 	.word	0x2000001c

08009b18 <_raise_r>:
 8009b18:	291f      	cmp	r1, #31
 8009b1a:	b538      	push	{r3, r4, r5, lr}
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	d904      	bls.n	8009b2c <_raise_r+0x14>
 8009b22:	2316      	movs	r3, #22
 8009b24:	6003      	str	r3, [r0, #0]
 8009b26:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b2a:	bd38      	pop	{r3, r4, r5, pc}
 8009b2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009b2e:	b112      	cbz	r2, 8009b36 <_raise_r+0x1e>
 8009b30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b34:	b94b      	cbnz	r3, 8009b4a <_raise_r+0x32>
 8009b36:	4628      	mov	r0, r5
 8009b38:	f000 f830 	bl	8009b9c <_getpid_r>
 8009b3c:	4622      	mov	r2, r4
 8009b3e:	4601      	mov	r1, r0
 8009b40:	4628      	mov	r0, r5
 8009b42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b46:	f000 b817 	b.w	8009b78 <_kill_r>
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d00a      	beq.n	8009b64 <_raise_r+0x4c>
 8009b4e:	1c59      	adds	r1, r3, #1
 8009b50:	d103      	bne.n	8009b5a <_raise_r+0x42>
 8009b52:	2316      	movs	r3, #22
 8009b54:	6003      	str	r3, [r0, #0]
 8009b56:	2001      	movs	r0, #1
 8009b58:	e7e7      	b.n	8009b2a <_raise_r+0x12>
 8009b5a:	2100      	movs	r1, #0
 8009b5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b60:	4620      	mov	r0, r4
 8009b62:	4798      	blx	r3
 8009b64:	2000      	movs	r0, #0
 8009b66:	e7e0      	b.n	8009b2a <_raise_r+0x12>

08009b68 <raise>:
 8009b68:	4b02      	ldr	r3, [pc, #8]	@ (8009b74 <raise+0xc>)
 8009b6a:	4601      	mov	r1, r0
 8009b6c:	6818      	ldr	r0, [r3, #0]
 8009b6e:	f7ff bfd3 	b.w	8009b18 <_raise_r>
 8009b72:	bf00      	nop
 8009b74:	2000001c 	.word	0x2000001c

08009b78 <_kill_r>:
 8009b78:	b538      	push	{r3, r4, r5, lr}
 8009b7a:	4d07      	ldr	r5, [pc, #28]	@ (8009b98 <_kill_r+0x20>)
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	4604      	mov	r4, r0
 8009b80:	4608      	mov	r0, r1
 8009b82:	4611      	mov	r1, r2
 8009b84:	602b      	str	r3, [r5, #0]
 8009b86:	f7f7 fe2f 	bl	80017e8 <_kill>
 8009b8a:	1c43      	adds	r3, r0, #1
 8009b8c:	d102      	bne.n	8009b94 <_kill_r+0x1c>
 8009b8e:	682b      	ldr	r3, [r5, #0]
 8009b90:	b103      	cbz	r3, 8009b94 <_kill_r+0x1c>
 8009b92:	6023      	str	r3, [r4, #0]
 8009b94:	bd38      	pop	{r3, r4, r5, pc}
 8009b96:	bf00      	nop
 8009b98:	20005a10 	.word	0x20005a10

08009b9c <_getpid_r>:
 8009b9c:	f7f7 be1c 	b.w	80017d8 <_getpid>

08009ba0 <_malloc_usable_size_r>:
 8009ba0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ba4:	1f18      	subs	r0, r3, #4
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	bfbc      	itt	lt
 8009baa:	580b      	ldrlt	r3, [r1, r0]
 8009bac:	18c0      	addlt	r0, r0, r3
 8009bae:	4770      	bx	lr

08009bb0 <__swhatbuf_r>:
 8009bb0:	b570      	push	{r4, r5, r6, lr}
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009bb8:	2900      	cmp	r1, #0
 8009bba:	b096      	sub	sp, #88	@ 0x58
 8009bbc:	4615      	mov	r5, r2
 8009bbe:	461e      	mov	r6, r3
 8009bc0:	da0d      	bge.n	8009bde <__swhatbuf_r+0x2e>
 8009bc2:	89a3      	ldrh	r3, [r4, #12]
 8009bc4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009bc8:	f04f 0100 	mov.w	r1, #0
 8009bcc:	bf14      	ite	ne
 8009bce:	2340      	movne	r3, #64	@ 0x40
 8009bd0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009bd4:	2000      	movs	r0, #0
 8009bd6:	6031      	str	r1, [r6, #0]
 8009bd8:	602b      	str	r3, [r5, #0]
 8009bda:	b016      	add	sp, #88	@ 0x58
 8009bdc:	bd70      	pop	{r4, r5, r6, pc}
 8009bde:	466a      	mov	r2, sp
 8009be0:	f000 f848 	bl	8009c74 <_fstat_r>
 8009be4:	2800      	cmp	r0, #0
 8009be6:	dbec      	blt.n	8009bc2 <__swhatbuf_r+0x12>
 8009be8:	9901      	ldr	r1, [sp, #4]
 8009bea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009bee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009bf2:	4259      	negs	r1, r3
 8009bf4:	4159      	adcs	r1, r3
 8009bf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bfa:	e7eb      	b.n	8009bd4 <__swhatbuf_r+0x24>

08009bfc <__smakebuf_r>:
 8009bfc:	898b      	ldrh	r3, [r1, #12]
 8009bfe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009c00:	079d      	lsls	r5, r3, #30
 8009c02:	4606      	mov	r6, r0
 8009c04:	460c      	mov	r4, r1
 8009c06:	d507      	bpl.n	8009c18 <__smakebuf_r+0x1c>
 8009c08:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009c0c:	6023      	str	r3, [r4, #0]
 8009c0e:	6123      	str	r3, [r4, #16]
 8009c10:	2301      	movs	r3, #1
 8009c12:	6163      	str	r3, [r4, #20]
 8009c14:	b003      	add	sp, #12
 8009c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009c18:	ab01      	add	r3, sp, #4
 8009c1a:	466a      	mov	r2, sp
 8009c1c:	f7ff ffc8 	bl	8009bb0 <__swhatbuf_r>
 8009c20:	9f00      	ldr	r7, [sp, #0]
 8009c22:	4605      	mov	r5, r0
 8009c24:	4639      	mov	r1, r7
 8009c26:	4630      	mov	r0, r6
 8009c28:	f7ff f914 	bl	8008e54 <_malloc_r>
 8009c2c:	b948      	cbnz	r0, 8009c42 <__smakebuf_r+0x46>
 8009c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c32:	059a      	lsls	r2, r3, #22
 8009c34:	d4ee      	bmi.n	8009c14 <__smakebuf_r+0x18>
 8009c36:	f023 0303 	bic.w	r3, r3, #3
 8009c3a:	f043 0302 	orr.w	r3, r3, #2
 8009c3e:	81a3      	strh	r3, [r4, #12]
 8009c40:	e7e2      	b.n	8009c08 <__smakebuf_r+0xc>
 8009c42:	89a3      	ldrh	r3, [r4, #12]
 8009c44:	6020      	str	r0, [r4, #0]
 8009c46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c4a:	81a3      	strh	r3, [r4, #12]
 8009c4c:	9b01      	ldr	r3, [sp, #4]
 8009c4e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c52:	b15b      	cbz	r3, 8009c6c <__smakebuf_r+0x70>
 8009c54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c58:	4630      	mov	r0, r6
 8009c5a:	f000 f81d 	bl	8009c98 <_isatty_r>
 8009c5e:	b128      	cbz	r0, 8009c6c <__smakebuf_r+0x70>
 8009c60:	89a3      	ldrh	r3, [r4, #12]
 8009c62:	f023 0303 	bic.w	r3, r3, #3
 8009c66:	f043 0301 	orr.w	r3, r3, #1
 8009c6a:	81a3      	strh	r3, [r4, #12]
 8009c6c:	89a3      	ldrh	r3, [r4, #12]
 8009c6e:	431d      	orrs	r5, r3
 8009c70:	81a5      	strh	r5, [r4, #12]
 8009c72:	e7cf      	b.n	8009c14 <__smakebuf_r+0x18>

08009c74 <_fstat_r>:
 8009c74:	b538      	push	{r3, r4, r5, lr}
 8009c76:	4d07      	ldr	r5, [pc, #28]	@ (8009c94 <_fstat_r+0x20>)
 8009c78:	2300      	movs	r3, #0
 8009c7a:	4604      	mov	r4, r0
 8009c7c:	4608      	mov	r0, r1
 8009c7e:	4611      	mov	r1, r2
 8009c80:	602b      	str	r3, [r5, #0]
 8009c82:	f7f7 fe11 	bl	80018a8 <_fstat>
 8009c86:	1c43      	adds	r3, r0, #1
 8009c88:	d102      	bne.n	8009c90 <_fstat_r+0x1c>
 8009c8a:	682b      	ldr	r3, [r5, #0]
 8009c8c:	b103      	cbz	r3, 8009c90 <_fstat_r+0x1c>
 8009c8e:	6023      	str	r3, [r4, #0]
 8009c90:	bd38      	pop	{r3, r4, r5, pc}
 8009c92:	bf00      	nop
 8009c94:	20005a10 	.word	0x20005a10

08009c98 <_isatty_r>:
 8009c98:	b538      	push	{r3, r4, r5, lr}
 8009c9a:	4d06      	ldr	r5, [pc, #24]	@ (8009cb4 <_isatty_r+0x1c>)
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	4604      	mov	r4, r0
 8009ca0:	4608      	mov	r0, r1
 8009ca2:	602b      	str	r3, [r5, #0]
 8009ca4:	f7f7 fe10 	bl	80018c8 <_isatty>
 8009ca8:	1c43      	adds	r3, r0, #1
 8009caa:	d102      	bne.n	8009cb2 <_isatty_r+0x1a>
 8009cac:	682b      	ldr	r3, [r5, #0]
 8009cae:	b103      	cbz	r3, 8009cb2 <_isatty_r+0x1a>
 8009cb0:	6023      	str	r3, [r4, #0]
 8009cb2:	bd38      	pop	{r3, r4, r5, pc}
 8009cb4:	20005a10 	.word	0x20005a10

08009cb8 <_init>:
 8009cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cba:	bf00      	nop
 8009cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cbe:	bc08      	pop	{r3}
 8009cc0:	469e      	mov	lr, r3
 8009cc2:	4770      	bx	lr

08009cc4 <_fini>:
 8009cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009cc6:	bf00      	nop
 8009cc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009cca:	bc08      	pop	{r3}
 8009ccc:	469e      	mov	lr, r3
 8009cce:	4770      	bx	lr
