Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Nov 08 16:21:36 2016
| Host         : AwesomeSauce running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_example_control_sets_placed.rpt
| Design       : vga_example
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |              65 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------+------------------+------------------+----------------+
| Clock Signal |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------+------------------+------------------+----------------+
|  pclk        | mode                         |                  |                1 |              2 |
|  pclk        |                              | b[3]_i_1_n_0     |                1 |              4 |
|  pclk        | beam                         |                  |                2 |              4 |
|  clk_ss      |                              |                  |                1 |              8 |
|  pclk        |                              | b11_out          |                2 |              8 |
|  pclk        | my_linedraw/x[7]_i_1_n_0     |                  |                2 |              8 |
|  pclk        | my_linedraw/y[7]_i_1_n_0     |                  |                4 |              8 |
|  pclk        | endx                         |                  |                2 |              8 |
|  pclk        | endy                         |                  |                3 |              8 |
|  pclk        | stax                         |                  |                2 |              8 |
|  pclk        | stay                         |                  |                3 |              8 |
|  pclk        | my_timing/vcount[10]_i_1_n_0 |                  |                6 |             11 |
|  pclk        |                              |                  |               30 |             66 |
+--------------+------------------------------+------------------+------------------+----------------+


