{
  "processor": "DEC T-11",
  "manufacturer": "DEC",
  "year": 1981,
  "schema_version": "1.0",
  "source": "DC310 T-11 PDP-11 Single-Chip Microcomputer Technical Manual, DEC 1981",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "MOV src,dst", "opcode": "0x1000", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Move word, register mode 3-6 cycles"},
    {"mnemonic": "MOV (Rn),Rm", "opcode": "0x1010", "bytes": 2, "cycles": 7, "category": "memory", "addressing_mode": "indirect", "flags_affected": "N,Z,V", "notes": "Move from memory indirect, 5-10 cycles"},
    {"mnemonic": "CLR dst", "opcode": "0x0A00", "bytes": 2, "cycles": 5, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Clear word"},
    {"mnemonic": "ADD src,dst", "opcode": "0x6000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Add word"},
    {"mnemonic": "SUB src,dst", "opcode": "0xE000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Subtract word"},
    {"mnemonic": "CMP src,dst", "opcode": "0x2000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Compare word"},
    {"mnemonic": "BIT src,dst", "opcode": "0x3000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit test"},
    {"mnemonic": "BIC src,dst", "opcode": "0x4000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit clear"},
    {"mnemonic": "BIS src,dst", "opcode": "0x5000", "bytes": 2, "cycles": 5, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Bit set"},
    {"mnemonic": "INC dst", "opcode": "0x0AC0", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Increment"},
    {"mnemonic": "DEC dst", "opcode": "0x0B40", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V", "notes": "Decrement"},
    {"mnemonic": "ASL dst", "opcode": "0x0C80", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Arithmetic shift left"},
    {"mnemonic": "ASR dst", "opcode": "0x0C40", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Arithmetic shift right"},
    {"mnemonic": "NEG dst", "opcode": "0x0B80", "bytes": 2, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Negate"},
    {"mnemonic": "BR offset", "opcode": "0x0100", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BEQ offset", "opcode": "0x0300", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal"},
    {"mnemonic": "BNE offset", "opcode": "0x0200", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "JMP dst", "opcode": "0x0040", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump"},
    {"mnemonic": "JSR Rn,dst", "opcode": "0x0800", "bytes": 2, "cycles": 10, "category": "control", "addressing_mode": "indirect", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "RTS Rn", "opcode": "0x0080", "bytes": 2, "cycles": 8, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "SOB Rn,offset", "opcode": "0x7E00", "bytes": 2, "cycles": 7, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Subtract one and branch"},
    {"mnemonic": "RTI", "opcode": "0x0002", "bytes": 2, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from interrupt"},
    {"mnemonic": "PUSH", "opcode": "0x0046", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push to stack"},
    {"mnemonic": "POP", "opcode": "0x0016", "bytes": 2, "cycles": 8, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack"},
    {"mnemonic": "MUL src,Rn", "opcode": "0x7000", "bytes": 2, "cycles": 30, "category": "multiply", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Multiply (microcoded, slow on T-11)"},
    {"mnemonic": "DIV src,Rn", "opcode": "0x7200", "bytes": 2, "cycles": 40, "category": "divide", "addressing_mode": "register", "flags_affected": "N,Z,V,C", "notes": "Divide (microcoded, very slow)"},
    {"mnemonic": "NOP", "opcode": "0x00A0", "bytes": 2, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0x0000", "bytes": 2, "cycles": 5, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"}
  ]
}
