Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/AUT/Term4/CA/lb/ca-lab/Lab8/uut_divider_isim_beh.exe -prj D:/AUT/Term4/CA/lb/ca-lab/Lab8/uut_divider_beh.prj work.uut_divider 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/AUT/Term4/CA/lb/ca-lab/Lab8/divider.vhd" into library work
Parsing VHDL file "D:/AUT/Term4/CA/lb/ca-lab/Lab8/uut_divider.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity Divider [divider_default]
Compiling architecture test of entity uut_divider
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/AUT/Term4/CA/lb/ca-lab/Lab8/uut_divider_isim_beh.exe
Fuse Memory Usage: 36004 KB
Fuse CPU Usage: 484 ms
