

================================================================
== Vivado HLS Report for 'Loop_3_proc'
================================================================
* Date:           Mon Mar 16 19:34:32 2020

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        conv2d_b2b
* Solution:       hls_target
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.60|      7.33|        0.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2064613|  2064613|  2064613|  2064613|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |  2064611|  2064611|         4|          1|          1|  2064609|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     144|    135|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    120|
|Register         |        -|      -|     221|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     365|    319|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |indvar_flatten_next_fu_120_p2     |     +    |      0|  68|  26|          21|           1|
    |p_hw_output_x_scan_1_fu_140_p2    |     +    |      0|  38|  16|          11|           1|
    |p_hw_output_y_scan_2_fu_146_p2    |     +    |      0|  38|  16|          11|           1|
    |ap_block_pp0_stage0_flag00001001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|   0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|   0|   2|           1|           1|
    |hw_output_V_last_V                |    and   |      0|   0|   2|           1|           1|
    |exitcond7_fu_126_p2               |   icmp   |      0|   0|   6|          11|           9|
    |exitcond_flatten_fu_114_p2        |   icmp   |      0|   0|  13|          21|          16|
    |tmp_1_fu_152_p2                   |   icmp   |      0|   0|   6|          11|          11|
    |tmp_2_fu_165_p2                   |   icmp   |      0|   0|   6|          11|           9|
    |tmp_7_mid1_fu_170_p2              |   icmp   |      0|   0|   6|          11|          11|
    |ap_block_state1                   |    or    |      0|   0|   2|           1|           1|
    |p_hw_output_x_scan_s_fu_132_p3    |  select  |      0|   0|  11|           1|           1|
    |p_hw_output_y_scan_s_fu_158_p3    |  select  |      0|   0|  11|           1|          11|
    |tmp_7_mid2_fu_175_p3              |  select  |      0|   0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|   2|           1|           2|
    +----------------------------------+----------+-------+----+----+------------+------------+
    |Total                             |          |      0| 144| 135|         119|          82|
    +----------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  21|          4|    1|          4|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                    |   9|          2|    1|          2|
    |ap_sig_ioackin_hw_output_V_value_V_ap_ack  |   9|          2|    1|          2|
    |hw_output_V_last_V_blk_n                   |   9|          2|    1|          2|
    |hw_output_V_value_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_80                      |   9|          2|   21|         42|
    |p_hw_output_x_scan_2_reg_103               |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_phi_fu_95_p4          |   9|          2|   11|         22|
    |p_hw_output_y_scan_1_reg_91                |   9|          2|   11|         22|
    |p_p2_mul1_stencil_stream_V_value_V_blk_n   |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 120|         26|   62|        126|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_last_V_ap_ack   |   1|   0|    1|          0|
    |ap_reg_ioackin_hw_output_V_value_V_ap_ack  |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_1_reg_231             |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_tmp_2_reg_241             |   1|   0|    1|          0|
    |exitcond7_reg_210                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_201                   |   1|   0|    1|          0|
    |indvar_flatten_reg_80                      |  21|   0|   21|          0|
    |p_hw_output_x_scan_2_reg_103               |  11|   0|   11|          0|
    |p_hw_output_x_scan_s_reg_216               |  11|   0|   11|          0|
    |p_hw_output_y_scan_1_reg_91                |  11|   0|   11|          0|
    |p_hw_output_y_scan_2_reg_226               |  11|   0|   11|          0|
    |p_hw_output_y_scan_s_reg_236               |  11|   0|   11|          0|
    |tmp_1_reg_231                              |   1|   0|    1|          0|
    |tmp_2_reg_241                              |   1|   0|    1|          0|
    |tmp_7_mid1_reg_246                         |   1|   0|    1|          0|
    |exitcond7_reg_210                          |  64|  32|    1|          0|
    |exitcond_flatten_reg_201                   |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 221|  64|   95|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+--------------------------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                                      |  in |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_rst                                      |  in |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_start                                    |  in |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_done                                     | out |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_continue                                 |  in |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_idle                                     | out |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|ap_ready                                    | out |    1| ap_ctrl_hs |             Loop_3_proc            | return value |
|p_p2_mul1_stencil_stream_V_value_V_dout     |  in |   32|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
|p_p2_mul1_stencil_stream_V_value_V_empty_n  |  in |    1|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
|p_p2_mul1_stencil_stream_V_value_V_read     | out |    1|   ap_fifo  | p_p2_mul1_stencil_stream_V_value_V |    pointer   |
|hw_output_V_value_V                         | out |   32|    ap_hs   |         hw_output_V_value_V        |    pointer   |
|hw_output_V_value_V_ap_vld                  | out |    1|    ap_hs   |         hw_output_V_value_V        |    pointer   |
|hw_output_V_value_V_ap_ack                  |  in |    1|    ap_hs   |         hw_output_V_value_V        |    pointer   |
|hw_output_V_last_V                          | out |    1|    ap_hs   |         hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_vld                   | out |    1|    ap_hs   |         hw_output_V_last_V         |    pointer   |
|hw_output_V_last_V_ap_ack                   |  in |    1|    ap_hs   |         hw_output_V_last_V         |    pointer   |
+--------------------------------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_7 (4)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecMemCore(i32* %p_p2_mul1_stencil_stream_V_value_V, [1 x i8]* @p_str, [9 x i8]* @p_str2, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_8 (5)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %p_p2_mul1_stencil_stream_V_value_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: StgValue_9 (6)  [1/1] 1.59ns
newFuncRoot:2  br label %.preheader


 <State 2>: 7.33ns
ST_2: indvar_flatten (8)  [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i21 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader37 ]

ST_2: p_hw_output_y_scan_1 (9)  [1/1] 0.00ns  loc: hls_target.cpp:213
.preheader:1  %p_hw_output_y_scan_1 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_y_scan_s, %.preheader37 ]

ST_2: p_hw_output_x_scan_2 (10)  [1/1] 0.00ns
.preheader:2  %p_hw_output_x_scan_2 = phi i11 [ 0, %newFuncRoot ], [ %p_hw_output_x_scan_1, %.preheader37 ]

ST_2: exitcond_flatten (11)  [1/1] 3.15ns
.preheader:3  %exitcond_flatten = icmp eq i21 %indvar_flatten, -32543

ST_2: indvar_flatten_next (12)  [1/1] 2.59ns
.preheader:4  %indvar_flatten_next = add i21 %indvar_flatten, 1

ST_2: StgValue_15 (13)  [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %.exitStub, label %.preheader37

ST_2: exitcond7 (16)  [1/1] 2.94ns  loc: hls_target.cpp:213
.preheader37:1  %exitcond7 = icmp eq i11 %p_hw_output_x_scan_2, -131

ST_2: p_hw_output_x_scan_s (17)  [1/1] 2.07ns  loc: hls_target.cpp:213
.preheader37:2  %p_hw_output_x_scan_s = select i1 %exitcond7, i11 0, i11 %p_hw_output_x_scan_2

ST_2: p_hw_output_x_scan_1 (32)  [1/1] 2.33ns  loc: hls_target.cpp:213
.preheader37:17  %p_hw_output_x_scan_1 = add i11 %p_hw_output_x_scan_s, 1


 <State 3>: 4.40ns
ST_3: p_hw_output_y_scan_2 (18)  [1/1] 2.33ns  loc: hls_target.cpp:211
.preheader37:3  %p_hw_output_y_scan_2 = add i11 %p_hw_output_y_scan_1, 1

ST_3: tmp_1 (20)  [1/1] 2.94ns  loc: hls_target.cpp:229
.preheader37:5  %tmp_1 = icmp eq i11 %p_hw_output_y_scan_1, -972

ST_3: p_hw_output_y_scan_s (22)  [1/1] 2.07ns  loc: hls_target.cpp:213
.preheader37:7  %p_hw_output_y_scan_s = select i1 %exitcond7, i11 %p_hw_output_y_scan_2, i11 %p_hw_output_y_scan_1

ST_3: tmp_2 (28)  [1/1] 2.94ns  loc: hls_target.cpp:229
.preheader37:13  %tmp_2 = icmp eq i11 %p_hw_output_x_scan_s, -132


 <State 4>: 2.94ns
ST_4: tmp_7_mid1 (19)  [1/1] 2.94ns  loc: hls_target.cpp:229
.preheader37:4  %tmp_7_mid1 = icmp eq i11 %p_hw_output_y_scan_2, -972


 <State 5>: 2.45ns
ST_5: empty (15)  [1/1] 0.00ns
.preheader37:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2064609, i64 2064609, i64 2064609)

ST_5: tmp_7_mid2 (21)  [1/1] 0.00ns  loc: hls_target.cpp:229 (grouped into LUT with out node tmp_last_V)
.preheader37:6  %tmp_7_mid2 = select i1 %exitcond7, i1 %tmp_7_mid1, i1 %tmp_1

ST_5: tmp_s (23)  [1/1] 0.00ns  loc: hls_target.cpp:214
.preheader37:8  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_5: StgValue_27 (24)  [1/1] 0.00ns  loc: hls_target.cpp:215
.preheader37:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_5: tmp_value_V_5 (25)  [1/1] 2.45ns  loc: hls_target.cpp:219
.preheader37:10  %tmp_value_V_5 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %p_p2_mul1_stencil_stream_V_value_V)

ST_5: tmp_3 (26)  [1/1] 0.00ns  loc: hls_target.cpp:225
.preheader37:11  %tmp_3 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %tmp_value_V_5, i32 3, i32 31)

ST_5: p_405 (27)  [1/1] 0.00ns  loc: hls_target.cpp:225
.preheader37:12  %p_405 = sext i29 %tmp_3 to i32

ST_5: tmp_last_V (29)  [1/1] 2.07ns  loc: hls_target.cpp:229 (out node of the LUT)
.preheader37:14  %tmp_last_V = and i1 %tmp_2, %tmp_7_mid2

ST_5: StgValue_32 (30)  [1/1] 0.00ns  loc: hls_target.cpp:234
.preheader37:15  call void @_ssdm_op_Write.ap_auto.volatile.i32P.i1P(i32* %hw_output_V_value_V, i1* %hw_output_V_last_V, i32 %p_405, i1 %tmp_last_V)

ST_5: empty_111 (31)  [1/1] 0.00ns  loc: hls_target.cpp:236
.preheader37:16  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_s)

ST_5: StgValue_34 (33)  [1/1] 0.00ns  loc: hls_target.cpp:213
.preheader37:18  br label %.preheader


 <State 6>: 0.00ns
ST_6: StgValue_35 (35)  [1/1] 0.00ns
.exitStub:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_p2_mul1_stencil_stream_V_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hw_output_V_value_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ hw_output_V_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7           (specmemcore      ) [ 0000000]
StgValue_8           (specinterface    ) [ 0000000]
StgValue_9           (br               ) [ 0111110]
indvar_flatten       (phi              ) [ 0010000]
p_hw_output_y_scan_1 (phi              ) [ 0011000]
p_hw_output_x_scan_2 (phi              ) [ 0010000]
exitcond_flatten     (icmp             ) [ 0011110]
indvar_flatten_next  (add              ) [ 0111110]
StgValue_15          (br               ) [ 0000000]
exitcond7            (icmp             ) [ 0011110]
p_hw_output_x_scan_s (select           ) [ 0011000]
p_hw_output_x_scan_1 (add              ) [ 0111110]
p_hw_output_y_scan_2 (add              ) [ 0010100]
tmp_1                (icmp             ) [ 0010110]
p_hw_output_y_scan_s (select           ) [ 0110110]
tmp_2                (icmp             ) [ 0010110]
tmp_7_mid1           (icmp             ) [ 0010010]
empty                (speclooptripcount) [ 0000000]
tmp_7_mid2           (select           ) [ 0000000]
tmp_s                (specregionbegin  ) [ 0000000]
StgValue_27          (specpipeline     ) [ 0000000]
tmp_value_V_5        (read             ) [ 0000000]
tmp_3                (partselect       ) [ 0000000]
p_405                (sext             ) [ 0000000]
tmp_last_V           (and              ) [ 0000000]
StgValue_32          (write            ) [ 0000000]
empty_111            (specregionend    ) [ 0000000]
StgValue_34          (br               ) [ 0111110]
StgValue_35          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_p2_mul1_stencil_stream_V_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_p2_mul1_stencil_stream_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="hw_output_V_value_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_value_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hw_output_V_last_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_value_V_5_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_value_V_5/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_32_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="0" index="3" bw="29" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_32/5 "/>
</bind>
</comp>

<comp id="80" class="1005" name="indvar_flatten_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="21" slack="1"/>
<pin id="82" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="21" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="p_hw_output_y_scan_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="1"/>
<pin id="93" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_1 (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="p_hw_output_y_scan_1_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="11" slack="1"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_y_scan_1/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="p_hw_output_x_scan_2_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="1"/>
<pin id="105" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_2 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_hw_output_x_scan_2_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_hw_output_x_scan_2/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="21" slack="0"/>
<pin id="116" dir="0" index="1" bw="21" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="indvar_flatten_next_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="21" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond7_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_hw_output_x_scan_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="0"/>
<pin id="136" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_x_scan_s/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_hw_output_x_scan_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_x_scan_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_hw_output_y_scan_2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="1"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_hw_output_y_scan_2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="1"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_hw_output_y_scan_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="11" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="1"/>
<pin id="162" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_hw_output_y_scan_s/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_2_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="1"/>
<pin id="167" dir="0" index="1" bw="11" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_7_mid1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_mid1/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_7_mid2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="3"/>
<pin id="177" dir="0" index="1" bw="1" slack="1"/>
<pin id="178" dir="0" index="2" bw="1" slack="2"/>
<pin id="179" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_7_mid2/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="29" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="0" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_405_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="29" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_405/5 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_last_V_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_last_V/5 "/>
</bind>
</comp>

<comp id="201" class="1005" name="exitcond_flatten_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="1"/>
<pin id="203" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="205" class="1005" name="indvar_flatten_next_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="21" slack="0"/>
<pin id="207" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="210" class="1005" name="exitcond7_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="p_hw_output_x_scan_s_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="11" slack="1"/>
<pin id="218" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_s "/>
</bind>
</comp>

<comp id="221" class="1005" name="p_hw_output_x_scan_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_hw_output_x_scan_1 "/>
</bind>
</comp>

<comp id="226" class="1005" name="p_hw_output_y_scan_2_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="1"/>
<pin id="228" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="2"/>
<pin id="233" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="236" class="1005" name="p_hw_output_y_scan_s_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="1"/>
<pin id="238" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_hw_output_y_scan_s "/>
</bind>
</comp>

<comp id="241" class="1005" name="tmp_2_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="tmp_7_mid1_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_mid1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="52" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="77"><net_src comp="60" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="26" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="84" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="84" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="107" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="107" pin="4"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="91" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="91" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="36" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="146" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="91" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="64" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="58" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="199"><net_src comp="175" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="200"><net_src comp="195" pin="2"/><net_sink comp="70" pin=4"/></net>

<net id="204"><net_src comp="114" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="120" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="213"><net_src comp="126" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="219"><net_src comp="132" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="224"><net_src comp="140" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="229"><net_src comp="146" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="234"><net_src comp="152" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="239"><net_src comp="158" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="244"><net_src comp="165" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="249"><net_src comp="170" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="175" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hw_output_V_value_V | {5 }
	Port: hw_output_V_last_V | {5 }
 - Input state : 
	Port: Loop_3_proc : p_p2_mul1_stencil_stream_V_value_V | {5 }
	Port: Loop_3_proc : hw_output_V_value_V | {}
	Port: Loop_3_proc : hw_output_V_last_V | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
		exitcond7 : 1
		p_hw_output_x_scan_s : 2
		p_hw_output_x_scan_1 : 3
	State 3
		p_hw_output_y_scan_s : 1
	State 4
	State 5
		p_405 : 1
		tmp_last_V : 1
		StgValue_32 : 2
		empty_111 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |  indvar_flatten_next_fu_120 |    68   |    26   |
|    add   | p_hw_output_x_scan_1_fu_140 |    38   |    16   |
|          | p_hw_output_y_scan_2_fu_146 |    38   |    16   |
|----------|-----------------------------|---------|---------|
|          |   exitcond_flatten_fu_114   |    0    |    13   |
|          |       exitcond7_fu_126      |    0    |    6    |
|   icmp   |         tmp_1_fu_152        |    0    |    6    |
|          |         tmp_2_fu_165        |    0    |    6    |
|          |      tmp_7_mid1_fu_170      |    0    |    6    |
|----------|-----------------------------|---------|---------|
|          | p_hw_output_x_scan_s_fu_132 |    0    |    11   |
|  select  | p_hw_output_y_scan_s_fu_158 |    0    |    11   |
|          |      tmp_7_mid2_fu_175      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    and   |      tmp_last_V_fu_195      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   |   tmp_value_V_5_read_fu_64  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   StgValue_32_write_fu_70   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|         tmp_3_fu_180        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |         p_405_fu_190        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |   144   |   121   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      exitcond7_reg_210     |    1   |
|  exitcond_flatten_reg_201  |    1   |
| indvar_flatten_next_reg_205|   21   |
|    indvar_flatten_reg_80   |   21   |
|p_hw_output_x_scan_1_reg_221|   11   |
|p_hw_output_x_scan_2_reg_103|   11   |
|p_hw_output_x_scan_s_reg_216|   11   |
| p_hw_output_y_scan_1_reg_91|   11   |
|p_hw_output_y_scan_2_reg_226|   11   |
|p_hw_output_y_scan_s_reg_236|   11   |
|        tmp_1_reg_231       |    1   |
|        tmp_2_reg_241       |    1   |
|     tmp_7_mid1_reg_246     |    1   |
+----------------------------+--------+
|            Total           |   113  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
| p_hw_output_y_scan_1_reg_91 |  p0  |   2  |  11  |   22   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   22   ||  1.588  ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   144  |   121  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   257  |   130  |
+-----------+--------+--------+--------+
