#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Jul 04 16:02:43 2017
# Process ID: 13396
# Current directory: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13844 D:\Users\Alex\Documents\GitHub\Frequency-comb-DPLL_v2\Frequency-comb-DPLL-DPLL-python3\Firmware Vivado Project\redpitaya.xpr
# Log file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/vivado.log
# Journal file: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project'
INFO: [Project 1-313] Project file moved from 'D:/Repo/Frequency-comb-DPLL - Python 3/Firmware Vivado Project' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 899.449 ; gain = 239.137
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/arctan_comparison_tb.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ram_tb.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/addr_packed_testbench.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/FSM_addr_packed_testbench.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/fast_arctan_testbench.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/FIFO_tb.vhd}}
update_compile_order -fileset sim_1
add_files -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/FSM_addr_packed.vhd} {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/addr_packed.vhd}}
update_compile_order -fileset sources_1
reset_run synth_1
reset_run angle_CORDIC_synth_1
reset_run input_multiplier_synth_1
reset_run pll_32x32_mult_ii_synth_1
reset_run pll_wide_mult_synth_1
reset_run system_identification_outputgain_mult_synth_1
reset_run fir_compiler_minimumphase_N_times_clk_synth_1
reset_run fifo_generator_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fir_compiler_minimumphase_N_times_clk'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
[Tue Jul 04 16:04:42 2017] Launched angle_CORDIC_synth_1, input_multiplier_synth_1, pll_32x32_mult_ii_synth_1, pll_wide_mult_synth_1, system_identification_outputgain_mult_synth_1, fir_compiler_minimumphase_N_times_clk_synth_1, fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
angle_CORDIC_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/angle_CORDIC_synth_1/runme.log
input_multiplier_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/input_multiplier_synth_1/runme.log
pll_32x32_mult_ii_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/pll_32x32_mult_ii_synth_1/runme.log
pll_wide_mult_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/pll_wide_mult_synth_1/runme.log
system_identification_outputgain_mult_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/system_identification_outputgain_mult_synth_1/runme.log
fir_compiler_minimumphase_N_times_clk_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/fir_compiler_minimumphase_N_times_clk_synth_1/runme.log
fifo_generator_0_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/fifo_generator_0_synth_1/runme.log
synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:04:43 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1008.477 ; gain = 100.609
reset_run system_identification_outputgain_mult_synth_1
reset_run fir_compiler_minimumphase_N_times_clk_synth_1
reset_run fifo_generator_0_synth_1
reset_run synth_1
reset_run angle_CORDIC_synth_1
reset_run input_multiplier_synth_1
reset_run pll_32x32_mult_ii_synth_1
reset_run pll_wide_mult_synth_1
add_files -norecurse {{D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/mux_internal_vco.vhd}}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:05:10 2017] Launched angle_CORDIC_synth_1, input_multiplier_synth_1, pll_32x32_mult_ii_synth_1, pll_wide_mult_synth_1, system_identification_outputgain_mult_synth_1, fir_compiler_minimumphase_N_times_clk_synth_1, fifo_generator_0_synth_1, synth_1...
Run output will be captured here:
angle_CORDIC_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/angle_CORDIC_synth_1/runme.log
input_multiplier_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/input_multiplier_synth_1/runme.log
pll_32x32_mult_ii_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/pll_32x32_mult_ii_synth_1/runme.log
pll_wide_mult_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/pll_wide_mult_synth_1/runme.log
system_identification_outputgain_mult_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/system_identification_outputgain_mult_synth_1/runme.log
fir_compiler_minimumphase_N_times_clk_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/fir_compiler_minimumphase_N_times_clk_synth_1/runme.log
fifo_generator_0_synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/fifo_generator_0_synth_1/runme.log
synth_1: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:05:10 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:09:21 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:09:21 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:10:07 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:10:07 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:11:50 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:11:50 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:13:11 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:13:11 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "PARAM_VALUE.ECC_PIPELINE_REG": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
can't read "Fifo_Implementation_Warng_1": no such variable
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.0 -module_name FIFO_addr_packed
set_property -dict [list CONFIG.Input_Data_Width {64} CONFIG.Input_Depth {512} CONFIG.Write_Acknowledge_Flag {true} CONFIG.Output_Data_Width {64} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_ips FIFO_addr_packed]
generate_target {instantiation_template} [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_addr_packed'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_addr_packed'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_addr_packed'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_addr_packed'...
export_ip_user_files -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}]
launch_run -jobs 4 FIFO_addr_packed_synth_1
[Tue Jul 04 16:21:13 2017] Launched FIFO_addr_packed_synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/FIFO_addr_packed_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.srcs/sources_1/ip/FIFO_addr_packed/FIFO_addr_packed.xci}}] -directory {D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.ip_user_files/sim_scripts} -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:24:41 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:24:41 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:35:04 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:35:04 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:46:44 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 16:59:20 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 16:59:20 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:00:36 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:00:36 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:04:59 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:04:59 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:16:46 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:16:46 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:37:26 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:37:26 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:43:02 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:43:02 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Jul 04 17:43:54 2017] Launched synth_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/synth_1/runme.log
[Tue Jul 04 17:43:54 2017] Launched impl_1...
Run output will be captured here: D:/Users/Alex/Documents/GitHub/Frequency-comb-DPLL_v2/Frequency-comb-DPLL-DPLL-python3/Firmware Vivado Project/redpitaya.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 04 18:33:52 2017...
