Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 15:23:43 2024
| Host         : NP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file page_debug_top_timing_summary_routed.rpt -pb page_debug_top_timing_summary_routed.pb -rpx page_debug_top_timing_summary_routed.rpx -warn_on_violation
| Design       : page_debug_top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                           Violations  
---------  ----------------  ----------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                           500         
TIMING-18  Warning           Missing input or output delay                         3           
XDCC-4     Warning           User Clock constraint overwritten with the same name  1           
XDCC-8     Warning           User Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (740)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2106)
5. checking no_input_delay (7)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (740)
--------------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[10]/Q (HIGH)

 There are 230 register/latch pins with no clock driven by root clock pin: clkdiv_inst/div_res_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mat_key_inst/btn_reg[9]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[0]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: page_status_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2106)
---------------------------------------------------
 There are 2106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.625        0.000                      0                   57        0.144        0.000                      0                   57        4.600        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.625        0.000                      0                   57        0.144        0.000                      0                   57        4.600        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.625ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.625ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.370ns  (logic 0.845ns (19.338%)  route 3.525ns (80.662%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.764 r  clkdiv_inst/div_res_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.764    clkdiv_inst/div_res_reg[8]_i_1_n_6
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[9]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[9]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.764    
  -------------------------------------------------------------------
                         slack                                  5.625    

Slack (MET) :             5.677ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 0.792ns (18.348%)  route 3.525ns (81.652%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     8.711 r  clkdiv_inst/div_res_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.711    clkdiv_inst/div_res_reg[4]_i_1_n_6
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[5]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.711    
  -------------------------------------------------------------------
                         slack                                  5.677    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.790ns (18.310%)  route 3.525ns (81.690%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.709 r  clkdiv_inst/div_res_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.709    clkdiv_inst/div_res_reg[8]_i_1_n_5
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[10]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.790ns (18.310%)  route 3.525ns (81.690%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns = ( 14.027 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     8.598 r  clkdiv_inst/div_res_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.598    clkdiv_inst/div_res_reg[4]_i_1_n_0
    SLICE_X56Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.709 r  clkdiv_inst/div_res_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.709    clkdiv_inst/div_res_reg[8]_i_1_n_7
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252    14.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C
                         clock pessimism              0.348    14.375    
                         clock uncertainty           -0.035    14.340    
    SLICE_X56Y80         FDCE (Setup_fdce_C_D)        0.049    14.389    clkdiv_inst/div_res_reg[8]
  -------------------------------------------------------------------
                         required time                         14.389    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.694ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 0.775ns (18.025%)  route 3.525ns (81.975%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     8.694 r  clkdiv_inst/div_res_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.694    clkdiv_inst/div_res_reg[4]_i_1_n_4
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[7]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.694    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.737ns (17.294%)  route 3.525ns (82.706%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     8.656 r  clkdiv_inst/div_res_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.656    clkdiv_inst/div_res_reg[4]_i_1_n_7
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[4]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.737ns (17.294%)  route 3.525ns (82.706%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.026ns = ( 14.026 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.545 r  clkdiv_inst/div_res_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.545    clkdiv_inst/div_res_reg[0]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     8.656 r  clkdiv_inst/div_res_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.656    clkdiv_inst/div_res_reg[4]_i_1_n_5
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.251    14.026    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C
                         clock pessimism              0.348    14.374    
                         clock uncertainty           -0.035    14.339    
    SLICE_X56Y79         FDCE (Setup_fdce_C_D)        0.049    14.388    clkdiv_inst/div_res_reg[6]
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.671ns (15.993%)  route 3.525ns (84.007%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.355     8.590 r  clkdiv_inst/div_res_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.590    clkdiv_inst/div_res_reg[0]_i_1_n_4
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[3]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.641ns (15.388%)  route 3.525ns (84.612%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.325     8.560 r  clkdiv_inst/div_res_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.560    clkdiv_inst/div_res_reg[0]_i_1_n_5
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[2]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             6.021ns  (required time - arrival time)
  Source:                 clkdiv_inst/div_res_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/div_res_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 0.468ns (11.722%)  route 3.525ns (88.278%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.024ns = ( 14.024 - 10.000 ) 
    Source Clock Delay      (SCD):    4.394ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.379     4.394    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y78         FDCE (Prop_fdce_C_Q)         0.223     4.617 r  clkdiv_inst/div_res_reg[1]/Q
                         net (fo=1, routed)           2.043     6.660    counter[1]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     6.753 r  counter_BUFG[1]_inst/O
                         net (fo=336, routed)         1.481     8.235    clkdiv_inst/counter_BUFG[1]
    SLICE_X56Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.152     8.387 r  clkdiv_inst/div_res_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.387    clkdiv_inst/div_res_reg[0]_i_1_n_6
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.249    14.024    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C
                         clock pessimism              0.370    14.394    
                         clock uncertainty           -0.035    14.359    
    SLICE_X56Y78         FDCE (Setup_fdce_C_D)        0.049    14.408    clkdiv_inst/div_res_reg[1]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.387    
  -------------------------------------------------------------------
                         slack                                  6.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 PS2_inst/ps2_clk_falg2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/negedge_ps2_clk_shift_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.026%)  route 0.060ns (25.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.839    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  PS2_inst/ps2_clk_falg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.107     1.946 r  PS2_inst/ps2_clk_falg2_reg/Q
                         net (fo=2, routed)           0.060     2.006    PS2_inst/ps2_clk_falg2
    SLICE_X50Y61         LUT2 (Prop_lut2_I0_O)        0.064     2.070 r  PS2_inst/negedge_ps2_clk_shift_i_1/O
                         net (fo=1, routed)           0.000     2.070    PS2_inst/negedge_ps2_clk
    SLICE_X50Y61         FDRE                                         r  PS2_inst/negedge_ps2_clk_shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.812     2.297    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  PS2_inst/negedge_ps2_clk_shift_reg/C
                         clock pessimism             -0.458     1.839    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.087     1.926    PS2_inst/negedge_ps2_clk_shift_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 PS2_inst/data_expand_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.865%)  route 0.105ns (51.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  PS2_inst/data_expand_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  PS2_inst/data_expand_reg/Q
                         net (fo=2, routed)           0.105     2.041    PS2_inst/data_expand_reg_n_0
    SLICE_X51Y63         FDRE                                         r  PS2_inst/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  PS2_inst/data_reg[9]/C
                         clock pessimism             -0.444     1.850    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.038     1.888    PS2_inst/data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.472%)  route 0.106ns (51.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.839    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  PS2_inst/temp_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  PS2_inst/temp_data_reg[4]/Q
                         net (fo=3, routed)           0.106     2.045    PS2_inst/temp_data[4]
    SLICE_X51Y63         FDRE                                         r  PS2_inst/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  PS2_inst/data_reg[4]/C
                         clock pessimism             -0.444     1.850    
    SLICE_X51Y63         FDRE (Hold_fdre_C_D)         0.040     1.890    PS2_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.045    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.118ns (52.333%)  route 0.107ns (47.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.838ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.838    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  PS2_inst/temp_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y62         FDRE (Prop_fdre_C_Q)         0.118     1.956 r  PS2_inst/temp_data_reg[0]/Q
                         net (fo=2, routed)           0.107     2.063    PS2_inst/temp_data[0]
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[0]/C
                         clock pessimism             -0.444     1.850    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.040     1.890    PS2_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.239%)  route 0.149ns (59.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.839    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  PS2_inst/temp_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  PS2_inst/temp_data_reg[2]/Q
                         net (fo=2, routed)           0.149     2.087    PS2_inst/temp_data[2]
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[2]/C
                         clock pessimism             -0.427     1.867    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.041     1.908    PS2_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 PS2_inst/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.100ns (39.818%)  route 0.151ns (60.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.839    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  PS2_inst/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDRE (Prop_fdre_C_Q)         0.100     1.939 r  PS2_inst/temp_data_reg[1]/Q
                         net (fo=2, routed)           0.151     2.090    PS2_inst/temp_data[1]
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[1]/C
                         clock pessimism             -0.427     1.867    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.038     1.905    PS2_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.359%)  route 0.161ns (55.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  PS2_inst/data_reg[1]/Q
                         net (fo=5, routed)           0.161     2.097    PS2_inst/data_reg_n_0_[1]
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.028     2.125 r  PS2_inst/down_i_1/O
                         net (fo=1, routed)           0.000     2.125    PS2_inst/down_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  PS2_inst/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.808     2.293    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/down_reg/C
                         clock pessimism             -0.444     1.849    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.087     1.936    PS2_inst/down_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 PS2_inst/data_break_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.460%)  route 0.153ns (60.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.294ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  PS2_inst/data_break_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.100     1.937 r  PS2_inst/data_break_reg/Q
                         net (fo=2, routed)           0.153     2.090    PS2_inst/data_break_reg_n_0
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.809     2.294    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[8]/C
                         clock pessimism             -0.444     1.850    
    SLICE_X51Y64         FDRE (Hold_fdre_C_D)         0.043     1.893    PS2_inst/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 PS2_inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.128ns (42.691%)  route 0.172ns (57.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y64         FDRE                                         r  PS2_inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.100     1.937 f  PS2_inst/data_reg[8]/Q
                         net (fo=5, routed)           0.172     2.109    PS2_inst/data_reg_n_0_[8]
    SLICE_X50Y65         LUT6 (Prop_lut6_I0_O)        0.028     2.137 r  PS2_inst/left_i_1/O
                         net (fo=1, routed)           0.000     2.137    PS2_inst/left_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.808     2.293    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/C
                         clock pessimism             -0.444     1.849    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.087     1.936    PS2_inst/left_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 PS2_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.458ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.839    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  PS2_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.100     1.939 f  PS2_inst/num_reg[0]/Q
                         net (fo=15, routed)          0.136     2.075    PS2_inst/num[0]
    SLICE_X51Y60         LUT1 (Prop_lut1_I0_O)        0.028     2.103 r  PS2_inst/num[0]_i_1/O
                         net (fo=1, routed)           0.000     2.103    PS2_inst/p_1_in[0]
    SLICE_X51Y60         FDRE                                         r  PS2_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.812     2.297    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  PS2_inst/num_reg[0]/C
                         clock pessimism             -0.458     1.839    
    SLICE_X51Y60         FDRE (Hold_fdre_C_D)         0.060     1.899    PS2_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y2  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X52Y62   PS2_inst/num_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X50Y61   PS2_inst/ps2_clk_falg2_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X52Y63   PS2_inst/data_break_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X52Y63   PS2_inst/data_expand_reg/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X51Y64   PS2_inst/data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X51Y64   PS2_inst/data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X51Y64   PS2_inst/data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X50Y64   PS2_inst/data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X51Y63   PS2_inst/data_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y62   PS2_inst/num_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X52Y62   PS2_inst/num_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y61   PS2_inst/ps2_clk_falg2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X50Y61   PS2_inst/ps2_clk_falg2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_break_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_break_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_expand_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_expand_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_break_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_break_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_expand_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X52Y63   PS2_inst/data_expand_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X51Y64   PS2_inst/data_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2124 Endpoints
Min Delay          2124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.938ns  (logic 4.059ns (31.373%)  route 8.879ns (68.627%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.335    10.874 f  vga_inst/i__carry_i_1__0/O[3]
                         net (fo=2, routed)           0.464    11.338    vga_inst/addra0_0[3]
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.120    11.458 r  vga_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.458    page_debug_inst2/addra_reg[7]_1[0]
    SLICE_X22Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.714 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.879 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.501    12.380    vga_inst/PCOUT[9]
    SLICE_X24Y64         LUT5 (Prop_lut5_I4_O)        0.125    12.505 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.505    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.772    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.938 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[1]
                         net (fo=1, routed)           0.000    12.938    page_debug_inst2/addra0__0[13]
    SLICE_X24Y65         FDRE                                         r  page_debug_inst2/addra_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.883ns  (logic 4.004ns (31.080%)  route 8.879ns (68.920%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.335    10.874 f  vga_inst/i__carry_i_1__0/O[3]
                         net (fo=2, routed)           0.464    11.338    vga_inst/addra0_0[3]
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.120    11.458 r  vga_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.458    page_debug_inst2/addra_reg[7]_1[0]
    SLICE_X22Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.714 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.879 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.501    12.380    vga_inst/PCOUT[9]
    SLICE_X24Y64         LUT5 (Prop_lut5_I4_O)        0.125    12.505 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.505    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.772    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.883 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.883    page_debug_inst2/addra0__0[12]
    SLICE_X24Y65         FDRE                                         r  page_debug_inst2/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.883ns  (logic 4.004ns (31.080%)  route 8.879ns (68.920%))
  Logic Levels:           20  (CARRY4=9 DSP48E1=1 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.335    10.874 f  vga_inst/i__carry_i_1__0/O[3]
                         net (fo=2, routed)           0.464    11.338    vga_inst/addra0_0[3]
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.120    11.458 r  vga_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.458    page_debug_inst2/addra_reg[7]_1[0]
    SLICE_X22Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.714 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.879 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.501    12.380    vga_inst/PCOUT[9]
    SLICE_X24Y64         LUT5 (Prop_lut5_I4_O)        0.125    12.505 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.505    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.772 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.772    page_debug_inst2/addra0_inferred__1/i___8_carry__1_n_0
    SLICE_X24Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111    12.883 r  page_debug_inst2/addra0_inferred__1/i___8_carry__2/O[2]
                         net (fo=1, routed)           0.000    12.883    page_debug_inst2/addra0__0[14]
    SLICE_X24Y65         FDRE                                         r  page_debug_inst2/addra_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.817ns  (logic 3.938ns (30.725%)  route 8.879ns (69.275%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.335    10.874 f  vga_inst/i__carry_i_1__0/O[3]
                         net (fo=2, routed)           0.464    11.338    vga_inst/addra0_0[3]
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.120    11.458 r  vga_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.458    page_debug_inst2/addra_reg[7]_1[0]
    SLICE_X22Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.714 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.879 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.501    12.380    vga_inst/PCOUT[9]
    SLICE_X24Y64         LUT5 (Prop_lut5_I4_O)        0.125    12.505 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.505    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    12.817 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.817    page_debug_inst2/addra0__0[11]
    SLICE_X24Y64         FDRE                                         r  page_debug_inst2/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.787ns  (logic 3.908ns (30.562%)  route 8.879ns (69.438%))
  Logic Levels:           19  (CARRY4=8 DSP48E1=1 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.335    10.874 f  vga_inst/i__carry_i_1__0/O[3]
                         net (fo=2, routed)           0.464    11.338    vga_inst/addra0_0[3]
    SLICE_X22Y63         LUT1 (Prop_lut1_I0_O)        0.120    11.458 r  vga_inst/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.458    page_debug_inst2/addra_reg[7]_1[0]
    SLICE_X22Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    11.714 r  page_debug_inst2/addra0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.714    page_debug_inst2/addra0_inferred__0/i__carry__0_n_0
    SLICE_X22Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.879 r  page_debug_inst2/addra0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.501    12.380    vga_inst/PCOUT[9]
    SLICE_X24Y64         LUT5 (Prop_lut5_I4_O)        0.125    12.505 r  vga_inst/i___8_carry__1_i_4/O
                         net (fo=1, routed)           0.000    12.505    page_debug_inst2/addra_reg[11]_2[1]
    SLICE_X24Y64         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.787 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.787    page_debug_inst2/addra0__0[10]
    SLICE_X24Y64         FDRE                                         r  page_debug_inst2/addra_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.728ns  (logic 3.913ns (30.743%)  route 8.815ns (69.257%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260    10.799 r  vga_inst/i__carry_i_1__0/O[1]
                         net (fo=1, routed)           0.400    11.199    page_debug_inst2/addra_reg[7]_0[1]
    SLICE_X22Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.305    11.504 r  page_debug_inst2/addra0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.504    page_debug_inst2/addra0_inferred__0/i__carry_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.669 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.501    12.170    vga_inst/PCOUT[5]
    SLICE_X24Y63         LUT5 (Prop_lut5_I4_O)        0.125    12.295 r  vga_inst/i___8_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.295    page_debug_inst2/addra_reg[7]_2[1]
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.562 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.562    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.728 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.728    page_debug_inst2/addra0__0[9]
    SLICE_X24Y64         FDRE                                         r  page_debug_inst2/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.673ns  (logic 3.858ns (30.442%)  route 8.815ns (69.558%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260    10.799 r  vga_inst/i__carry_i_1__0/O[1]
                         net (fo=1, routed)           0.400    11.199    page_debug_inst2/addra_reg[7]_0[1]
    SLICE_X22Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.305    11.504 r  page_debug_inst2/addra0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.504    page_debug_inst2/addra0_inferred__0/i__carry_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.669 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.501    12.170    vga_inst/PCOUT[5]
    SLICE_X24Y63         LUT5 (Prop_lut5_I4_O)        0.125    12.295 r  vga_inst/i___8_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.295    page_debug_inst2/addra_reg[7]_2[1]
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    12.562 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.562    page_debug_inst2/addra0_inferred__1/i___8_carry__0_n_0
    SLICE_X24Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    12.673 r  page_debug_inst2/addra0_inferred__1/i___8_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.673    page_debug_inst2/addra0__0[8]
    SLICE_X24Y64         FDRE                                         r  page_debug_inst2/addra_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.607ns  (logic 3.792ns (30.078%)  route 8.815ns (69.922%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260    10.799 r  vga_inst/i__carry_i_1__0/O[1]
                         net (fo=1, routed)           0.400    11.199    page_debug_inst2/addra_reg[7]_0[1]
    SLICE_X22Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.305    11.504 r  page_debug_inst2/addra0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.504    page_debug_inst2/addra0_inferred__0/i__carry_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.669 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.501    12.170    vga_inst/PCOUT[5]
    SLICE_X24Y63         LUT5 (Prop_lut5_I4_O)        0.125    12.295 r  vga_inst/i___8_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.295    page_debug_inst2/addra_reg[7]_2[1]
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    12.607 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.607    page_debug_inst2/addra0__0[7]
    SLICE_X24Y63         FDRE                                         r  page_debug_inst2/addra_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.577ns  (logic 3.762ns (29.911%)  route 8.815ns (70.089%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260    10.799 r  vga_inst/i__carry_i_1__0/O[1]
                         net (fo=1, routed)           0.400    11.199    page_debug_inst2/addra_reg[7]_0[1]
    SLICE_X22Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.305    11.504 r  page_debug_inst2/addra0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.504    page_debug_inst2/addra0_inferred__0/i__carry_n_0
    SLICE_X22Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    11.669 r  page_debug_inst2/addra0_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.501    12.170    vga_inst/PCOUT[5]
    SLICE_X24Y63         LUT5 (Prop_lut5_I4_O)        0.125    12.295 r  vga_inst/i___8_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.295    page_debug_inst2/addra_reg[7]_2[1]
    SLICE_X24Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    12.577 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.577    page_debug_inst2/addra0__0[6]
    SLICE_X24Y63         FDRE                                         r  page_debug_inst2/addra_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_debug_inst2/addra_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.522ns  (logic 3.603ns (28.773%)  route 8.919ns (71.227%))
  Logic Levels:           18  (CARRY4=8 DSP48E1=1 FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y65         FDRE                         0.000     0.000 r  vga_inst/col_reg[0]/C
    SLICE_X21Y65         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  vga_inst/col_reg[0]/Q
                         net (fo=30, routed)          1.737     1.960    vga_inst/Q[0]
    SLICE_X27Y68         LUT3 (Prop_lut3_I1_O)        0.043     2.003 r  vga_inst/pixel_data5_carry_i_1/O
                         net (fo=2, routed)           0.384     2.386    page_debug_inst2/DI[2]
    SLICE_X28Y65         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     2.576 r  page_debug_inst2/pixel_data9_carry/CO[3]
                         net (fo=1, routed)           0.000     2.576    page_debug_inst2/pixel_data9_carry_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.629 r  page_debug_inst2/pixel_data9_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.629    page_debug_inst2/pixel_data9_carry__0_n_0
    SLICE_X28Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     2.740 r  page_debug_inst2/pixel_data9_carry__1/O[2]
                         net (fo=40, routed)          0.911     3.651    vga_inst/pixel_data4__0_carry__6_0[2]
    SLICE_X29Y69         LUT4 (Prop_lut4_I3_O)        0.122     3.773 r  vga_inst/pixel_data9__16_carry__0_i_7/O
                         net (fo=4, routed)           0.451     4.224    vga_inst/pixel_data9__16_carry__0_i_7_n_0
    SLICE_X29Y68         LUT6 (Prop_lut6_I3_O)        0.043     4.267 r  vga_inst/pixel_data9__16_carry__0_i_5/O
                         net (fo=1, routed)           0.000     4.267    page_debug_inst2/pixel_data4__0_carry_i_4_0[1]
    SLICE_X29Y68         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.291     4.558 r  page_debug_inst2/pixel_data9__16_carry__0/CO[2]
                         net (fo=1, routed)           0.499     5.057    vga_inst/i__carry__0_i_6[0]
    SLICE_X29Y69         LUT6 (Prop_lut6_I5_O)        0.129     5.186 r  vga_inst/pixel_data4__0_carry_i_4/O
                         net (fo=40, routed)          0.546     5.732    vga_inst/col_reg[9]_1
    SLICE_X24Y66         LUT2 (Prop_lut2_I0_O)        0.043     5.775 r  vga_inst/pixel_data4__0_carry_i_5/O
                         net (fo=20, routed)          1.245     7.020    page_debug_inst2/addra0_3
    SLICE_X49Y70         LUT6 (Prop_lut6_I2_O)        0.043     7.063 r  page_debug_inst2/addra0_i_29/O
                         net (fo=1, routed)           0.703     7.766    page_debug_inst2/addra0_i_29_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.809 r  page_debug_inst2/addra0_i_12/O
                         net (fo=2, routed)           0.893     8.702    page_debug_inst2/addra0_i_12_n_0
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_C[6]_P[2])
                                                      1.291     9.993 r  page_debug_inst2/addra0/P[2]
                         net (fo=1, routed)           0.546    10.539    vga_inst/P[0]
    SLICE_X20Y65         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.260    10.799 r  vga_inst/i__carry_i_1__0/O[1]
                         net (fo=1, routed)           0.400    11.199    page_debug_inst2/addra_reg[7]_0[1]
    SLICE_X22Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.239    11.438 r  page_debug_inst2/addra0_inferred__0/i__carry/O[3]
                         net (fo=2, routed)           0.605    12.043    vga_inst/PCOUT[3]
    SLICE_X24Y62         LUT5 (Prop_lut5_I4_O)        0.120    12.163 r  vga_inst/i___8_carry_i_1/O
                         net (fo=1, routed)           0.000    12.163    page_debug_inst2/addra_reg[3]_0[3]
    SLICE_X24Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193    12.356 r  page_debug_inst2/addra0_inferred__1/i___8_carry/CO[3]
                         net (fo=1, routed)           0.000    12.356    page_debug_inst2/addra0_inferred__1/i___8_carry_n_0
    SLICE_X24Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    12.522 r  page_debug_inst2/addra0_inferred__1/i___8_carry__0/O[1]
                         net (fo=1, routed)           0.000    12.522    page_debug_inst2/addra0__0[5]
    SLICE_X24Y63         FDRE                                         r  page_debug_inst2/addra_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 page_debug_inst2/pixel_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_inst/pixel_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.128ns (66.236%)  route 0.065ns (33.764%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y70         FDCE                         0.000     0.000 r  page_debug_inst2/pixel_data_reg[10]/C
    SLICE_X25Y70         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  page_debug_inst2/pixel_data_reg[10]/Q
                         net (fo=2, routed)           0.065     0.165    page_debug_inst1/pixel_data_reg[9][4]
    SLICE_X24Y70         LUT6 (Prop_lut6_I1_O)        0.028     0.193 r  page_debug_inst1/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000     0.193    vga_inst/pixel_data_reg[11]_1[8]
    SLICE_X24Y70         FDRE                                         r  vga_inst/pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[0][1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[0][1][4]/C
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[0][1][4]/Q
                         net (fo=3, routed)           0.098     0.198    mat_key_inst/buffer_reg[0][1]_0[4]
    SLICE_X55Y66         FDRE                                         r  mat_key_inst/buffer_reg[0][1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][1][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.198ns  (logic 0.100ns (50.564%)  route 0.098ns (49.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][1][0]/C
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/buffer_reg[2][1][0]/Q
                         net (fo=3, routed)           0.098     0.198    mat_key_inst/p_8_in[1]
    SLICE_X51Y74         FDRE                                         r  mat_key_inst/buffer_reg[2][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[1][2]/C
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[1][2]/Q
                         net (fo=3, routed)           0.102     0.202    mat_key_inst/p_5_in[0]
    SLICE_X55Y69         FDRE                                         r  mat_key_inst/buffer_reg[1][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[3][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.216%)  route 0.103ns (50.784%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[3][3]/C
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[3][3]/Q
                         net (fo=2, routed)           0.103     0.203    mat_key_inst/status_reg_n_0_[3][3]
    SLICE_X51Y72         FDRE                                         r  mat_key_inst/buffer_reg[3][3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[0][3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y65         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[0][3]/C
    SLICE_X53Y65         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[0][3]/Q
                         net (fo=3, routed)           0.104     0.204    mat_key_inst/status_reg_n_0_[0][3]
    SLICE_X53Y64         FDRE                                         r  mat_key_inst/buffer_reg[0][3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.107ns (52.301%)  route 0.098ns (47.699%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE                         0.000     0.000 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=1, routed)           0.098     0.205    page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X60Y67         FDRE                                         r  page_main_inst/main_menu_data/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/status_reg[2][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.100ns (48.711%)  route 0.105ns (51.289%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  mat_key_inst/status_reg[2][2]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  mat_key_inst/status_reg[2][2]/Q
                         net (fo=3, routed)           0.105     0.205    mat_key_inst/p_9_in[0]
    SLICE_X53Y70         FDRE                                         r  mat_key_inst/buffer_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[2][1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[2][1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.091ns (44.324%)  route 0.114ns (55.676%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[2][1][4]/C
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  mat_key_inst/buffer_reg[2][1][4]/Q
                         net (fo=3, routed)           0.114     0.205    mat_key_inst/p_8_in[5]
    SLICE_X51Y74         FDRE                                         r  mat_key_inst/buffer_reg[2][1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mat_key_inst/buffer_reg[1][1][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mat_key_inst/buffer_reg[1][1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.107ns (51.122%)  route 0.102ns (48.878%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE                         0.000     0.000 r  mat_key_inst/buffer_reg[1][1][4]/C
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  mat_key_inst/buffer_reg[1][1][4]/Q
                         net (fo=3, routed)           0.102     0.209    mat_key_inst/p_4_in[5]
    SLICE_X55Y66         FDRE                                         r  mat_key_inst/buffer_reg[1][1][5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.759ns  (logic 0.481ns (12.795%)  route 3.278ns (87.205%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.391     4.406    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.223     4.629 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.454     5.083    page_debug_inst1/keys[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.126 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.615     5.741    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.784 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.675     6.460    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.043     6.503 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.447     6.949    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.043     6.992 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.375     7.368    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.043     7.411 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.712     8.123    vga_inst/data0__1[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I3_O)        0.043     8.166 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.166    page_debug_inst1/pixel_data_reg[11]_2[2]
    SLICE_X24Y69         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.732ns  (logic 0.488ns (13.075%)  route 3.244ns (86.925%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.391     4.406    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.223     4.629 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.454     5.083    page_debug_inst1/keys[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.126 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.615     5.741    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.784 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.675     6.460    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.043     6.503 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.447     6.949    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.043     6.992 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.375     7.368    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.043     7.411 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.678     8.089    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.050     8.139 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.139    page_debug_inst1/pixel_data_reg[11]_2[3]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 0.481ns (12.912%)  route 3.244ns (87.088%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.391     4.406    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.223     4.629 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.454     5.083    page_debug_inst1/keys[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.126 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.615     5.741    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.784 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.675     6.460    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.043     6.503 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.447     6.949    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.043     6.992 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.375     7.368    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.043     7.411 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.678     8.089    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT4 (Prop_lut4_I3_O)        0.043     8.132 r  vga_inst/pixel_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     8.132    page_debug_inst1/pixel_data_reg[11]_2[4]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 0.481ns (12.912%)  route 3.244ns (87.088%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.922    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.015 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.391     4.406    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  PS2_inst/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.223     4.629 r  PS2_inst/right_reg/Q
                         net (fo=2, routed)           0.454     5.083    page_debug_inst1/keys[2]
    SLICE_X51Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.126 r  page_debug_inst1/pixel_data[11]_i_61/O
                         net (fo=1, routed)           0.615     5.741    page_debug_inst1/pixel_data[11]_i_61_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.043     5.784 r  page_debug_inst1/pixel_data[11]_i_36/O
                         net (fo=8, routed)           0.675     6.460    page_debug_inst1/pixel_data[11]_i_36_n_0
    SLICE_X37Y66         LUT6 (Prop_lut6_I4_O)        0.043     6.503 f  page_debug_inst1/pixel_data[11]_i_19/O
                         net (fo=1, routed)           0.447     6.949    page_debug_inst1/pixel_data[11]_i_19_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I1_O)        0.043     6.992 r  page_debug_inst1/pixel_data[11]_i_9/O
                         net (fo=1, routed)           0.375     7.368    page_debug_inst1/pixel_data[11]_i_9_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I0_O)        0.043     7.411 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.678     8.089    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT3 (Prop_lut3_I2_O)        0.043     8.132 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     8.132    page_debug_inst1/pixel_data_reg[11]_2[5]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.286ns (18.101%)  route 1.294ns (81.899%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.174     2.129    page_debug_inst1/keys[1]
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.157 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.258     2.415    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.443 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.178     2.620    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.028     2.648 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.272     2.920    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.028     2.948 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.057     3.005    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.028     3.033 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.356     3.389    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT3 (Prop_lut3_I2_O)        0.028     3.417 r  vga_inst/pixel_data[11]_i_1/O
                         net (fo=1, routed)           0.000     3.417    page_debug_inst1/pixel_data_reg[11]_2[5]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.581ns  (logic 0.286ns (18.089%)  route 1.295ns (81.911%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.174     2.129    page_debug_inst1/keys[1]
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.157 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.258     2.415    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.443 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.178     2.620    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.028     2.648 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.272     2.920    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.028     2.948 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.057     3.005    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.028     3.033 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.357     3.390    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT4 (Prop_lut4_I3_O)        0.028     3.418 r  vga_inst/pixel_data[10]_i_1__1/O
                         net (fo=1, routed)           0.000     3.418    page_debug_inst1/pixel_data_reg[11]_2[4]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.582ns  (logic 0.286ns (18.078%)  route 1.296ns (81.922%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.174     2.129    page_debug_inst1/keys[1]
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.157 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.258     2.415    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.443 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.178     2.620    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.028     2.648 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.272     2.920    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.028     2.948 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.057     3.005    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.028     3.033 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.358     3.391    vga_inst/data0__1[0]
    SLICE_X24Y69         LUT4 (Prop_lut4_I3_O)        0.028     3.419 r  vga_inst/pixel_data[6]_i_1__1/O
                         net (fo=1, routed)           0.000     3.419    page_debug_inst1/pixel_data_reg[11]_2[2]
    SLICE_X24Y69         FDCE                                         r  page_debug_inst1/pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_inst/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            page_debug_inst1/pixel_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.584ns  (logic 0.290ns (18.307%)  route 1.294ns (81.693%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.220    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.246 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.837    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  PS2_inst/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.118     1.955 r  PS2_inst/left_reg/Q
                         net (fo=2, routed)           0.174     2.129    page_debug_inst1/keys[1]
    SLICE_X50Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.157 r  page_debug_inst1/pixel_data[11]_i_53/O
                         net (fo=1, routed)           0.258     2.415    page_debug_inst1/pixel_data[11]_i_53_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I4_O)        0.028     2.443 r  page_debug_inst1/pixel_data[11]_i_34/O
                         net (fo=8, routed)           0.178     2.620    page_debug_inst1/pixel_data[11]_i_34_n_0
    SLICE_X38Y66         LUT6 (Prop_lut6_I1_O)        0.028     2.648 f  page_debug_inst1/pixel_data[11]_i_28/O
                         net (fo=1, routed)           0.272     2.920    page_debug_inst1/pixel_data[11]_i_28_n_0
    SLICE_X36Y66         LUT6 (Prop_lut6_I2_O)        0.028     2.948 r  page_debug_inst1/pixel_data[11]_i_13/O
                         net (fo=1, routed)           0.057     3.005    page_debug_inst1/pixel_data[11]_i_13_n_0
    SLICE_X36Y66         LUT5 (Prop_lut5_I4_O)        0.028     3.033 r  page_debug_inst1/pixel_data[11]_i_4/O
                         net (fo=4, routed)           0.356     3.389    vga_inst/data0__1[0]
    SLICE_X25Y70         LUT4 (Prop_lut4_I1_O)        0.032     3.421 r  vga_inst/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.421    page_debug_inst1/pixel_data_reg[11]_2[3]
    SLICE_X25Y70         FDCE                                         r  page_debug_inst1/pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.501ns (40.911%)  route 2.168ns (59.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.168     3.669    PS2_inst/PS2_data_IBUF
    SLICE_X51Y62         FDRE                                         r  PS2_inst/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.262     4.037    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y62         FDRE                                         r  PS2_inst/temp_data_reg[5]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.559ns  (logic 1.501ns (42.180%)  route 2.058ns (57.820%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           2.058     3.559    PS2_inst/PS2_data_IBUF
    SLICE_X50Y62         FDRE                                         r  PS2_inst/temp_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.262     4.037    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y62         FDRE                                         r  PS2_inst/temp_data_reg[0]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.389ns  (logic 1.501ns (44.290%)  route 1.888ns (55.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.888     3.389    PS2_inst/PS2_data_IBUF
    SLICE_X51Y61         FDRE                                         r  PS2_inst/temp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.262     4.037    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  PS2_inst/temp_data_reg[4]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 1.501ns (44.316%)  route 1.886ns (55.684%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.886     3.387    PS2_inst/PS2_data_IBUF
    SLICE_X50Y63         FDRE                                         r  PS2_inst/temp_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.262     4.037    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  PS2_inst/temp_data_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.501ns (44.561%)  route 1.868ns (55.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.868     3.369    PS2_inst/PS2_data_IBUF
    SLICE_X48Y63         FDRE                                         r  PS2_inst/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.264     4.039    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y63         FDRE                                         r  PS2_inst/temp_data_reg[1]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.288ns  (logic 1.501ns (45.660%)  route 1.786ns (54.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.786     3.288    PS2_inst/PS2_data_IBUF
    SLICE_X49Y62         FDRE                                         r  PS2_inst/temp_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.264     4.039    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y62         FDRE                                         r  PS2_inst/temp_data_reg[7]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.501ns (45.733%)  route 1.781ns (54.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.781     3.282    PS2_inst/PS2_data_IBUF
    SLICE_X48Y62         FDRE                                         r  PS2_inst/temp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.264     4.039    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X48Y62         FDRE                                         r  PS2_inst/temp_data_reg[6]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.282ns  (logic 1.501ns (45.741%)  route 1.781ns (54.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         1.501     1.501 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.781     3.282    PS2_inst/PS2_data_IBUF
    SLICE_X49Y63         FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.264     4.039    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  PS2_inst/temp_data_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.770ns (24.205%)  route 2.411ns (75.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.411     3.181    clkdiv_inst/AR[0]
    SLICE_X56Y80         FDCE                                         f  clkdiv_inst/div_res_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252     4.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[10]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.181ns  (logic 0.770ns (24.205%)  route 2.411ns (75.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.770     0.770 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          2.411     3.181    clkdiv_inst/AR[0]
    SLICE_X56Y80         FDCE                                         f  clkdiv_inst/div_res_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.159     2.692    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     2.775 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.252     4.027    clkdiv_inst/sys_clk
    SLICE_X56Y80         FDCE                                         r  clkdiv_inst/div_res_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PS2_clk
                            (input port)
  Destination:            PS2_inst/ps2_clk_falg0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.413ns (32.162%)  route 0.870ns (67.838%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  PS2_clk (IN)
                         net (fo=0)                   0.000     0.000    PS2_clk
    N18                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  PS2_clk_IBUF_inst/O
                         net (fo=1, routed)           0.870     1.283    PS2_inst/PS2_clk_IBUF
    SLICE_X44Y60         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.818     2.303    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X44Y60         FDRE                                         r  PS2_inst/ps2_clk_falg0_reg/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[4]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[6]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.152ns (11.248%)  route 1.196ns (88.752%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.196     1.348    clkdiv_inst/AR[0]
    SLICE_X56Y79         FDCE                                         f  clkdiv_inst/div_res_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.801     2.286    clkdiv_inst/sys_clk
    SLICE_X56Y79         FDCE                                         r  clkdiv_inst/div_res_reg[7]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            clkdiv_inst/div_res_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.152ns (10.507%)  route 1.291ns (89.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.285ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA10                                              0.000     0.000 f  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    AA10                 IBUF (Prop_ibuf_I_O)         0.152     0.152 f  sys_rst_IBUF_inst/O
                         net (fo=47, routed)          1.291     1.443    clkdiv_inst/AR[0]
    SLICE_X56Y78         FDCE                                         f  clkdiv_inst/div_res_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.800     2.285    clkdiv_inst/sys_clk
    SLICE_X56Y78         FDCE                                         r  clkdiv_inst/div_res_reg[3]/C

Slack:                    inf
  Source:                 PS2_data
                            (input port)
  Destination:            PS2_inst/temp_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.426ns (29.090%)  route 1.039ns (70.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  PS2_data (IN)
                         net (fo=0)                   0.000     0.000    PS2_data
    M19                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  PS2_data_IBUF_inst/O
                         net (fo=8, routed)           1.039     1.465    PS2_inst/PS2_data_IBUF
    SLICE_X49Y63         FDRE                                         r  PS2_inst/temp_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.455    sys_clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.485 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.811     2.296    PS2_inst/sys_clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  PS2_inst/temp_data_reg[2]/C





