{
    "@graph": [
        {
            "@id": "https://www.tib.eu/de/suchen/id/TIBKAT%3A749305711",
            "@type": "bibo:Book",
            "P1053": "Online-Ressource (XV, 259 p)",
            "contributor": "Moreno, Hector",
            "creator": "Sandborn, Peter A.",
            "description": [
                "Campusweiter Zugriff (Universit\u00e4t Hannover). - Vervielf\u00e4ltigungen (z.B. Kopien, Downloads) sind nur von einzelnen Kapiteln oder Seiten und nur zum eigenen wissenschaftlichen Gebrauch erlaubt. Keine Weitergabe an Dritte. Kein systematisches Downloaden durch Robots.",
                "digital"
            ],
            "identifier": [
                "(doi)10.1007/978-1-4757-4841-3",
                "(ppn)749305711",
                "(isbn13)9781475748413",
                "(firstid)GBV:749305711"
            ],
            "publisher": "Springer",
            "subject": [
                "(classificationName=loc)TK7888.4",
                "Electronic circuits.",
                "(classificationName=ddc)621.3815",
                "Engineering",
                "Systems engineering",
                "(classificationName=linseach:mapping)elt",
                "Computer engineering",
                "(classificationName=linseach:mapping)inf",
                "Electrical engineering."
            ],
            "title": "Conceptual Design of Multichip Modules and Systems",
            "abstract": "Conceptual Design of Multichip Modules and Systems treats activities which take place at the conceptual and specification level of the design of complex multichip systems. These activities include the formalization of design knowledge (information modeling), tradeoff analysis, partitioning, and decision process capture. All of these functions occur prior to the traditional CAD activities of synthesis and physical design. Inherent in the design of electronic modules are tradeoffs which must be understood before feasible technology, material, process, and partitioning choices can be selected. The lack of a complete set of technology information is an especially serious problem in the packaging and interconnect field since the number of technologies, process, and materials is substantial and selecting optimums is arduous and non-trivial if one truly wants a balance in cost and performance. Numerous tradeoff and design decisions have to be made intelligently and quickly at the beginning of the design cycle before physical design work begins. These critical decisions, made within the first 10% of the total design cycle, ultimately define up to 80% of the final product cost. Conceptual Design of Multichip Modules and Systems lays the groundwork for concurrent estimation level analysis including size, routing, electrical performance, thermal performance, cost, reliability, manufacturability, and testing. It will be useful both as a reference for system designers and as a text for those wishing to gain a perspective on the nature of packaging and interconnect design, concurrent engineering, computer-aided design, and system synthesis",
            "dcterms:contributor": "Technische Informationsbibliothek (TIB)",
            "isPartOf": [
                "(collectioncode)ZDB-2-SXE",
                "(collectioncode)ZDB-2-SEB",
                "(collectioncode)ZDB-2-BAE",
                "(collectioncode)ZDB-2-ENG"
            ],
            "issued": "1994",
            "language": "http://id.loc.gov/vocabulary/iso639-1/en",
            "license": "commercial licence",
            "medium": "rda:termList/RDACarrierType/1018",
            "volume": "250",
            "isLike": "doi:10.1007/978-1-4757-4841-3",
            "P30128": "The Springer International Series in Engineering and Computer Science",
            "P60163": "Boston, MA"
        }
    ],
    "@id": "urn:x-arq:DefaultGraphNode",
    "@context": {
        "isLike": {
            "@id": "http://umbel.org/umbel#isLike",
            "@type": "@id"
        },
        "subject": "http://purl.org/dc/elements/1.1/subject",
        "P30128": "http://www.rdaregistry.info/Elements/m/#P30128",
        "creator": "http://purl.org/dc/elements/1.1/creator",
        "identifier": "http://purl.org/dc/elements/1.1/identifier",
        "contributor": "http://purl.org/dc/elements/1.1/contributor",
        "isPartOf": "http://purl.org/dc/terms/isPartOf",
        "license": "http://purl.org/dc/terms/license",
        "volume": "http://purl.org/ontology/bibo/volume",
        "P1053": "http://iflastandards.info/ns/isbd/elements/P1053",
        "publisher": "http://purl.org/dc/elements/1.1/publisher",
        "language": {
            "@id": "http://purl.org/dc/terms/language",
            "@type": "@id"
        },
        "description": "http://purl.org/dc/elements/1.1/description",
        "issued": "http://purl.org/dc/terms/issued",
        "medium": {
            "@id": "http://purl.org/dc/terms/medium",
            "@type": "@id"
        },
        "abstract": "http://purl.org/dc/terms/abstract",
        "P60163": "http://www.rdaregistry.info/Elements/u/#P60163",
        "title": "http://purl.org/dc/elements/1.1/title",
        "umbel": "http://umbel.org/umbel#",
        "rdau": "http://www.rdaregistry.info/Elements/u/#",
        "owl": "http://www.w3.org/2002/07/owl#",
        "dcterms": "http://purl.org/dc/terms/",
        "bibo": "http://purl.org/ontology/bibo/",
        "rdam": "http://www.rdaregistry.info/Elements/m/#",
        "gnd": "http://d-nb.info/gnd/",
        "isbd": "http://iflastandards.info/ns/isbd/elements/",
        "rda": "http://rdvocab.info/",
        "doi": "https://doi.org/"
    }
}