// Seed: 341500141
`timescale 1 ps / 1 ps `celldefine
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    output tri id_8
);
  assign id_8 = id_6;
  assign id_8[1] = id_2;
endmodule
module module_1;
  logic id_9 = 1;
  logic id_10;
  always @(id_0) id_8 = 1;
  assign id_8 = id_0;
  logic id_11;
  assign id_8 = id_7;
  always @(posedge 1) begin
    id_4 = 1;
  end
endmodule
