// Seed: 1301180748
module module_0;
  `define pp_1 0
  wire id_2;
  assign `pp_1 = 1'h0 ? id_2 : id_2;
endmodule
module module_1 (
    output wor  id_0,
    input  wand id_1
);
  assign id_0 = id_1 && id_1 == id_1;
  module_0 modCall_1 ();
  assign id_0 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  output reg id_11;
  output reg id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wand id_6;
  module_0 modCall_1 ();
  output reg id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_14 ? -1 : -1'h0 ? -1 : 1;
  initial begin : LABEL_0
    if (-1 && 1) begin : LABEL_1
      if (1 && 1 != -1) id_11 <= {("") == 1, -1'b0} & -1 & -1'b0;
      else begin : LABEL_2
        forever begin : LABEL_3
          id_10 = id_1;
        end
      end
    end
    id_5 = id_4;
  end
  wire id_17;
endmodule
