// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pooling2d_cl_array_array_ap_fixed_8u_config7_s_HH_
#define _pooling2d_cl_array_array_ap_fixed_8u_config7_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.h"
#include "fifo_w16_d12_A.h"

namespace ap_rtl {

struct pooling2d_cl_array_array_ap_fixed_8u_config7_s : public sc_module {
    // Port declarations 58
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<16> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<16> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<16> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_in< sc_lv<16> > data_V_data_4_V_dout;
    sc_in< sc_logic > data_V_data_4_V_empty_n;
    sc_out< sc_logic > data_V_data_4_V_read;
    sc_in< sc_lv<16> > data_V_data_5_V_dout;
    sc_in< sc_logic > data_V_data_5_V_empty_n;
    sc_out< sc_logic > data_V_data_5_V_read;
    sc_in< sc_lv<16> > data_V_data_6_V_dout;
    sc_in< sc_logic > data_V_data_6_V_empty_n;
    sc_out< sc_logic > data_V_data_6_V_read;
    sc_in< sc_lv<16> > data_V_data_7_V_dout;
    sc_in< sc_logic > data_V_data_7_V_empty_n;
    sc_out< sc_logic > data_V_data_7_V_read;
    sc_out< sc_lv<16> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<16> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<16> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<16> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_out< sc_lv<16> > res_V_data_4_V_din;
    sc_in< sc_logic > res_V_data_4_V_full_n;
    sc_out< sc_logic > res_V_data_4_V_write;
    sc_out< sc_lv<16> > res_V_data_5_V_din;
    sc_in< sc_logic > res_V_data_5_V_full_n;
    sc_out< sc_logic > res_V_data_5_V_write;
    sc_out< sc_lv<16> > res_V_data_6_V_din;
    sc_in< sc_logic > res_V_data_6_V_full_n;
    sc_out< sc_logic > res_V_data_6_V_write;
    sc_out< sc_lv<16> > res_V_data_7_V_din;
    sc_in< sc_logic > res_V_data_7_V_full_n;
    sc_out< sc_logic > res_V_data_7_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pooling2d_cl_array_array_ap_fixed_8u_config7_s(sc_module_name name);
    SC_HAS_PROCESS(pooling2d_cl_array_array_ap_fixed_8u_config7_s);

    ~pooling2d_cl_array_array_ap_fixed_8u_config7_s();

    sc_trace_file* mVcdFile;

    pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe* pool_table_height17_U;
    pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe* pool_table_width18_U;
    fifo_w16_d12_A* data_window_0_V_V_fifo_U;
    fifo_w16_d12_A* data_window_1_V_V_fifo_U;
    fifo_w16_d12_A* data_window_2_V_V_fifo_U;
    fifo_w16_d12_A* data_window_3_V_V_fifo_U;
    fifo_w16_d12_A* data_window_4_V_V_fifo_U;
    fifo_w16_d12_A* data_window_5_V_V_fifo_U;
    fifo_w16_d12_A* data_window_6_V_V_fifo_U;
    fifo_w16_d12_A* data_window_7_V_V_fifo_U;
    fifo_w16_d12_A* data_window_8_V_V_fifo_U;
    fifo_w16_d12_A* data_window_9_V_V_fifo_U;
    fifo_w16_d12_A* data_window_10_V_V_fifo_U;
    fifo_w16_d12_A* data_window_11_V_V_fifo_U;
    fifo_w16_d12_A* data_window_12_V_V_fifo_U;
    fifo_w16_d12_A* data_window_13_V_V_fifo_U;
    fifo_w16_d12_A* data_window_14_V_V_fifo_U;
    fifo_w16_d12_A* data_window_15_V_V_fifo_U;
    fifo_w16_d12_A* data_window_16_V_V_fifo_U;
    fifo_w16_d12_A* data_window_17_V_V_fifo_U;
    fifo_w16_d12_A* data_window_18_V_V_fifo_U;
    fifo_w16_d12_A* data_window_19_V_V_fifo_U;
    fifo_w16_d12_A* data_window_20_V_V_fifo_U;
    fifo_w16_d12_A* data_window_21_V_V_fifo_U;
    fifo_w16_d12_A* data_window_22_V_V_fifo_U;
    fifo_w16_d12_A* data_window_23_V_V_fifo_U;
    fifo_w16_d12_A* data_window_24_V_V_fifo_U;
    fifo_w16_d12_A* data_window_25_V_V_fifo_U;
    fifo_w16_d12_A* data_window_26_V_V_fifo_U;
    fifo_w16_d12_A* data_window_27_V_V_fifo_U;
    fifo_w16_d12_A* data_window_28_V_V_fifo_U;
    fifo_w16_d12_A* data_window_29_V_V_fifo_U;
    fifo_w16_d12_A* data_window_30_V_V_fifo_U;
    fifo_w16_d12_A* data_window_31_V_V_fifo_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<4> > pool_table_height17_address0;
    sc_signal< sc_logic > pool_table_height17_ce0;
    sc_signal< sc_lv<1> > pool_table_height17_q0;
    sc_signal< sc_lv<4> > pool_table_width18_address0;
    sc_signal< sc_logic > pool_table_width18_ce0;
    sc_signal< sc_lv<1> > pool_table_width18_q0;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln142_reg_2037;
    sc_signal< sc_lv<1> > icmp_ln142_reg_2037_pp0_iter1_reg;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > icmp_ln879_reg_2070;
    sc_signal< sc_lv<1> > icmp_ln879_reg_2070_pp0_iter3_reg;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_V_data_7_V_blk_n;
    sc_signal< sc_lv<8> > indvar_flatten_reg_1366;
    sc_signal< sc_lv<4> > h_idx_assign_reg_1377;
    sc_signal< sc_lv<4> > wp_idx_reg_1388;
    sc_signal< sc_lv<1> > icmp_ln142_fu_1399_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > io_acc_block_signal_op160;
    sc_signal< sc_logic > data_window_2_V_V_full_n;
    sc_signal< sc_logic > data_window_2_V_V_write;
    sc_signal< sc_lv<2> > or_ln_reg_2066;
    sc_signal< sc_logic > data_window_1_V_V_full_n;
    sc_signal< sc_logic > data_window_1_V_V_write;
    sc_signal< sc_logic > data_window_0_V_V_full_n;
    sc_signal< sc_logic > data_window_0_V_V_write;
    sc_signal< sc_logic > data_window_3_V_V_full_n;
    sc_signal< sc_logic > data_window_3_V_V_write;
    sc_signal< sc_logic > data_window_6_V_V_full_n;
    sc_signal< sc_logic > data_window_6_V_V_write;
    sc_signal< sc_logic > data_window_5_V_V_full_n;
    sc_signal< sc_logic > data_window_5_V_V_write;
    sc_signal< sc_logic > data_window_4_V_V_full_n;
    sc_signal< sc_logic > data_window_4_V_V_write;
    sc_signal< sc_logic > data_window_7_V_V_full_n;
    sc_signal< sc_logic > data_window_7_V_V_write;
    sc_signal< sc_logic > data_window_10_V_V_full_n;
    sc_signal< sc_logic > data_window_10_V_V_write;
    sc_signal< sc_logic > data_window_9_V_V_full_n;
    sc_signal< sc_logic > data_window_9_V_V_write;
    sc_signal< sc_logic > data_window_8_V_V_full_n;
    sc_signal< sc_logic > data_window_8_V_V_write;
    sc_signal< sc_logic > data_window_11_V_V_full_n;
    sc_signal< sc_logic > data_window_11_V_V_write;
    sc_signal< sc_logic > data_window_14_V_V_full_n;
    sc_signal< sc_logic > data_window_14_V_V_write;
    sc_signal< sc_logic > data_window_13_V_V_full_n;
    sc_signal< sc_logic > data_window_13_V_V_write;
    sc_signal< sc_logic > data_window_12_V_V_full_n;
    sc_signal< sc_logic > data_window_12_V_V_write;
    sc_signal< sc_logic > data_window_15_V_V_full_n;
    sc_signal< sc_logic > data_window_15_V_V_write;
    sc_signal< sc_logic > data_window_18_V_V_full_n;
    sc_signal< sc_logic > data_window_18_V_V_write;
    sc_signal< sc_logic > data_window_17_V_V_full_n;
    sc_signal< sc_logic > data_window_17_V_V_write;
    sc_signal< sc_logic > data_window_16_V_V_full_n;
    sc_signal< sc_logic > data_window_16_V_V_write;
    sc_signal< sc_logic > data_window_19_V_V_full_n;
    sc_signal< sc_logic > data_window_19_V_V_write;
    sc_signal< sc_logic > data_window_22_V_V_full_n;
    sc_signal< sc_logic > data_window_22_V_V_write;
    sc_signal< sc_logic > data_window_21_V_V_full_n;
    sc_signal< sc_logic > data_window_21_V_V_write;
    sc_signal< sc_logic > data_window_20_V_V_full_n;
    sc_signal< sc_logic > data_window_20_V_V_write;
    sc_signal< sc_logic > data_window_23_V_V_full_n;
    sc_signal< sc_logic > data_window_23_V_V_write;
    sc_signal< sc_logic > data_window_26_V_V_full_n;
    sc_signal< sc_logic > data_window_26_V_V_write;
    sc_signal< sc_logic > data_window_25_V_V_full_n;
    sc_signal< sc_logic > data_window_25_V_V_write;
    sc_signal< sc_logic > data_window_24_V_V_full_n;
    sc_signal< sc_logic > data_window_24_V_V_write;
    sc_signal< sc_logic > data_window_27_V_V_full_n;
    sc_signal< sc_logic > data_window_27_V_V_write;
    sc_signal< sc_logic > data_window_30_V_V_full_n;
    sc_signal< sc_logic > data_window_30_V_V_write;
    sc_signal< sc_logic > data_window_29_V_V_full_n;
    sc_signal< sc_logic > data_window_29_V_V_write;
    sc_signal< sc_logic > data_window_28_V_V_full_n;
    sc_signal< sc_logic > data_window_28_V_V_write;
    sc_signal< sc_logic > data_window_31_V_V_full_n;
    sc_signal< sc_logic > data_window_31_V_V_write;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< sc_lv<16> > data_window_0_V_V_dout;
    sc_signal< sc_logic > data_window_0_V_V_empty_n;
    sc_signal< sc_logic > data_window_0_V_V_read;
    sc_signal< sc_lv<1> > icmp_ln879_reg_2070_pp0_iter2_reg;
    sc_signal< sc_lv<16> > data_window_1_V_V_dout;
    sc_signal< sc_logic > data_window_1_V_V_empty_n;
    sc_signal< sc_logic > data_window_1_V_V_read;
    sc_signal< sc_lv<16> > data_window_2_V_V_dout;
    sc_signal< sc_logic > data_window_2_V_V_empty_n;
    sc_signal< sc_logic > data_window_2_V_V_read;
    sc_signal< sc_lv<16> > data_window_3_V_V_dout;
    sc_signal< sc_logic > data_window_3_V_V_empty_n;
    sc_signal< sc_logic > data_window_3_V_V_read;
    sc_signal< sc_lv<16> > data_window_4_V_V_dout;
    sc_signal< sc_logic > data_window_4_V_V_empty_n;
    sc_signal< sc_logic > data_window_4_V_V_read;
    sc_signal< sc_lv<16> > data_window_5_V_V_dout;
    sc_signal< sc_logic > data_window_5_V_V_empty_n;
    sc_signal< sc_logic > data_window_5_V_V_read;
    sc_signal< sc_lv<16> > data_window_6_V_V_dout;
    sc_signal< sc_logic > data_window_6_V_V_empty_n;
    sc_signal< sc_logic > data_window_6_V_V_read;
    sc_signal< sc_lv<16> > data_window_7_V_V_dout;
    sc_signal< sc_logic > data_window_7_V_V_empty_n;
    sc_signal< sc_logic > data_window_7_V_V_read;
    sc_signal< sc_lv<16> > data_window_8_V_V_dout;
    sc_signal< sc_logic > data_window_8_V_V_empty_n;
    sc_signal< sc_logic > data_window_8_V_V_read;
    sc_signal< sc_lv<16> > data_window_9_V_V_dout;
    sc_signal< sc_logic > data_window_9_V_V_empty_n;
    sc_signal< sc_logic > data_window_9_V_V_read;
    sc_signal< sc_lv<16> > data_window_10_V_V_dout;
    sc_signal< sc_logic > data_window_10_V_V_empty_n;
    sc_signal< sc_logic > data_window_10_V_V_read;
    sc_signal< sc_lv<16> > data_window_11_V_V_dout;
    sc_signal< sc_logic > data_window_11_V_V_empty_n;
    sc_signal< sc_logic > data_window_11_V_V_read;
    sc_signal< sc_lv<16> > data_window_12_V_V_dout;
    sc_signal< sc_logic > data_window_12_V_V_empty_n;
    sc_signal< sc_logic > data_window_12_V_V_read;
    sc_signal< sc_lv<16> > data_window_13_V_V_dout;
    sc_signal< sc_logic > data_window_13_V_V_empty_n;
    sc_signal< sc_logic > data_window_13_V_V_read;
    sc_signal< sc_lv<16> > data_window_14_V_V_dout;
    sc_signal< sc_logic > data_window_14_V_V_empty_n;
    sc_signal< sc_logic > data_window_14_V_V_read;
    sc_signal< sc_lv<16> > data_window_15_V_V_dout;
    sc_signal< sc_logic > data_window_15_V_V_empty_n;
    sc_signal< sc_logic > data_window_15_V_V_read;
    sc_signal< sc_lv<16> > data_window_16_V_V_dout;
    sc_signal< sc_logic > data_window_16_V_V_empty_n;
    sc_signal< sc_logic > data_window_16_V_V_read;
    sc_signal< sc_lv<16> > data_window_17_V_V_dout;
    sc_signal< sc_logic > data_window_17_V_V_empty_n;
    sc_signal< sc_logic > data_window_17_V_V_read;
    sc_signal< sc_lv<16> > data_window_18_V_V_dout;
    sc_signal< sc_logic > data_window_18_V_V_empty_n;
    sc_signal< sc_logic > data_window_18_V_V_read;
    sc_signal< sc_lv<16> > data_window_19_V_V_dout;
    sc_signal< sc_logic > data_window_19_V_V_empty_n;
    sc_signal< sc_logic > data_window_19_V_V_read;
    sc_signal< sc_lv<16> > data_window_20_V_V_dout;
    sc_signal< sc_logic > data_window_20_V_V_empty_n;
    sc_signal< sc_logic > data_window_20_V_V_read;
    sc_signal< sc_lv<16> > data_window_21_V_V_dout;
    sc_signal< sc_logic > data_window_21_V_V_empty_n;
    sc_signal< sc_logic > data_window_21_V_V_read;
    sc_signal< sc_lv<16> > data_window_22_V_V_dout;
    sc_signal< sc_logic > data_window_22_V_V_empty_n;
    sc_signal< sc_logic > data_window_22_V_V_read;
    sc_signal< sc_lv<16> > data_window_23_V_V_dout;
    sc_signal< sc_logic > data_window_23_V_V_empty_n;
    sc_signal< sc_logic > data_window_23_V_V_read;
    sc_signal< sc_lv<16> > data_window_24_V_V_dout;
    sc_signal< sc_logic > data_window_24_V_V_empty_n;
    sc_signal< sc_logic > data_window_24_V_V_read;
    sc_signal< sc_lv<16> > data_window_25_V_V_dout;
    sc_signal< sc_logic > data_window_25_V_V_empty_n;
    sc_signal< sc_logic > data_window_25_V_V_read;
    sc_signal< sc_lv<16> > data_window_26_V_V_dout;
    sc_signal< sc_logic > data_window_26_V_V_empty_n;
    sc_signal< sc_logic > data_window_26_V_V_read;
    sc_signal< sc_lv<16> > data_window_27_V_V_dout;
    sc_signal< sc_logic > data_window_27_V_V_empty_n;
    sc_signal< sc_logic > data_window_27_V_V_read;
    sc_signal< sc_lv<16> > data_window_28_V_V_dout;
    sc_signal< sc_logic > data_window_28_V_V_empty_n;
    sc_signal< sc_logic > data_window_28_V_V_read;
    sc_signal< sc_lv<16> > data_window_29_V_V_dout;
    sc_signal< sc_logic > data_window_29_V_V_empty_n;
    sc_signal< sc_logic > data_window_29_V_V_read;
    sc_signal< sc_lv<16> > data_window_30_V_V_dout;
    sc_signal< sc_logic > data_window_30_V_V_empty_n;
    sc_signal< sc_logic > data_window_30_V_V_read;
    sc_signal< sc_lv<16> > data_window_31_V_V_dout;
    sc_signal< sc_logic > data_window_31_V_V_empty_n;
    sc_signal< sc_logic > data_window_31_V_V_read;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > io_acc_block_signal_op314;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > add_ln142_fu_1405_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln81_1_fu_1431_p3;
    sc_signal< sc_lv<4> > select_ln81_1_reg_2046;
    sc_signal< sc_lv<4> > i_iw_fu_1449_p2;
    sc_signal< sc_lv<2> > or_ln_fu_1455_p3;
    sc_signal< sc_lv<1> > icmp_ln879_fu_1463_p2;
    sc_signal< sc_lv<16> > select_ln94_fu_1539_p3;
    sc_signal< sc_lv<16> > select_ln94_reg_2074;
    sc_signal< sc_lv<16> > select_ln94_1_fu_1553_p3;
    sc_signal< sc_lv<16> > select_ln94_1_reg_2080;
    sc_signal< sc_lv<16> > select_ln94_3_fu_1567_p3;
    sc_signal< sc_lv<16> > select_ln94_3_reg_2086;
    sc_signal< sc_lv<16> > select_ln94_4_fu_1581_p3;
    sc_signal< sc_lv<16> > select_ln94_4_reg_2092;
    sc_signal< sc_lv<16> > select_ln94_6_fu_1595_p3;
    sc_signal< sc_lv<16> > select_ln94_6_reg_2098;
    sc_signal< sc_lv<16> > select_ln94_7_fu_1609_p3;
    sc_signal< sc_lv<16> > select_ln94_7_reg_2104;
    sc_signal< sc_lv<16> > select_ln94_9_fu_1623_p3;
    sc_signal< sc_lv<16> > select_ln94_9_reg_2110;
    sc_signal< sc_lv<16> > select_ln94_10_fu_1637_p3;
    sc_signal< sc_lv<16> > select_ln94_10_reg_2116;
    sc_signal< sc_lv<16> > select_ln94_12_fu_1651_p3;
    sc_signal< sc_lv<16> > select_ln94_12_reg_2122;
    sc_signal< sc_lv<16> > select_ln94_13_fu_1665_p3;
    sc_signal< sc_lv<16> > select_ln94_13_reg_2128;
    sc_signal< sc_lv<16> > select_ln94_15_fu_1679_p3;
    sc_signal< sc_lv<16> > select_ln94_15_reg_2134;
    sc_signal< sc_lv<16> > select_ln94_16_fu_1693_p3;
    sc_signal< sc_lv<16> > select_ln94_16_reg_2140;
    sc_signal< sc_lv<16> > select_ln94_18_fu_1707_p3;
    sc_signal< sc_lv<16> > select_ln94_18_reg_2146;
    sc_signal< sc_lv<16> > select_ln94_19_fu_1721_p3;
    sc_signal< sc_lv<16> > select_ln94_19_reg_2152;
    sc_signal< sc_lv<16> > select_ln94_21_fu_1735_p3;
    sc_signal< sc_lv<16> > select_ln94_21_reg_2158;
    sc_signal< sc_lv<16> > select_ln94_22_fu_1749_p3;
    sc_signal< sc_lv<16> > select_ln94_22_reg_2164;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<4> > ap_phi_mux_h_idx_assign_phi_fu_1381_p4;
    sc_signal< sc_lv<64> > zext_ln81_fu_1439_p1;
    sc_signal< sc_lv<64> > zext_ln89_fu_1444_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln143_fu_1411_p2;
    sc_signal< sc_lv<4> > add_ln142_1_fu_1425_p2;
    sc_signal< sc_lv<4> > select_ln81_fu_1417_p3;
    sc_signal< sc_lv<1> > icmp_ln1496_fu_1533_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_1_fu_1547_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_3_fu_1561_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_4_fu_1575_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_6_fu_1589_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_7_fu_1603_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_9_fu_1617_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_10_fu_1631_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_12_fu_1645_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_13_fu_1659_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_15_fu_1673_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_16_fu_1687_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_18_fu_1701_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_19_fu_1715_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_21_fu_1729_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_22_fu_1743_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_2_fu_1757_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_5_fu_1768_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_8_fu_1779_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_11_fu_1790_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_14_fu_1801_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_17_fu_1812_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_20_fu_1823_p2;
    sc_signal< sc_lv<1> > icmp_ln1496_23_fu_1834_p2;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln142_1_fu_1425_p2();
    void thread_add_ln142_fu_1405_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_h_idx_assign_phi_fu_1381_p4();
    void thread_ap_ready();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_data_V_data_4_V_blk_n();
    void thread_data_V_data_4_V_read();
    void thread_data_V_data_5_V_blk_n();
    void thread_data_V_data_5_V_read();
    void thread_data_V_data_6_V_blk_n();
    void thread_data_V_data_6_V_read();
    void thread_data_V_data_7_V_blk_n();
    void thread_data_V_data_7_V_read();
    void thread_data_window_0_V_V_read();
    void thread_data_window_0_V_V_write();
    void thread_data_window_10_V_V_read();
    void thread_data_window_10_V_V_write();
    void thread_data_window_11_V_V_read();
    void thread_data_window_11_V_V_write();
    void thread_data_window_12_V_V_read();
    void thread_data_window_12_V_V_write();
    void thread_data_window_13_V_V_read();
    void thread_data_window_13_V_V_write();
    void thread_data_window_14_V_V_read();
    void thread_data_window_14_V_V_write();
    void thread_data_window_15_V_V_read();
    void thread_data_window_15_V_V_write();
    void thread_data_window_16_V_V_read();
    void thread_data_window_16_V_V_write();
    void thread_data_window_17_V_V_read();
    void thread_data_window_17_V_V_write();
    void thread_data_window_18_V_V_read();
    void thread_data_window_18_V_V_write();
    void thread_data_window_19_V_V_read();
    void thread_data_window_19_V_V_write();
    void thread_data_window_1_V_V_read();
    void thread_data_window_1_V_V_write();
    void thread_data_window_20_V_V_read();
    void thread_data_window_20_V_V_write();
    void thread_data_window_21_V_V_read();
    void thread_data_window_21_V_V_write();
    void thread_data_window_22_V_V_read();
    void thread_data_window_22_V_V_write();
    void thread_data_window_23_V_V_read();
    void thread_data_window_23_V_V_write();
    void thread_data_window_24_V_V_read();
    void thread_data_window_24_V_V_write();
    void thread_data_window_25_V_V_read();
    void thread_data_window_25_V_V_write();
    void thread_data_window_26_V_V_read();
    void thread_data_window_26_V_V_write();
    void thread_data_window_27_V_V_read();
    void thread_data_window_27_V_V_write();
    void thread_data_window_28_V_V_read();
    void thread_data_window_28_V_V_write();
    void thread_data_window_29_V_V_read();
    void thread_data_window_29_V_V_write();
    void thread_data_window_2_V_V_read();
    void thread_data_window_2_V_V_write();
    void thread_data_window_30_V_V_read();
    void thread_data_window_30_V_V_write();
    void thread_data_window_31_V_V_read();
    void thread_data_window_31_V_V_write();
    void thread_data_window_3_V_V_read();
    void thread_data_window_3_V_V_write();
    void thread_data_window_4_V_V_read();
    void thread_data_window_4_V_V_write();
    void thread_data_window_5_V_V_read();
    void thread_data_window_5_V_V_write();
    void thread_data_window_6_V_V_read();
    void thread_data_window_6_V_V_write();
    void thread_data_window_7_V_V_read();
    void thread_data_window_7_V_V_write();
    void thread_data_window_8_V_V_read();
    void thread_data_window_8_V_V_write();
    void thread_data_window_9_V_V_read();
    void thread_data_window_9_V_V_write();
    void thread_i_iw_fu_1449_p2();
    void thread_icmp_ln142_fu_1399_p2();
    void thread_icmp_ln143_fu_1411_p2();
    void thread_icmp_ln1496_10_fu_1631_p2();
    void thread_icmp_ln1496_11_fu_1790_p2();
    void thread_icmp_ln1496_12_fu_1645_p2();
    void thread_icmp_ln1496_13_fu_1659_p2();
    void thread_icmp_ln1496_14_fu_1801_p2();
    void thread_icmp_ln1496_15_fu_1673_p2();
    void thread_icmp_ln1496_16_fu_1687_p2();
    void thread_icmp_ln1496_17_fu_1812_p2();
    void thread_icmp_ln1496_18_fu_1701_p2();
    void thread_icmp_ln1496_19_fu_1715_p2();
    void thread_icmp_ln1496_1_fu_1547_p2();
    void thread_icmp_ln1496_20_fu_1823_p2();
    void thread_icmp_ln1496_21_fu_1729_p2();
    void thread_icmp_ln1496_22_fu_1743_p2();
    void thread_icmp_ln1496_23_fu_1834_p2();
    void thread_icmp_ln1496_2_fu_1757_p2();
    void thread_icmp_ln1496_3_fu_1561_p2();
    void thread_icmp_ln1496_4_fu_1575_p2();
    void thread_icmp_ln1496_5_fu_1768_p2();
    void thread_icmp_ln1496_6_fu_1589_p2();
    void thread_icmp_ln1496_7_fu_1603_p2();
    void thread_icmp_ln1496_8_fu_1779_p2();
    void thread_icmp_ln1496_9_fu_1617_p2();
    void thread_icmp_ln1496_fu_1533_p2();
    void thread_icmp_ln879_fu_1463_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op160();
    void thread_io_acc_block_signal_op314();
    void thread_or_ln_fu_1455_p3();
    void thread_pool_table_height17_address0();
    void thread_pool_table_height17_ce0();
    void thread_pool_table_width18_address0();
    void thread_pool_table_width18_ce0();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_res_V_data_4_V_blk_n();
    void thread_res_V_data_4_V_din();
    void thread_res_V_data_4_V_write();
    void thread_res_V_data_5_V_blk_n();
    void thread_res_V_data_5_V_din();
    void thread_res_V_data_5_V_write();
    void thread_res_V_data_6_V_blk_n();
    void thread_res_V_data_6_V_din();
    void thread_res_V_data_6_V_write();
    void thread_res_V_data_7_V_blk_n();
    void thread_res_V_data_7_V_din();
    void thread_res_V_data_7_V_write();
    void thread_select_ln81_1_fu_1431_p3();
    void thread_select_ln81_fu_1417_p3();
    void thread_select_ln94_10_fu_1637_p3();
    void thread_select_ln94_12_fu_1651_p3();
    void thread_select_ln94_13_fu_1665_p3();
    void thread_select_ln94_15_fu_1679_p3();
    void thread_select_ln94_16_fu_1693_p3();
    void thread_select_ln94_18_fu_1707_p3();
    void thread_select_ln94_19_fu_1721_p3();
    void thread_select_ln94_1_fu_1553_p3();
    void thread_select_ln94_21_fu_1735_p3();
    void thread_select_ln94_22_fu_1749_p3();
    void thread_select_ln94_3_fu_1567_p3();
    void thread_select_ln94_4_fu_1581_p3();
    void thread_select_ln94_6_fu_1595_p3();
    void thread_select_ln94_7_fu_1609_p3();
    void thread_select_ln94_9_fu_1623_p3();
    void thread_select_ln94_fu_1539_p3();
    void thread_start_out();
    void thread_start_write();
    void thread_zext_ln81_fu_1439_p1();
    void thread_zext_ln89_fu_1444_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
