xload ../rect_files/_0_0cell_0_0g0n1n2n3n4naaao_025a4267aaooax0
box 405 240 435 255
paint polysilicon
box 406 241 406 241
label "out" right polysilicon
box 405 277.5 435 292.5
paint polysilicon
box 406 278.5 406 278.5
label "out" right polysilicon
box 435 292.5 472.5 367.5
paint pdiffusion
box 436 293.5 436 293.5
label "#18" right pdiffusion
box 405 367.5 435 382.5
paint polysilicon
box 405 292.5 435 367.5
paint ptransistor
box 435 195 472.5 240
paint ndiffusion
box 436 196 436 196
label "#18" right ndiffusion
box 375 292.5 405 367.5
paint pdiffusion
box 405 180 435 195
paint polysilicon
box 405 195 435 240
paint ntransistor
box 337.5 240 352.5 255
paint polysilicon
box 338.5 241 338.5 241
label "in(0)" right polysilicon
box 337.5 277.5 352.5 292.5
paint polysilicon
box 338.5 278.5 338.5 278.5
label "in(0)" right polysilicon
box 352.5 292.5 375 352.5
paint pdiffusion
box 353.5 293.5 353.5 293.5
label "Vdd" right pdiffusion
box 382.5 195 405 240
paint ndiffusion
box 337.5 292.5 352.5 352.5
paint ptransistor
box 337.5 352.5 352.5 367.5
paint polysilicon
box 352.5 90 382.5 240
paint ndiffusion
box 353.5 91 353.5 91
label "GND" right ndiffusion
box 315 292.5 337.5 352.5
paint pdiffusion
box 337.5 75 352.5 90
paint polysilicon
box 337.5 90 352.5 240
paint ntransistor
box 285 187.5 307.5 240
paint ndiffusion
box 286 188.5 286 188.5
label "#3" right ndiffusion
box 270 240 285 255
paint polysilicon
box 271 241 271 241
label "in(4)" right polysilicon
box 270 277.5 285 292.5
paint polysilicon
box 271 278.5 271 278.5
label "in(4)" right polysilicon
box 285 292.5 315 517.5
paint pdiffusion
box 286 293.5 286 293.5
label "out" right pdiffusion
box 270 517.5 285 532.5
paint polysilicon
box 307.5 90 337.5 240
paint ndiffusion
box 270 172.5 285 187.5
paint polysilicon
box 270 187.5 285 240
paint ntransistor
box 270 292.5 285 517.5
paint ptransistor
box 262.5 187.5 270 240
paint ndiffusion
box 232.5 292.5 270 517.5
paint pdiffusion
box 232.5 37.5 262.5 240
paint ndiffusion
box 233.5 38.5 233.5 38.5
label "out" right ndiffusion
box 217.5 240 232.5 255
paint polysilicon
box 218.5 241 218.5 241
label "in(7)" right polysilicon
box 217.5 277.5 232.5 292.5
paint polysilicon
box 218.5 278.5 218.5 278.5
label "in(3)" right polysilicon
box 217.5 292.5 232.5 517.5
paint ptransistor
box 217.5 517.5 232.5 532.5
paint polysilicon
box 217.5 22.5 232.5 37.5
paint polysilicon
box 217.5 37.5 232.5 240
paint ntransistor
box 180 292.5 217.5 517.5
paint pdiffusion
box 181 293.5 181 293.5
label "#14" right pdiffusion
box 180 37.5 217.5 240
paint ndiffusion
box 165 240 180 255
paint polysilicon
box 166 241 166 241
label "in(6)" right polysilicon
box 165 22.5 180 37.5
paint polysilicon
box 165 37.5 180 240
paint ntransistor
box 135 37.5 165 240
paint ndiffusion
box 112.5 142.5 135 240
paint ndiffusion
box 97.5 127.5 112.5 142.5
paint polysilicon
box 97.5 142.5 112.5 240
paint ntransistor
box 97.5 240 112.5 255
paint polysilicon
box 98.5 241 98.5 241
label "in(2)" right polysilicon
box 60 142.5 97.5 240
paint ndiffusion
box 61 143.5 61 143.5
label "#3" right ndiffusion
box 780 292.5 817.5 517.5
paint pdiffusion
box 781 293.5 781 293.5
label "#14" right pdiffusion
box 847.5 90 885 240
paint ndiffusion
box 848.5 91 848.5 91
label "out" right ndiffusion
box 832.5 240 847.5 255
paint polysilicon
box 833.5 241 833.5 241
label "in(5)" right polysilicon
box 765 292.5 780 517.5
paint ptransistor
box 765 517.5 780 532.5
paint polysilicon
box 832.5 75 847.5 90
paint polysilicon
box 832.5 90 847.5 240
paint ntransistor
box 765 277.5 780 292.5
paint polysilicon
box 766 278.5 766 278.5
label "in(2)" right polysilicon
box 727.5 292.5 765 517.5
paint pdiffusion
box 802.5 90 832.5 240
paint ndiffusion
box 780 165 802.5 240
paint ndiffusion
box 712.5 292.5 727.5 517.5
paint ptransistor
box 712.5 517.5 727.5 532.5
paint polysilicon
box 765 150 780 165
paint polysilicon
box 765 165 780 240
paint ntransistor
box 765 240 780 255
paint polysilicon
box 766 241 766 241
label "in(2)" right polysilicon
box 712.5 277.5 727.5 292.5
paint polysilicon
box 713.5 278.5 713.5 278.5
label "in(1)" right polysilicon
box 682.5 292.5 712.5 517.5
paint pdiffusion
box 727.5 165 765 240
paint ndiffusion
box 728.5 166 728.5 166
label "#3" right ndiffusion
box 660 292.5 682.5 337.5
paint pdiffusion
box 661 293.5 661 293.5
label "Vdd" right pdiffusion
box 555 277.5 660 292.5
paint polysilicon
box 556 278.5 556 278.5
label "GND" right polysilicon
box 555 292.5 660 337.5
paint ptransistor
box 555 337.5 660 352.5
paint polysilicon
box 517.5 292.5 555 337.5
paint pdiffusion
box 518.5 293.5 518.5 293.5
label "#19" right pdiffusion
box 1170 195 1207.5 240
paint ndiffusion
box 1171 196 1171 196
label "GND" right ndiffusion
box 1005 180 1170 195
paint polysilicon
box 1005 195 1170 240
paint ntransistor
box 1005 240 1170 255
paint polysilicon
box 1006 241 1006 241
label "Vdd" right polysilicon
box 982.5 195 1005 240
paint ndiffusion
box 982.5 292.5 1020 337.5
paint pdiffusion
box 983.5 293.5 983.5 293.5
label "out" right pdiffusion
box 967.5 180 982.5 195
paint polysilicon
box 967.5 195 982.5 240
paint ntransistor
box 967.5 240 982.5 255
paint polysilicon
box 968.5 241 968.5 241
label "#18" right polysilicon
box 967.5 277.5 982.5 292.5
paint polysilicon
box 968.5 278.5 968.5 278.5
label "#18" right polysilicon
box 967.5 292.5 982.5 337.5
paint ptransistor
box 967.5 337.5 982.5 352.5
paint polysilicon
box 930 195 967.5 240
paint ndiffusion
box 931 196 931 196
label "out" right ndiffusion
box 930 292.5 967.5 337.5
paint pdiffusion
box 931 293.5 931 293.5
label "#19" right pdiffusion
box 1140 540 1170 570
paint m1
box 1141 541 1141 541
label "GND" right m1
port class input
port make
box 1020 540 1050 570
paint m1
box 1021 541 1021 541
label "Vdd" right m1
port class input
port make
box 900 540 930 570
paint m1
box 901 541 901 541
label "in(7)" right m1
port class input
port make
box 780 540 810 570
paint m1
box 781 541 781 541
label "in(6)" right m1
port class input
port make
box 660 540 690 570
paint m1
box 661 541 661 541
label "in(5)" right m1
port class input
port make
box 540 540 570 570
paint m1
box 541 541 541 541
label "in(4)" right m1
port class input
port make
box 420 540 450 570
paint m1
box 421 541 421 541
label "in(3)" right m1
port class input
port make
box 300 540 330 570
paint m1
box 301 541 301 541
label "in(2)" right m1
port class input
port make
box 180 540 210 570
paint m1
box 181 541 181 541
label "in(1)" right m1
port class input
port make
box 60 30 90 60
paint m1
box 61 31 61 31
label "out" right m1
port class output
port make
box 60 540 90 570
paint m1
box 61 541 61 541
label "in(0)" right m1
port class input
port make
proc lcell { x } { load "_0_0cell_0_0g${x}x0" }
