Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 18:01:20 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_11/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.694      -10.215                     23                 2561       -0.052       -0.731                     42                 2561        1.725        0.000                       0                  2562  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.694      -10.215                     23                 2561       -0.052       -0.731                     42                 2561        1.725        0.000                       0                  2562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           23  Failing Endpoints,  Worst Slack       -0.694ns,  Total Violation      -10.215ns
Hold  :           42  Failing Endpoints,  Worst Slack       -0.052ns,  Total Violation       -0.731ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.694ns  (required time - arrival time)
  Source:                 genblk1[310].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.064ns (45.184%)  route 2.504ns (54.816%))
  Logic Levels:           21  (CARRY8=12 LUT2=8 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.734ns = ( 5.734 - 4.000 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.266ns (routing 0.210ns, distribution 1.056ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.190ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.266     2.227    genblk1[310].reg_in/CLK
    SLICE_X123Y500       FDRE                                         r  genblk1[310].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y500       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.304 r  genblk1[310].reg_in/reg_out_reg[3]/Q
                         net (fo=6, estimated)        0.121     2.425    genblk1[310].reg_in/x_reg[310][3]
    SLICE_X123Y501       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.548 r  genblk1[310].reg_in/reg_out[0]_i_2040/O
                         net (fo=1, routed)           0.022     2.570    conv/mul120/reg_out[0]_i_1652_0[3]
    SLICE_X123Y501       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.729 r  conv/mul120/reg_out_reg[0]_i_1644/CO[7]
                         net (fo=1, estimated)        0.026     2.755    conv/mul120/reg_out_reg[0]_i_1644_n_0
    SLICE_X123Y502       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.811 r  conv/mul120/reg_out_reg[0]_i_1643/O[0]
                         net (fo=2, estimated)        0.201     3.012    conv/add000155/tmp00[120]_32[7]
    SLICE_X122Y498       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.063 r  conv/add000155/reg_out[0]_i_1645/O
                         net (fo=1, routed)           0.010     3.073    conv/add000155/reg_out[0]_i_1645_n_0
    SLICE_X122Y498       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.188 r  conv/add000155/reg_out_reg[0]_i_1098/CO[7]
                         net (fo=1, estimated)        0.026     3.214    conv/add000155/reg_out_reg[0]_i_1098_n_0
    SLICE_X122Y499       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.290 r  conv/add000155/reg_out_reg[23]_i_749/O[1]
                         net (fo=2, estimated)        0.366     3.656    conv/add000155/reg_out_reg[23]_i_749_n_14
    SLICE_X121Y501       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.693 r  conv/add000155/reg_out[23]_i_755/O
                         net (fo=1, routed)           0.021     3.714    conv/add000155/reg_out[23]_i_755_n_0
    SLICE_X121Y501       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.914 r  conv/add000155/reg_out_reg[23]_i_619/O[5]
                         net (fo=2, estimated)        0.234     4.148    conv/add000155/reg_out_reg[23]_i_619_n_10
    SLICE_X121Y505       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     4.185 r  conv/add000155/reg_out[23]_i_622/O
                         net (fo=1, routed)           0.022     4.207    conv/add000155/reg_out[23]_i_622_n_0
    SLICE_X121Y505       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.366 r  conv/add000155/reg_out_reg[23]_i_476/CO[7]
                         net (fo=1, estimated)        0.026     4.392    conv/add000155/reg_out_reg[23]_i_476_n_0
    SLICE_X121Y506       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.448 r  conv/add000155/reg_out_reg[23]_i_475/O[0]
                         net (fo=1, estimated)        0.437     4.885    conv/add000155/reg_out_reg[23]_i_475_n_15
    SLICE_X122Y510       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     4.921 r  conv/add000155/reg_out[23]_i_316/O
                         net (fo=1, routed)           0.009     4.930    conv/add000155/reg_out[23]_i_316_n_0
    SLICE_X122Y510       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[3])
                                                      0.180     5.110 r  conv/add000155/reg_out_reg[23]_i_197/CO[3]
                         net (fo=1, estimated)        0.270     5.380    conv/add000155/reg_out_reg[23]_i_197_n_4
    SLICE_X124Y509       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     5.430 r  conv/add000155/reg_out[23]_i_116/O
                         net (fo=1, routed)           0.009     5.439    conv/add000155/reg_out[23]_i_116_n_0
    SLICE_X124Y509       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[4])
                                                      0.154     5.593 r  conv/add000155/reg_out_reg[23]_i_72/CO[4]
                         net (fo=1, estimated)        0.231     5.824    conv/add000155/reg_out_reg[23]_i_72_n_3
    SLICE_X125Y512       LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     5.861 r  conv/add000155/reg_out[23]_i_45/O
                         net (fo=1, routed)           0.014     5.875    conv/add000155/reg_out[23]_i_45_n_0
    SLICE_X125Y512       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.103     5.978 r  conv/add000155/reg_out_reg[23]_i_25/CO[5]
                         net (fo=1, estimated)        0.231     6.209    conv/add000155/reg_out_reg[23]_i_25_n_2
    SLICE_X124Y512       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     6.258 r  conv/add000155/reg_out[23]_i_11/O
                         net (fo=1, routed)           0.011     6.269    conv/add000155/reg_out[23]_i_11_n_0
    SLICE_X124Y512       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[6])
                                                      0.127     6.396 r  conv/add000155/reg_out_reg[23]_i_3/O[6]
                         net (fo=2, estimated)        0.169     6.565    conv/add000155/tmp07[0]_45[21]
    SLICE_X123Y512       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     6.616 r  conv/add000155/reg_out[23]_i_4/O
                         net (fo=1, routed)           0.022     6.638    conv/add000156/reg_out_reg[23][0]
    SLICE_X123Y512       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[6])
                                                      0.131     6.769 r  conv/add000156/reg_out_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     6.795    reg_out/D[23]
    SLICE_X123Y512       FDRE                                         r  reg_out/reg_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.064     5.734    reg_out/CLK
    SLICE_X123Y512       FDRE                                         r  reg_out/reg_out_reg[23]/C
                         clock pessimism              0.377     6.112    
                         clock uncertainty           -0.035     6.076    
    SLICE_X123Y512       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     6.101    reg_out/reg_out_reg[23]
  -------------------------------------------------------------------
                         required time                          6.101    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 -0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.052ns  (arrival time - required time)
  Source:                 demux/genblk1[334].z_reg[334][3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[334].reg_in/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.058ns (30.851%)  route 0.130ns (69.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.258ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.097ns (routing 0.190ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.210ns, distribution 1.087ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.097     1.767    demux/CLK
    SLICE_X131Y480       FDRE                                         r  demux/genblk1[334].z_reg[334][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y480       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.825 r  demux/genblk1[334].z_reg[334][3]/Q
                         net (fo=1, estimated)        0.130     1.955    genblk1[334].reg_in/D[3]
    SLICE_X133Y479       FDRE                                         r  genblk1[334].reg_in/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2561, estimated)     1.297     2.258    genblk1[334].reg_in/CLK
    SLICE_X133Y479       FDRE                                         r  genblk1[334].reg_in/reg_out_reg[3]/C
                         clock pessimism             -0.311     1.947    
    SLICE_X133Y479       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.007    genblk1[334].reg_in/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                 -0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X124Y506  demux/genblk1[34].z_reg[34][3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X122Y480  demux/genblk1[349].z_reg[349][7]/C



