[2021-09-09 09:58:27,904]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 09:58:27,904]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:28,364]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; ".

Peak memory: 14614528 bytes

[2021-09-09 09:58:28,364]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:28,492]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34856960 bytes

[2021-09-09 09:58:28,494]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 09:58:28,494]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:28,530]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :69
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7729152 bytes

[2021-09-09 09:58:28,530]mapper_test.py:220:[INFO]: area: 101 level: 6
[2021-09-09 11:55:29,905]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 11:55:29,905]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:55:30,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; ".

Peak memory: 14180352 bytes

[2021-09-09 11:55:30,321]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:55:30,450]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 11:55:30,451]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 11:55:30,452]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:55:32,310]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :142
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :84
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15343616 bytes

[2021-09-09 11:55:32,310]mapper_test.py:220:[INFO]: area: 129 level: 5
[2021-09-09 13:25:36,610]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 13:25:36,610]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:25:37,028]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; ".

Peak memory: 14327808 bytes

[2021-09-09 13:25:37,029]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:25:37,201]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34750464 bytes

[2021-09-09 13:25:37,203]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 13:25:37,203]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:25:39,046]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :101
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :129
score:100
	Report mapping result:
		klut_size()     :142
		klut.num_gates():129
		max delay       :5
		max area        :129
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :21
		LUT fanins:3	 numbers :24
		LUT fanins:4	 numbers :84
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15413248 bytes

[2021-09-09 13:25:39,046]mapper_test.py:220:[INFO]: area: 129 level: 5
[2021-09-09 15:04:35,407]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 15:04:35,408]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:35,408]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:35,545]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34672640 bytes

[2021-09-09 15:04:35,547]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 15:04:35,547]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:04:37,615]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15384576 bytes

[2021-09-09 15:04:37,615]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-09 15:33:39,364]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 15:33:39,364]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:39,364]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:39,541]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34738176 bytes

[2021-09-09 15:33:39,543]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 15:33:39,543]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:33:41,573]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15540224 bytes

[2021-09-09 15:33:41,573]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-09 16:11:42,823]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 16:11:42,823]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:11:42,823]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:11:42,961]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34643968 bytes

[2021-09-09 16:11:42,963]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 16:11:42,963]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:11:44,992]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15482880 bytes

[2021-09-09 16:11:44,992]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-09 16:46:25,270]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 16:46:25,270]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:25,271]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:25,446]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34836480 bytes

[2021-09-09 16:46:25,448]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 16:46:25,448]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:27,513]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15306752 bytes

[2021-09-09 16:46:27,514]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-09 17:22:46,714]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-09 17:22:46,715]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:22:46,715]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:22:46,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34787328 bytes

[2021-09-09 17:22:46,887]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-09 17:22:46,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:22:48,919]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15380480 bytes

[2021-09-09 17:22:48,920]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-13 23:28:12,029]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-13 23:28:12,030]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:12,030]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:12,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34459648 bytes

[2021-09-13 23:28:12,204]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-13 23:28:12,204]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:13,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():138
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 14389248 bytes

[2021-09-13 23:28:13,977]mapper_test.py:220:[INFO]: area: 138 level: 5
[2021-09-13 23:42:03,155]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-13 23:42:03,156]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:03,156]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:03,284]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34541568 bytes

[2021-09-13 23:42:03,286]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-13 23:42:03,286]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:03,336]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7217152 bytes

[2021-09-13 23:42:03,337]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-14 08:57:55,113]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-14 08:57:55,113]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:57:55,114]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:57:55,241]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34295808 bytes

[2021-09-14 08:57:55,243]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-14 08:57:55,243]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:57:57,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :141
score:100
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :53
		LUT fanins:4	 numbers :49
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 15478784 bytes

[2021-09-14 08:57:57,066]mapper_test.py:220:[INFO]: area: 141 level: 5
[2021-09-14 09:21:01,633]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-14 09:21:01,633]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:01,633]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:01,764]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34332672 bytes

[2021-09-14 09:21:01,766]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-14 09:21:01,766]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:01,801]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7782400 bytes

[2021-09-14 09:21:01,802]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-15 15:31:39,338]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-15 15:31:39,339]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:39,339]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:39,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34635776 bytes

[2021-09-15 15:31:39,453]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-15 15:31:39,454]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:41,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :140
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():140
		max delay       :5
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 14974976 bytes

[2021-09-15 15:31:41,122]mapper_test.py:220:[INFO]: area: 140 level: 5
[2021-09-15 15:54:25,714]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-15 15:54:25,714]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:25,714]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:25,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-15 15:54:25,837]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-15 15:54:25,838]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:25,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7340032 bytes

[2021-09-15 15:54:25,888]mapper_test.py:220:[INFO]: area: 117 level: 6
[2021-09-18 14:02:12,035]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-18 14:02:12,036]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:12,036]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:12,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-09-18 14:02:12,156]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-18 14:02:12,156]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:13,800]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :140
score:100
	Report mapping result:
		klut_size()     :153
		klut.num_gates():140
		max delay       :5
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :38
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11980800 bytes

[2021-09-18 14:02:13,801]mapper_test.py:220:[INFO]: area: 140 level: 5
[2021-09-18 16:26:45,337]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-18 16:26:45,338]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:45,338]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:26:45,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34537472 bytes

[2021-09-18 16:26:45,507]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-18 16:26:45,507]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:26:47,161]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12451840 bytes

[2021-09-18 16:26:47,162]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-22 08:57:56,586]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-22 08:57:56,587]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:56,587]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:56,751]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34271232 bytes

[2021-09-22 08:57:56,752]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-22 08:57:56,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:57,585]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	Report mapping result:
		klut_size()     :143
		klut.num_gates():130
		max delay       :6
		max area        :130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :51
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12132352 bytes

[2021-09-22 08:57:57,585]mapper_test.py:220:[INFO]: area: 130 level: 6
[2021-09-22 11:25:27,381]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-22 11:25:27,381]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:27,382]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:27,563]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34291712 bytes

[2021-09-22 11:25:27,564]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-22 11:25:27,565]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:29,270]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12247040 bytes

[2021-09-22 11:25:29,271]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-23 16:44:21,195]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-23 16:44:21,195]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:21,195]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:21,355]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34287616 bytes

[2021-09-23 16:44:21,356]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-23 16:44:21,357]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:22,980]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
balancing!
	current map manager:
		current min nodes:220
		current min depth:12
rewriting!
	current map manager:
		current min nodes:220
		current min depth:12
balancing!
	current map manager:
		current min nodes:220
		current min depth:10
rewriting!
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12193792 bytes

[2021-09-23 16:44:22,981]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-23 17:07:29,001]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-23 17:07:29,002]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:29,002]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:29,130]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34525184 bytes

[2021-09-23 17:07:29,132]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-23 17:07:29,132]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:30,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
balancing!
	current map manager:
		current min nodes:220
		current min depth:12
rewriting!
	current map manager:
		current min nodes:220
		current min depth:12
balancing!
	current map manager:
		current min nodes:220
		current min depth:10
rewriting!
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12017664 bytes

[2021-09-23 17:07:30,784]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-23 18:08:59,086]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-23 18:08:59,087]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:08:59,087]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:08:59,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34680832 bytes

[2021-09-23 18:08:59,207]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-23 18:08:59,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:00,841]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
balancing!
	current map manager:
		current min nodes:220
		current min depth:12
rewriting!
	current map manager:
		current min nodes:220
		current min depth:12
balancing!
	current map manager:
		current min nodes:220
		current min depth:10
rewriting!
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12136448 bytes

[2021-09-23 18:09:00,842]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-27 16:36:08,261]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-27 16:36:08,262]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:08,262]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:08,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34643968 bytes

[2021-09-27 16:36:08,433]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-27 16:36:08,433]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:10,137]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
balancing!
	current map manager:
		current min nodes:220
		current min depth:12
rewriting!
	current map manager:
		current min nodes:220
		current min depth:12
balancing!
	current map manager:
		current min nodes:220
		current min depth:10
rewriting!
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12562432 bytes

[2021-09-27 16:36:10,138]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-27 17:42:52,153]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-27 17:42:52,153]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:42:52,153]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:42:52,324]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34406400 bytes

[2021-09-27 17:42:52,326]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-27 17:42:52,326]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:42:53,994]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
balancing!
	current map manager:
		current min nodes:220
		current min depth:12
rewriting!
	current map manager:
		current min nodes:220
		current min depth:12
balancing!
	current map manager:
		current min nodes:220
		current min depth:10
rewriting!
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12705792 bytes

[2021-09-27 17:42:53,995]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-28 02:09:07,958]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-28 02:09:07,958]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:07,959]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:08,074]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-09-28 02:09:08,076]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-28 02:09:08,076]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:09,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12468224 bytes

[2021-09-28 02:09:09,730]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-28 16:48:36,704]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-28 16:48:36,704]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:36,704]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:36,864]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34332672 bytes

[2021-09-28 16:48:36,865]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-28 16:48:36,866]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:38,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 12161024 bytes

[2021-09-28 16:48:38,511]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-09-28 17:27:38,188]mapper_test.py:79:[INFO]: run case "int2float"
[2021-09-28 17:27:38,188]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:38,188]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:38,308]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34570240 bytes

[2021-09-28 17:27:38,310]mapper_test.py:156:[INFO]: area: 88 level: 6
[2021-09-28 17:27:38,311]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:39,931]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11960320 bytes

[2021-09-28 17:27:39,932]mapper_test.py:220:[INFO]: area: 139 level: 5
[2021-10-09 10:41:53,064]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-09 10:41:53,064]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:53,064]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:53,178]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34377728 bytes

[2021-10-09 10:41:53,179]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-09 10:41:53,180]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:53,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :138
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7622656 bytes

[2021-10-09 10:41:53,305]mapper_test.py:224:[INFO]: area: 138 level: 5
[2021-10-09 11:24:27,043]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-09 11:24:27,044]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:27,044]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:27,160]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34578432 bytes

[2021-10-09 11:24:27,162]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-09 11:24:27,162]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:27,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :138
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7720960 bytes

[2021-10-09 11:24:27,237]mapper_test.py:224:[INFO]: area: 138 level: 5
[2021-10-09 16:32:06,695]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-09 16:32:06,696]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:06,696]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:06,867]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-10-09 16:32:06,868]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-09 16:32:06,869]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:07,749]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11100160 bytes

[2021-10-09 16:32:07,749]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-09 16:49:14,588]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-09 16:49:14,588]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:14,588]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:14,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34258944 bytes

[2021-10-09 16:49:14,761]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-09 16:49:14,762]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:15,600]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11145216 bytes

[2021-10-09 16:49:15,601]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-12 10:58:50,114]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-12 10:58:50,114]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:58:50,115]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:58:50,236]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34410496 bytes

[2021-10-12 10:58:50,238]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-12 10:58:50,238]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:58:51,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11575296 bytes

[2021-10-12 10:58:51,991]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-12 11:18:39,507]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-12 11:18:39,507]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:39,507]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:39,680]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34553856 bytes

[2021-10-12 11:18:39,682]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-12 11:18:39,682]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:39,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :138
score:100
	Report mapping result:
		klut_size()     :151
		klut.num_gates():138
		max delay       :5
		max area        :138
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :37
		LUT fanins:3	 numbers :54
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 7356416 bytes

[2021-10-12 11:18:39,760]mapper_test.py:224:[INFO]: area: 138 level: 5
[2021-10-12 13:34:18,222]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-12 13:34:18,223]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:18,223]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:18,342]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34557952 bytes

[2021-10-12 13:34:18,343]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-12 13:34:18,344]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:20,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11624448 bytes

[2021-10-12 13:34:20,102]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-12 15:04:58,900]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-12 15:04:58,900]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:04:58,900]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:04:59,067]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34201600 bytes

[2021-10-12 15:04:59,068]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-12 15:04:59,069]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:00,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :56
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11546624 bytes

[2021-10-12 15:05:00,789]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-12 18:49:52,985]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-12 18:49:52,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:49:52,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:49:53,108]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34430976 bytes

[2021-10-12 18:49:53,110]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-12 18:49:53,110]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:49:54,836]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11608064 bytes

[2021-10-12 18:49:54,837]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-18 11:43:24,396]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-18 11:43:24,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:24,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:24,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34320384 bytes

[2021-10-18 11:43:24,527]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-18 11:43:24,528]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:26,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11575296 bytes

[2021-10-18 11:43:26,315]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-18 12:04:02,327]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-18 12:04:02,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:02,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:02,448]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34267136 bytes

[2021-10-18 12:04:02,450]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-18 12:04:02,451]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:02,476]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6213632 bytes

[2021-10-18 12:04:02,477]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-19 14:11:59,319]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-19 14:11:59,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:59,322]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:59,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34390016 bytes

[2021-10-19 14:11:59,443]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-19 14:11:59,443]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:59,483]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6340608 bytes

[2021-10-19 14:11:59,483]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 13:33:44,371]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-22 13:33:44,371]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:44,371]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:44,491]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34377728 bytes

[2021-10-22 13:33:44,493]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-22 13:33:44,493]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:44,567]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 9125888 bytes

[2021-10-22 13:33:44,568]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 13:54:37,269]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-22 13:54:37,269]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:37,270]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:37,387]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34508800 bytes

[2021-10-22 13:54:37,389]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-22 13:54:37,389]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:37,464]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 9121792 bytes

[2021-10-22 13:54:37,464]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 14:02:20,127]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-22 14:02:20,128]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:20,128]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:20,248]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34689024 bytes

[2021-10-22 14:02:20,250]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-22 14:02:20,250]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:20,276]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6352896 bytes

[2021-10-22 14:02:20,276]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-22 14:05:41,082]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-22 14:05:41,082]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:41,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:41,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34332672 bytes

[2021-10-22 14:05:41,201]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-22 14:05:41,202]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:41,226]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6172672 bytes

[2021-10-22 14:05:41,226]mapper_test.py:224:[INFO]: area: 117 level: 6
[2021-10-23 13:32:57,027]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-23 13:32:57,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:32:57,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:32:57,194]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34316288 bytes

[2021-10-23 13:32:57,195]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-23 13:32:57,196]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:58,933]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :136
score:100
	Report mapping result:
		klut_size()     :149
		klut.num_gates():136
		max delay       :5
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11530240 bytes

[2021-10-23 13:32:58,934]mapper_test.py:224:[INFO]: area: 136 level: 5
[2021-10-24 17:44:33,323]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-24 17:44:33,324]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:33,324]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:33,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34336768 bytes

[2021-10-24 17:44:33,491]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-24 17:44:33,492]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:35,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :136
score:100
	Report mapping result:
		klut_size()     :149
		klut.num_gates():136
		max delay       :5
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :44
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :46
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11472896 bytes

[2021-10-24 17:44:35,200]mapper_test.py:224:[INFO]: area: 136 level: 5
[2021-10-24 18:04:59,788]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-24 18:04:59,788]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:04:59,788]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:04:59,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34271232 bytes

[2021-10-24 18:04:59,957]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-24 18:04:59,957]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:01,653]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:12
	current map manager:
		current min nodes:220
		current min depth:10
	current map manager:
		current min nodes:220
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:6
area :117
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :139
score:100
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11751424 bytes

[2021-10-24 18:05:01,653]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-26 10:25:32,081]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-26 10:25:32,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:32,082]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:32,206]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 10:25:32,208]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-26 10:25:32,208]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:32,240]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	current map manager:
		current min nodes:220
		current min depth:15
	Report mapping result:
		klut_size()     :111
		klut.num_gates():98
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6164480 bytes

[2021-10-26 10:25:32,241]mapper_test.py:224:[INFO]: area: 98 level: 6
[2021-10-26 11:02:46,287]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-26 11:02:46,287]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:02:46,288]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:02:46,460]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34205696 bytes

[2021-10-26 11:02:46,462]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-26 11:02:46,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:02:48,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :131
		klut.num_gates():118
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :55
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11157504 bytes

[2021-10-26 11:02:48,197]mapper_test.py:224:[INFO]: area: 118 level: 5
[2021-10-26 11:23:35,985]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-26 11:23:35,986]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:35,986]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:36,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34381824 bytes

[2021-10-26 11:23:36,109]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-26 11:23:36,109]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:37,807]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :131
		klut.num_gates():118
		max delay       :5
		max area        :136
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :31
		LUT fanins:3	 numbers :31
		LUT fanins:4	 numbers :56
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11255808 bytes

[2021-10-26 11:23:37,807]mapper_test.py:224:[INFO]: area: 118 level: 5
[2021-10-26 12:21:41,746]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-26 12:21:41,747]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:41,747]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:41,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34238464 bytes

[2021-10-26 12:21:41,869]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-26 12:21:41,870]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:21:43,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 11386880 bytes

[2021-10-26 12:21:43,570]mapper_test.py:224:[INFO]: area: 139 level: 5
[2021-10-26 14:13:02,268]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-26 14:13:02,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:02,269]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:02,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34443264 bytes

[2021-10-26 14:13:02,390]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-26 14:13:02,390]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:02,417]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :111
		klut.num_gates():98
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :26
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :53
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6021120 bytes

[2021-10-26 14:13:02,418]mapper_test.py:224:[INFO]: area: 98 level: 6
[2021-10-29 16:10:07,309]mapper_test.py:79:[INFO]: run case "int2float"
[2021-10-29 16:10:07,310]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:07,310]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:07,430]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34201600 bytes

[2021-10-29 16:10:07,432]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-10-29 16:10:07,432]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:07,459]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :153
		klut.num_gates():140
		max delay       :6
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :63
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
Peak memory: 6033408 bytes

[2021-10-29 16:10:07,460]mapper_test.py:224:[INFO]: area: 140 level: 6
[2021-11-03 09:51:51,619]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-03 09:51:51,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:51,619]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:51,739]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34299904 bytes

[2021-11-03 09:51:51,741]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-03 09:51:51,741]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:51,797]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :153
		klut.num_gates():140
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :39
		LUT fanins:3	 numbers :38
		LUT fanins:4	 numbers :63
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig_output.v
	Peak memory: 6377472 bytes

[2021-11-03 09:51:51,797]mapper_test.py:226:[INFO]: area: 140 level: 6
[2021-11-03 10:04:01,382]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-03 10:04:01,382]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:01,382]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:01,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34095104 bytes

[2021-11-03 10:04:01,502]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-03 10:04:01,502]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:01,537]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :61
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig_output.v
	Peak memory: 6524928 bytes

[2021-11-03 10:04:01,538]mapper_test.py:226:[INFO]: area: 141 level: 6
[2021-11-03 13:44:01,026]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-03 13:44:01,027]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:01,027]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:01,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34304000 bytes

[2021-11-03 13:44:01,150]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-03 13:44:01,150]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:01,187]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :61
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig_output.v
	Peak memory: 6778880 bytes

[2021-11-03 13:44:01,188]mapper_test.py:226:[INFO]: area: 141 level: 6
[2021-11-03 13:50:16,659]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-03 13:50:16,659]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:16,659]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:16,780]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34500608 bytes

[2021-11-03 13:50:16,781]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-03 13:50:16,782]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:16,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :154
		klut.num_gates():141
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :40
		LUT fanins:3	 numbers :40
		LUT fanins:4	 numbers :61
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig_output.v
	Peak memory: 6754304 bytes

[2021-11-03 13:50:16,820]mapper_test.py:226:[INFO]: area: 141 level: 6
[2021-11-04 15:57:11,609]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-04 15:57:11,610]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:11,610]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:11,796]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34631680 bytes

[2021-11-04 15:57:11,798]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-04 15:57:11,798]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:11,839]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig_output.v
	Peak memory: 6356992 bytes

[2021-11-04 15:57:11,839]mapper_test.py:226:[INFO]: area: 101 level: 6
[2021-11-16 12:28:11,880]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-16 12:28:11,881]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:11,881]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:12,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34430976 bytes

[2021-11-16 12:28:12,010]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-16 12:28:12,010]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:12,046]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004257 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 5922816 bytes

[2021-11-16 12:28:12,046]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-16 14:17:08,642]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-16 14:17:08,642]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:08,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:08,766]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34480128 bytes

[2021-11-16 14:17:08,768]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-16 14:17:08,768]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:08,808]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.006361 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6225920 bytes

[2021-11-16 14:17:08,809]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-16 14:23:28,988]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-16 14:23:28,988]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:28,988]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:29,111]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34324480 bytes

[2021-11-16 14:23:29,112]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-16 14:23:29,113]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:29,140]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004257 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6246400 bytes

[2021-11-16 14:23:29,141]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-17 16:36:08,555]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-17 16:36:08,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:08,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:08,684]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34504704 bytes

[2021-11-17 16:36:08,686]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-17 16:36:08,686]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:08,714]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004094 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 5926912 bytes

[2021-11-17 16:36:08,714]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-18 10:18:42,595]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-18 10:18:42,595]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:42,595]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:42,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-11-18 10:18:42,715]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-18 10:18:42,715]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:42,759]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.01224 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6430720 bytes

[2021-11-18 10:18:42,760]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-23 16:11:33,153]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-23 16:11:33,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:33,154]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:33,282]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34484224 bytes

[2021-11-23 16:11:33,283]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-23 16:11:33,284]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:33,320]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.008669 secs
	Report mapping result:
		klut_size()     :113
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6340608 bytes

[2021-11-23 16:11:33,321]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-23 16:42:31,370]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-23 16:42:31,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:31,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:31,493]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34635776 bytes

[2021-11-23 16:42:31,495]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-23 16:42:31,495]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:31,544]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.012563 secs
	Report mapping result:
		klut_size()     :113
		klut.num_gates():100
		max delay       :6
		max area        :100
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :14
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6574080 bytes

[2021-11-23 16:42:31,544]mapper_test.py:228:[INFO]: area: 100 level: 6
[2021-11-24 11:38:51,295]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 11:38:51,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:51,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:51,416]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34729984 bytes

[2021-11-24 11:38:51,418]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 11:38:51,418]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:51,441]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.000292 secs
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6123520 bytes

[2021-11-24 11:38:51,442]mapper_test.py:228:[INFO]: area: 117 level: 6
[2021-11-24 12:02:05,573]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 12:02:05,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:05,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:05,691]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:02:05,693]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 12:02:05,693]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:05,715]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.000314 secs
	Report mapping result:
		klut_size()     :130
		klut.num_gates():117
		max delay       :6
		max area        :117
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :28
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :47
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6225920 bytes

[2021-11-24 12:02:05,716]mapper_test.py:228:[INFO]: area: 117 level: 6
[2021-11-24 12:05:48,393]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 12:05:48,393]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:48,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:48,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34500608 bytes

[2021-11-24 12:05:48,518]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 12:05:48,518]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:48,553]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004114 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6131712 bytes

[2021-11-24 12:05:48,554]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-24 12:11:27,442]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 12:11:27,443]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:27,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:27,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34398208 bytes

[2021-11-24 12:11:27,566]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 12:11:27,567]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:27,589]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00138 secs
	Report mapping result:
		klut_size()     :99
		klut.num_gates():86
		max delay       :8
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :5
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 5959680 bytes

[2021-11-24 12:11:27,590]mapper_test.py:228:[INFO]: area: 86 level: 8
[2021-11-24 12:57:46,865]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 12:57:46,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:46,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:46,983]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34709504 bytes

[2021-11-24 12:57:46,984]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 12:57:46,985]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:47,011]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004115 secs
	Report mapping result:
		klut_size()     :114
		klut.num_gates():101
		max delay       :6
		max area        :101
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :30
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 6144000 bytes

[2021-11-24 12:57:47,012]mapper_test.py:228:[INFO]: area: 101 level: 6
[2021-11-24 13:09:51,368]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 13:09:51,369]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:09:51,369]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:09:51,490]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.00 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 13:09:51,492]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 13:09:51,492]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:09:53,206]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.004139 secs
Mapping time: 0.004831 secs
	Report mapping result:
		klut_size()     :128
		klut.num_gates():115
		max delay       :5
		max area        :115
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :28
		LUT fanins:4	 numbers :54
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 11362304 bytes

[2021-11-24 13:09:53,206]mapper_test.py:228:[INFO]: area: 115 level: 5
[2021-11-24 13:32:52,297]mapper_test.py:79:[INFO]: run case "int2float"
[2021-11-24 13:32:52,298]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:32:52,298]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:32:52,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     208.  Ch =     0.  Total mem =    0.03 MB. Peak cut mem =    0.01 MB.
P:  Del =    6.00.  Ar =     115.0.  Edge =      362.  Cut =      884.  T =     0.00 sec
P:  Del =    6.00.  Ar =      90.0.  Edge =      313.  Cut =      864.  T =     0.00 sec
P:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
E:  Del =    6.00.  Ar =      91.0.  Edge =      314.  Cut =      870.  T =     0.00 sec
F:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      314.  Cut =      857.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      845.  T =     0.00 sec
A:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
E:  Del =    6.00.  Ar =      88.0.  Edge =      302.  Cut =      846.  T =     0.00 sec
Total time =     0.01 sec
Const        =        0      0.00 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       28     31.82 %
Or           =        0      0.00 %
Other        =       60     68.18 %
TOTAL        =       88    100.00 %
Level =    3.  COs =    1.    14.3 %
Level =    4.  COs =    1.    28.6 %
Level =    5.  COs =    3.    71.4 %
Level =    6.  COs =    2.   100.0 %
Peak memory: 34263040 bytes

[2021-11-24 13:32:52,473]mapper_test.py:160:[INFO]: area: 88 level: 6
[2021-11-24 13:32:52,473]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:32:54,178]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.opt.aig
Mapping time: 0.000241 secs
Mapping time: 0.000276 secs
	Report mapping result:
		klut_size()     :152
		klut.num_gates():139
		max delay       :5
		max area        :139
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :55
		LUT fanins:4	 numbers :48
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/int2float/int2float.ifpga.v
	Peak memory: 11137024 bytes

[2021-11-24 13:32:54,179]mapper_test.py:228:[INFO]: area: 139 level: 5
