0.7
2020.2
Apr 18 2022
16:05:34
E:/Vivado/steve/project_4/4010_lab_4.sim/sim_1/behav/xsim/glbl.v,1666668299,verilog,,,,glbl,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/imports/new/control_unit_tb.sv,1666671579,systemVerilog,,,,control_unit_tb,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/new/ALU_decoder_tb.sv,1666674231,systemVerilog,,,,ALU_decoder_tb,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sources_1/imports/new/ALU_decoder.sv,1666672100,systemVerilog,,E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/new/ALU_decoder_tb.sv,,ALU_decoder,,uvm,,,,,,
E:/Vivado/steve/project_4/4010_lab_4.srcs/sources_1/new/control_unit.sv,1666671370,systemVerilog,,E:/Vivado/steve/project_4/4010_lab_4.srcs/sim_1/imports/new/control_unit_tb.sv,,control_unit,,uvm,,,,,,
