\hypertarget{spi_8h}{}\section{C\+:/\+Program Files (x86)/\+Arduino/libraries/\+Wi\+Fi/extras/wifi\+\_\+dnld/src/\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+F\+R\+A\+M\+E\+W\+O\+R\+K/\+D\+R\+I\+V\+E\+R\+S/\+S\+P\+I/spi.h File Reference}
\label{spi_8h}\index{C\+:/\+Program Files (x86)/\+Arduino/libraries/\+Wi\+Fi/extras/wifi\+\_\+dnld/src/\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+F\+R\+A\+M\+E\+W\+O\+R\+K/\+D\+R\+I\+V\+E\+R\+S/\+S\+P\+I/spi.\+h@{C\+:/\+Program Files (x86)/\+Arduino/libraries/\+Wi\+Fi/extras/wifi\+\_\+dnld/src/\+S\+O\+F\+T\+W\+A\+R\+E\+\_\+\+F\+R\+A\+M\+E\+W\+O\+R\+K/\+D\+R\+I\+V\+E\+R\+S/\+S\+P\+I/spi.\+h}}


S\+P\+I driver for A\+V\+R32 U\+C3.  


{\ttfamily \#include $<$avr32/io.\+h$>$}\\*
Include dependency graph for spi.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structspi__options__t}{spi\+\_\+options\+\_\+t}
\begin{DoxyCompactList}\small\item\em Option structure for S\+P\+I channels. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{spi_8h_a0131f2774f4e3dd71567400683b60405}{S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T}~10000
\begin{DoxyCompactList}\small\item\em Time-\/out value (number of attempts). \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \{ \\*
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a826883012efb59b29ee363729ea51bc1}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R} = -\/1, 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a2b1fe832bba9b2799c09ddec72f7df75}{S\+P\+I\+\_\+\+O\+K} = 0, 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982aae8d126a5cc88871e124cb6de9d13c20}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T} = 1, 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a328f03299bad929fb56b83f9053aef74}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T}, 
\\*
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a01283f9df4cdf6697d23cdb09c4890e8}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N}, 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a185a888047ea2c585fe7472c752723cf}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}, 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a52c5c585a979c4c81d104e7a75b04a1d}{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}
 \}\begin{DoxyCompactList}\small\item\em Status codes used by the S\+P\+I driver. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{spi_8h_ae79ec729af0c69a648195985d70bc26b}{spi\+\_\+reset} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Resets the S\+P\+I controller. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_a1fc77d26387ef26a9b5020e4e04b3b2e}{spi\+\_\+init\+Slave} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char bits, unsigned char spi\+\_\+mode)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+I in slave mode. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_a04a1d45030965c52dc63b205166c61c1}{spi\+\_\+init\+Test} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Sets up the S\+P\+I in a test mode where the transmitter is connected to the receiver (local loopback). \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_a93b09f2d5b41fe71291968cd2658cba2}{spi\+\_\+init\+Master} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, const \hyperlink{structspi__options__t}{spi\+\_\+options\+\_\+t} $\ast$options)
\begin{DoxyCompactList}\small\item\em Initializes the S\+P\+I in master mode. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_ad76b44e99966bb6a66b122b44f64b928}{spi\+\_\+selection\+Mode} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char variable\+\_\+ps, unsigned char pcs\+\_\+decode, unsigned char delay)
\begin{DoxyCompactList}\small\item\em Sets up how and when the slave chips are selected (master mode only). \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_af9d47e62b6b92aa3d786229c24584ae1}{spi\+\_\+select\+Chip} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char chip)
\begin{DoxyCompactList}\small\item\em Selects slave chip. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_a6c7f9eff8ca5319ae5b998255d925a6a}{spi\+\_\+unselect\+Chip} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char chip)
\begin{DoxyCompactList}\small\item\em Unselects slave chip. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_ab045d0326f18f12e846c6e54945c3c43}{spi\+\_\+setup\+Chip\+Reg} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, const \hyperlink{structspi__options__t}{spi\+\_\+options\+\_\+t} $\ast$options, unsigned int pba\+\_\+hz)
\begin{DoxyCompactList}\small\item\em Sets options for a specific slave chip. \end{DoxyCompactList}\item 
void \hyperlink{spi_8h_ac93e5990e8abc811f4ba2fb65e10e94d}{spi\+\_\+enable} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Enables the S\+P\+I. \end{DoxyCompactList}\item 
void \hyperlink{spi_8h_a5cc4ac60e6ecf3cdc442265aaa0a63e0}{spi\+\_\+disable} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Disables the S\+P\+I. \end{DoxyCompactList}\item 
int \hyperlink{spi_8h_aa945d35a658c234e2cb650a53dcdaa37}{spi\+\_\+is\+\_\+enabled} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Tests if the S\+P\+I is enabled. \end{DoxyCompactList}\item 
unsigned char \hyperlink{spi_8h_a4e0840fa276e1e4bfe182769d458f9d6}{spi\+\_\+write\+Register\+Empty\+Check} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Checks if there is no data in the transmit register. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_ab6ee194293396b8f0e47b914ff6a59a5}{spi\+\_\+write} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short data)
\begin{DoxyCompactList}\small\item\em Writes one data word in master fixed peripheral select mode or in slave mode. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_afe820471bb3dd26fdd0f52cde696cf15}{spi\+\_\+variable\+Slave\+Write} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short data, unsigned char pcs, unsigned char lastxfer)
\begin{DoxyCompactList}\small\item\em Selects a slave in master variable peripheral select mode and writes one data word to it. \end{DoxyCompactList}\item 
unsigned char \hyperlink{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{spi\+\_\+write\+End\+Check} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Checks if all transmissions are complete. \end{DoxyCompactList}\item 
unsigned char \hyperlink{spi_8h_a86f2b56ec7eeb0712ef0c5f43e9ae604}{spi\+\_\+read\+Register\+Full\+Check} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Checks if there is data in the receive register. \end{DoxyCompactList}\item 
\hyperlink{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{spi\+\_\+status\+\_\+t} \hyperlink{spi_8h_a37b77c1847803528025bd60897cc18e8}{spi\+\_\+read} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short $\ast$data)
\begin{DoxyCompactList}\small\item\em Reads one data word in master mode or in slave mode. \end{DoxyCompactList}\item 
unsigned char \hyperlink{spi_8h_a354beb51d8e5e95665c089832f3a8631}{spi\+\_\+get\+Status} (volatile avr32\+\_\+spi\+\_\+t $\ast$spi)
\begin{DoxyCompactList}\small\item\em Gets status information from the S\+P\+I. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+P\+I driver for A\+V\+R32 U\+C3. 

This file defines a useful set of functions for the S\+P\+I interface on A\+V\+R32 devices.


\begin{DoxyItemize}
\item Compiler\+: I\+A\+R E\+W\+A\+V\+R32 and G\+N\+U G\+C\+C for A\+V\+R32
\item Supported devices\+: All A\+V\+R32 devices with an S\+P\+I module can be used.
\item App\+Note\+:
\end{DoxyItemize}

\begin{DoxyAuthor}{Author}
Atmel Corporation\+: \href{http://www.atmel.com}{\tt http\+://www.\+atmel.\+com} ~\newline
 Support and F\+A\+Q\+: \href{http://support.atmel.no/}{\tt http\+://support.\+atmel.\+no/} 
\end{DoxyAuthor}


\subsection{Macro Definition Documentation}
\hypertarget{spi_8h_a0131f2774f4e3dd71567400683b60405}{}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T@{S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T}}
\index{S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T@{S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T}!spi.\+h@{spi.\+h}}
\subsubsection[{S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define S\+P\+I\+\_\+\+T\+I\+M\+E\+O\+U\+T~10000}\label{spi_8h_a0131f2774f4e3dd71567400683b60405}


Time-\/out value (number of attempts). 



Definition at line 58 of file spi.\+h.



\subsection{Enumeration Type Documentation}
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+status\+\_\+t@{spi\+\_\+status\+\_\+t}}
\index{spi\+\_\+status\+\_\+t@{spi\+\_\+status\+\_\+t}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+status\+\_\+t}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf spi\+\_\+status\+\_\+t}}\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982}


Status codes used by the S\+P\+I driver. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a826883012efb59b29ee363729ea51bc1}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a826883012efb59b29ee363729ea51bc1}
}]\index{S\+P\+I\+\_\+\+O\+K@{S\+P\+I\+\_\+\+O\+K}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+O\+K@{S\+P\+I\+\_\+\+O\+K}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a2b1fe832bba9b2799c09ddec72f7df75}{}S\+P\+I\+\_\+\+O\+K\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a2b1fe832bba9b2799c09ddec72f7df75}
}]\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982aae8d126a5cc88871e124cb6de9d13c20}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982aae8d126a5cc88871e124cb6de9d13c20}
}]\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a328f03299bad929fb56b83f9053aef74}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a328f03299bad929fb56b83f9053aef74}
}]\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a01283f9df4cdf6697d23cdb09c4890e8}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a01283f9df4cdf6697d23cdb09c4890e8}
}]\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a185a888047ea2c585fe7472c752723cf}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a185a888047ea2c585fe7472c752723cf}
}]\index{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}!spi.\+h@{spi.\+h}}\index{spi.\+h@{spi.\+h}!S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T@{S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T}}\item[{\em 
\hypertarget{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a52c5c585a979c4c81d104e7a75b04a1d}{}S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T\label{spi_8h_a856ecadf3d7fe18c4fc3ae56500f8982a52c5c585a979c4c81d104e7a75b04a1d}
}]\end{description}
\end{Desc}


Definition at line 62 of file spi.\+h.



\subsection{Function Documentation}
\hypertarget{spi_8h_a5cc4ac60e6ecf3cdc442265aaa0a63e0}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+disable@{spi\+\_\+disable}}
\index{spi\+\_\+disable@{spi\+\_\+disable}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+disable(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+disable (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a5cc4ac60e6ecf3cdc442265aaa0a63e0}


Disables the S\+P\+I. 

Ensures that nothing is transferred while setting up buffers.


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyWarning}{Warning}
This may cause data loss if used on a slave S\+P\+I. 
\end{DoxyWarning}


Definition at line 336 of file spi.\+c.

\hypertarget{spi_8h_ac93e5990e8abc811f4ba2fb65e10e94d}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+enable@{spi\+\_\+enable}}
\index{spi\+\_\+enable@{spi\+\_\+enable}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+enable(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+enable (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_ac93e5990e8abc811f4ba2fb65e10e94d}


Enables the S\+P\+I. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
\end{DoxyParams}


Definition at line 330 of file spi.\+c.

\hypertarget{spi_8h_a354beb51d8e5e95665c089832f3a8631}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+get\+Status@{spi\+\_\+get\+Status}}
\index{spi\+\_\+get\+Status@{spi\+\_\+get\+Status}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+get\+Status(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char spi\+\_\+get\+Status (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a354beb51d8e5e95665c089832f3a8631}


Gets status information from the S\+P\+I. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N} & Overrun error. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T} & Mode fault (S\+P\+I addressed as slave while in master mode). \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+O\+V\+E\+R\+R\+U\+N\+\_\+\+A\+N\+D\+\_\+\+M\+O\+D\+E\+\_\+\+F\+A\+U\+L\+T} & Overrun error and mode fault. \\
\hline
\end{DoxyRetVals}


Definition at line 422 of file spi.\+c.

\hypertarget{spi_8h_a93b09f2d5b41fe71291968cd2658cba2}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+init\+Master@{spi\+\_\+init\+Master}}
\index{spi\+\_\+init\+Master@{spi\+\_\+init\+Master}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+init\+Master(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, const spi\+\_\+options\+\_\+t $\ast$options)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+init\+Master (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{const {\bf spi\+\_\+options\+\_\+t} $\ast$}]{options}
\end{DoxyParamCaption}
)}\label{spi_8h_a93b09f2d5b41fe71291968cd2658cba2}


Initializes the S\+P\+I in master mode. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em options} & Pointer to a structure containing initialization options.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed. \\
\hline
\end{DoxyRetVals}


Definition at line 172 of file spi.\+c.

\hypertarget{spi_8h_a1fc77d26387ef26a9b5020e4e04b3b2e}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+init\+Slave@{spi\+\_\+init\+Slave}}
\index{spi\+\_\+init\+Slave@{spi\+\_\+init\+Slave}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+init\+Slave(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char bits, unsigned char spi\+\_\+mode)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+init\+Slave (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned char}]{bits, }
\item[{unsigned char}]{spi\+\_\+mode}
\end{DoxyParamCaption}
)}\label{spi_8h_a1fc77d26387ef26a9b5020e4e04b3b2e}


Initializes the S\+P\+I in slave mode. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em bits} & Number of bits in each transmitted character (8 to 16). \\
\hline
{\em spi\+\_\+mode} & Clock polarity and phase.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed. \\
\hline
\end{DoxyRetVals}


Definition at line 140 of file spi.\+c.

\hypertarget{spi_8h_a04a1d45030965c52dc63b205166c61c1}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+init\+Test@{spi\+\_\+init\+Test}}
\index{spi\+\_\+init\+Test@{spi\+\_\+init\+Test}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+init\+Test(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+init\+Test (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a04a1d45030965c52dc63b205166c61c1}


Sets up the S\+P\+I in a test mode where the transmitter is connected to the receiver (local loopback). 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
\end{DoxyRetVals}


Definition at line 161 of file spi.\+c.

\hypertarget{spi_8h_aa945d35a658c234e2cb650a53dcdaa37}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+is\+\_\+enabled@{spi\+\_\+is\+\_\+enabled}}
\index{spi\+\_\+is\+\_\+enabled@{spi\+\_\+is\+\_\+enabled}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+is\+\_\+enabled(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}int spi\+\_\+is\+\_\+enabled (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_aa945d35a658c234e2cb650a53dcdaa37}


Tests if the S\+P\+I is enabled. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
{\ttfamily 1} if the S\+P\+I is enabled, otherwise {\ttfamily 0}. 
\end{DoxyReturn}


Definition at line 342 of file spi.\+c.

\hypertarget{spi_8h_a37b77c1847803528025bd60897cc18e8}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+read@{spi\+\_\+read}}
\index{spi\+\_\+read@{spi\+\_\+read}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+read(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short $\ast$data)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+read (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned short $\ast$}]{data}
\end{DoxyParamCaption}
)}\label{spi_8h_a37b77c1847803528025bd60897cc18e8}


Reads one data word in master mode or in slave mode. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em data} & Pointer to the location where to store the received data word.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T} & Time-\/out.\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Will block program execution until time-\/out occurs if no data is received or last transmission is not complete. Invoke \hyperlink{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{spi\+\_\+write\+End\+Check} or \hyperlink{spi_8h_a86f2b56ec7eeb0712ef0c5f43e9ae604}{spi\+\_\+read\+Register\+Full\+Check} beforehand if needed. 
\end{DoxyNote}


Definition at line 405 of file spi.\+c.

\hypertarget{spi_8h_a86f2b56ec7eeb0712ef0c5f43e9ae604}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+read\+Register\+Full\+Check@{spi\+\_\+read\+Register\+Full\+Check}}
\index{spi\+\_\+read\+Register\+Full\+Check@{spi\+\_\+read\+Register\+Full\+Check}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+read\+Register\+Full\+Check(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char spi\+\_\+read\+Register\+Full\+Check (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a86f2b56ec7eeb0712ef0c5f43e9ae604}


Checks if there is data in the receive register. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 1} & Some data in R\+D\+R. \\
\hline
{\em 0} & No data in R\+D\+R. \\
\hline
\end{DoxyRetVals}


Definition at line 399 of file spi.\+c.

\hypertarget{spi_8h_ae79ec729af0c69a648195985d70bc26b}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+reset@{spi\+\_\+reset}}
\index{spi\+\_\+reset@{spi\+\_\+reset}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+reset(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}void spi\+\_\+reset (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_ae79ec729af0c69a648195985d70bc26b}


Resets the S\+P\+I controller. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
\end{DoxyParams}


Definition at line 134 of file spi.\+c.

\hypertarget{spi_8h_af9d47e62b6b92aa3d786229c24584ae1}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+select\+Chip@{spi\+\_\+select\+Chip}}
\index{spi\+\_\+select\+Chip@{spi\+\_\+select\+Chip}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+select\+Chip(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char chip)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+select\+Chip (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned char}]{chip}
\end{DoxyParamCaption}
)}\label{spi_8h_af9d47e62b6b92aa3d786229c24584ae1}


Selects slave chip. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em chip} & Slave chip number (normal\+: 0 to 3, extarnally decoded signal\+: 0 to 14).\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed. \\
\hline
\end{DoxyRetVals}


Definition at line 217 of file spi.\+c.

\hypertarget{spi_8h_ad76b44e99966bb6a66b122b44f64b928}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+selection\+Mode@{spi\+\_\+selection\+Mode}}
\index{spi\+\_\+selection\+Mode@{spi\+\_\+selection\+Mode}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+selection\+Mode(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char variable\+\_\+ps, unsigned char pcs\+\_\+decode, unsigned char delay)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+selection\+Mode (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned char}]{variable\+\_\+ps, }
\item[{unsigned char}]{pcs\+\_\+decode, }
\item[{unsigned char}]{delay}
\end{DoxyParamCaption}
)}\label{spi_8h_ad76b44e99966bb6a66b122b44f64b928}


Sets up how and when the slave chips are selected (master mode only). 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em variable\+\_\+ps} & Target slave is selected in transfer register for every character to transmit. \\
\hline
{\em pcs\+\_\+decode} & The four chip select lines are decoded externally. Values 0 to 14 can be given to \hyperlink{spi_8h_af9d47e62b6b92aa3d786229c24584ae1}{spi\+\_\+select\+Chip}. \\
\hline
{\em delay} & Delay in P\+B\+A periods between chip selects.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed. \\
\hline
\end{DoxyRetVals}


Definition at line 195 of file spi.\+c.

\hypertarget{spi_8h_ab045d0326f18f12e846c6e54945c3c43}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+setup\+Chip\+Reg@{spi\+\_\+setup\+Chip\+Reg}}
\index{spi\+\_\+setup\+Chip\+Reg@{spi\+\_\+setup\+Chip\+Reg}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+setup\+Chip\+Reg(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, const spi\+\_\+options\+\_\+t $\ast$options, unsigned int pba\+\_\+hz)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+setup\+Chip\+Reg (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{const {\bf spi\+\_\+options\+\_\+t} $\ast$}]{options, }
\item[{unsigned int}]{pba\+\_\+hz}
\end{DoxyParamCaption}
)}\label{spi_8h_ab045d0326f18f12e846c6e54945c3c43}


Sets options for a specific slave chip. 

The baudrate field has to be written before transfer in master mode. Four similar registers exist, one for each slave. When using encoded slave addressing, reg=0 sets options for slaves 0 to 3, reg=1 for slaves 4 to 7 and so on.


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em options} & Pointer to a structure containing initialization options for an S\+P\+I channel. \\
\hline
{\em pba\+\_\+hz} & S\+P\+I module input clock frequency (P\+B\+A clock, Hz).\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed. \\
\hline
\end{DoxyRetVals}


Definition at line 269 of file spi.\+c.

\hypertarget{spi_8h_a6c7f9eff8ca5319ae5b998255d925a6a}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+unselect\+Chip@{spi\+\_\+unselect\+Chip}}
\index{spi\+\_\+unselect\+Chip@{spi\+\_\+unselect\+Chip}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+unselect\+Chip(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned char chip)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+unselect\+Chip (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned char}]{chip}
\end{DoxyParamCaption}
)}\label{spi_8h_a6c7f9eff8ca5319ae5b998255d925a6a}


Unselects slave chip. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em chip} & Slave chip number (normal\+: 0 to 3, extarnally decoded signal\+: 0 to 14).\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T} & Time-\/out.\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Will block program execution until time-\/out occurs if last transmission is not complete. Invoke \hyperlink{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{spi\+\_\+write\+End\+Check} beforehand if needed. 
\end{DoxyNote}


Definition at line 245 of file spi.\+c.

\hypertarget{spi_8h_afe820471bb3dd26fdd0f52cde696cf15}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+variable\+Slave\+Write@{spi\+\_\+variable\+Slave\+Write}}
\index{spi\+\_\+variable\+Slave\+Write@{spi\+\_\+variable\+Slave\+Write}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+variable\+Slave\+Write(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short data, unsigned char pcs, unsigned char lastxfer)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+variable\+Slave\+Write (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned short}]{data, }
\item[{unsigned char}]{pcs, }
\item[{unsigned char}]{lastxfer}
\end{DoxyParamCaption}
)}\label{spi_8h_afe820471bb3dd26fdd0f52cde696cf15}


Selects a slave in master variable peripheral select mode and writes one data word to it. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em data} & The data word to write. \\
\hline
{\em pcs} & Slave selector (bit 0 -\/$>$ n\+C\+S line 0, bit 1 -\/$>$ n\+C\+S line 1, etc.). \\
\hline
{\em lastxfer} & Boolean indicating whether this is the last data word transfer.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T} & Time-\/out. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+A\+R\+G\+U\+M\+E\+N\+T} & Invalid argument(s) passed.\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Will block program execution until time-\/out occurs if transmitter is busy and transmit buffer is full. Invoke \hyperlink{spi_8h_a4e0840fa276e1e4bfe182769d458f9d6}{spi\+\_\+write\+Register\+Empty\+Check} beforehand if needed.

Once the data has been written to the transmit buffer, the end of transmission is not waited for. Invoke \hyperlink{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{spi\+\_\+write\+End\+Check} if needed. 
\end{DoxyNote}


Definition at line 370 of file spi.\+c.

\hypertarget{spi_8h_ab6ee194293396b8f0e47b914ff6a59a5}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+write@{spi\+\_\+write}}
\index{spi\+\_\+write@{spi\+\_\+write}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+write(volatile avr32\+\_\+spi\+\_\+t $\ast$spi, unsigned short data)}]{\setlength{\rightskip}{0pt plus 5cm}{\bf spi\+\_\+status\+\_\+t} spi\+\_\+write (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi, }
\item[{unsigned short}]{data}
\end{DoxyParamCaption}
)}\label{spi_8h_ab6ee194293396b8f0e47b914ff6a59a5}


Writes one data word in master fixed peripheral select mode or in slave mode. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance. \\
\hline
{\em data} & The data word to write.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em S\+P\+I\+\_\+\+O\+K} & Success. \\
\hline
{\em S\+P\+I\+\_\+\+E\+R\+R\+O\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T} & Time-\/out.\\
\hline
\end{DoxyRetVals}
\begin{DoxyNote}{Note}
Will block program execution until time-\/out occurs if transmitter is busy and transmit buffer is full. Invoke \hyperlink{spi_8h_a4e0840fa276e1e4bfe182769d458f9d6}{spi\+\_\+write\+Register\+Empty\+Check} beforehand if needed.

Once the data has been written to the transmit buffer, the end of transmission is not waited for. Invoke \hyperlink{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{spi\+\_\+write\+End\+Check} if needed. 
\end{DoxyNote}


Definition at line 354 of file spi.\+c.

\hypertarget{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+write\+End\+Check@{spi\+\_\+write\+End\+Check}}
\index{spi\+\_\+write\+End\+Check@{spi\+\_\+write\+End\+Check}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+write\+End\+Check(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char spi\+\_\+write\+End\+Check (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a3675facf1bb501f769ce8e9a3c2fc23f}


Checks if all transmissions are complete. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 1} & All transmissions complete. \\
\hline
{\em 0} & Transmissions not complete. \\
\hline
\end{DoxyRetVals}


Definition at line 393 of file spi.\+c.

\hypertarget{spi_8h_a4e0840fa276e1e4bfe182769d458f9d6}{}\index{spi.\+h@{spi.\+h}!spi\+\_\+write\+Register\+Empty\+Check@{spi\+\_\+write\+Register\+Empty\+Check}}
\index{spi\+\_\+write\+Register\+Empty\+Check@{spi\+\_\+write\+Register\+Empty\+Check}!spi.\+h@{spi.\+h}}
\subsubsection[{spi\+\_\+write\+Register\+Empty\+Check(volatile avr32\+\_\+spi\+\_\+t $\ast$spi)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char spi\+\_\+write\+Register\+Empty\+Check (
\begin{DoxyParamCaption}
\item[{volatile avr32\+\_\+spi\+\_\+t $\ast$}]{spi}
\end{DoxyParamCaption}
)}\label{spi_8h_a4e0840fa276e1e4bfe182769d458f9d6}


Checks if there is no data in the transmit register. 


\begin{DoxyParams}{Parameters}
{\em spi} & Base address of the S\+P\+I instance.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Status. 
\end{DoxyReturn}

\begin{DoxyRetVals}{Return values}
{\em 1} & No data in T\+D\+R. \\
\hline
{\em 0} & Some data in T\+D\+R. \\
\hline
\end{DoxyRetVals}


Definition at line 348 of file spi.\+c.

