Anastassia Ailamaki , David J. DeWitt , Mark D. Hill , David A. Wood, DBMSs on a Modern Processor: Where Does Time Go?, Proceedings of the 25th International Conference on Very Large Data Bases, p.266-277, September 07-10, 1999
Rajeev Balasubramonian , David Albonesi , Alper Buyuktosunoglu , Sandhya Dwarkadas, Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.245-257, December 2000, Monterey, California, USA[doi>10.1145/360128.360153]
David Brooks , Margaret Martonosi, Dynamic Thermal Management for High-Performance Microprocessors, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.171, January 20-24, 2001
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D., Austin, T., and Bennett, S. 1996. Evaluating future microprocessors: The SimpleScalar tool set. Tech. Rep. CS-TR-96-103, Computer Science Department, University of Wisconsin, Madison, W. Sc., July.
Francky Catthoor , Eddy de Greef , Sven Suytack, Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design, Kluwer Academic Publishers, Norwell, MA, 1998
Michel Cekleov , Michel Dubois, Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors, IEEE Micro, v.17 n.5, p.64-71, September 1997[doi>10.1109/40.621215]
Tzi-cker Chiueh , Randy H. Katz, Eliminating the address translation bottleneck for physical address cache, Proceedings of the fifth international conference on Architectural support for programming languages and operating systems, p.137-148, October 12-15, 1992, Boston, Massachusetts, USA[doi>10.1145/143365.143501]
Jin-Hyuck Choi , Jung-Hoon Lee , Seh-Woong Jeong , Shin-Dug Kim , Charles Weems, A Low Power TLB Structure for Embedded Systems, IEEE Computer Architecture Letters, v.1 n.1, p.3-3, January 2002[doi>10.1109/L-CA.2002.1]
V. Delaluz , M. Kandemir , A. Sivasubramaniam , M. J. Irwin , N. Vijaykrishnan, Reducing dTLB Energy Through Dynamic Resizing, Proceedings of the 21st International Conference on Computer Design, p.358, October 13-15, 2003
Daniele Folegnani , Antonio González, Energy-effective issue logic, Proceedings of the 28th annual international symposium on Computer architecture, p.230-239, June 30-July 04, 2001, Göteborg, Sweden[doi>10.1145/379240.379266]
Ghose, K. and Kamble, M. B. 1998a. Energy efficient cache organizations for superscalar processors. In Proceedings of the Power Driven Microarchitecture Workshop of 25th International Symposium on Computer Architecture (Barcelona, Spain).
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
Kanad Ghose , Milind B. Kamble, Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation, Proceedings of the 1999 international symposium on Low power electronics and design, p.70-75, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313860]
John L. Henning, SPEC CPU2000: Measuring CPU Performance in the New Millennium, Computer, v.33 n.7, p.28-35, July 2000[doi>10.1109/2.869367]
IM. 1999. Itanium manual. http://developer.intel.com/design/itanium/manuals.htm.
Koji Inoue , Tohru Ishihara , Kazuaki Murakami, Way-predicting set-associative cache for high performance and low energy consumption, Proceedings of the 1999 international symposium on Low power electronics and design, p.273-275, August 16-17, 1999, San Diego, California, USA[doi>10.1145/313817.313948]
Bruce Jacob , Trevor Mudge, Uniprocessor Virtual Memory without TLBs, IEEE Transactions on Computers, v.50 n.5, p.482-499, May 2001[doi>10.1109/12.926161]
Toni Juan , Tomas Lang , Juan J. Navarro, Reducing TLB power requirements, Proceedings of the 1997 international symposium on Low power electronics and design, p.196-201, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263332]
Mahmut Kandemir , J. Ramanujam , Ugur Sezer, Compiler support for block buffering, Proceedings of the 2001 international symposium on Low power electronics and design, p.76-79, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383098]
Kim, S. 2001. Low power MMU design for embedded processors. http://supercom.yonsei.ac.kr/temp/sam.ppt.
Knight, J. and Rosenfeld, P. 1984. Segmented virtual to real translation assist. IBM Tech. Disc. Bull. 27, 2 (July), 1077--1078.
Hsien-Hsin S. Lee , Chinnakrishnan S. Ballapuram, Energy efficient D-TLB and data cache using semantic-aware multilateral partitioning, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871583]
Jung-Hoon Lee , Gi-Ho Park , Sung-Bae Park , Shin-Dug Kim, A selective filter-bank TLB system, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871584]
Maddock, R., Marks, B., Minshull, J., and Pinnell, M. 1981. Hardware address relocation for variable length segments. IBM Tech. Disc. Bull. 23, 11 (Apr.), 5186--5187.
Manne, S., Klauser, A., Grunwald, D., and Somenzi, F. 1997. Low-power tlb design for high performance microprocessors. In Tech. Rep. Boulder, CO.
Ramesh Panwar , David Rennels, Reducing the frequency of tag compares for low power I-cache design, Proceedings of the 1995 international symposium on Low power design, p.57-62, April 23-26, 1995, Dana Point, California, USA[doi>10.1145/224081.224092]
Dharmesh Parikh , Kevin Skadron , Yan Zhang , Marco Barcella , Mircea R. Stan, Power Issues Related to Branch Prediction, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.233, February 02-06, 2002
Reinman, G. and Jouppi, N. P. 2000. CACTI 2.0: an integrated cache timing and power model. Tech. Rep. 2000/7, Compaq. February.
SA. 2002 Intel StrongARM processor. http://www.intel.com/design/pca/applicationsprocessors/1110_brf.htm.
Dezso Sima , Peter Kacsuk, Advanced Computer Architectures, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1997
Strecker, W. D. 1978. VAX-11/780: A virtual address extension to the DEC PDP-11 family. In AFIPS NCC. Vol. 47.
N. Vijaykrishnan , M. Kandemir , M. J. Irwin , H. S. Kim , W. Ye, Energy-driven integrated hardware-software optimizations using SimplePower, Proceedings of the 27th annual international symposium on Computer architecture, p.95-106, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339659]
Jun Yang , Youtao Zhang , Rajiv Gupta, Frequent value compression in data caches, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.258-265, December 2000, Monterey, California, USA[doi>10.1145/360128.360154]
Zyuban, V. and Kogge, P. 1998. Split register file architectures for inherently lower power microprocessors. In Proceedings of the Power-Driven Microarchitecture Workshop (in conjunction with ISCA'98). 32--37.
