{
  "module_name": "suni1x10gexp_regs.h",
  "hash_id": "a445fc352871a2d6b0a96308a22ac7fc630c66ed37db8cfbf59da0ce5ff8ad30",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/chelsio/cxgb/suni1x10gexp_regs.h",
  "human_readable_source": " \n \n\n#ifndef _CXGB_SUNI1x10GEXP_REGS_H_\n#define _CXGB_SUNI1x10GEXP_REGS_H_\n\n \n#define SUNI1x10GEXP_REG_SIZEOF_MAC_FILTER 0x0003\n\n#define mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId)       ( (filterId) * SUNI1x10GEXP_REG_SIZEOF_MAC_FILTER )\n\n \n#define SUNI1x10GEXP_REG_SIZEOF_MAC_VID_FILTER 0x0001\n\n#define mSUNI1x10GEXP_MAC_VID_FILTER_OFFSET(filterId)   ( (filterId) * SUNI1x10GEXP_REG_SIZEOF_MAC_VID_FILTER )\n\n \n#define SUNI1x10GEXP_REG_SIZEOF_MSTAT_COUNT 0x0004\n\n#define mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId)       ( (countId) * SUNI1x10GEXP_REG_SIZEOF_MSTAT_COUNT )\n\n\n \n \n \n \n \n \n\n\n#define SUNI1x10GEXP_REG_IDENTIFICATION                                  0x0000\n#define SUNI1x10GEXP_REG_PRODUCT_REVISION                                0x0001\n#define SUNI1x10GEXP_REG_CONFIG_AND_RESET_CONTROL                        0x0002\n#define SUNI1x10GEXP_REG_LOOPBACK_MISC_CTRL                              0x0003\n#define SUNI1x10GEXP_REG_DEVICE_STATUS                                   0x0004\n#define SUNI1x10GEXP_REG_GLOBAL_PERFORMANCE_MONITOR_UPDATE               0x0005\n\n#define SUNI1x10GEXP_REG_MDIO_COMMAND                                    0x0006\n#define SUNI1x10GEXP_REG_MDIO_INTERRUPT_ENABLE                           0x0007\n#define SUNI1x10GEXP_REG_MDIO_INTERRUPT_STATUS                           0x0008\n#define SUNI1x10GEXP_REG_MMD_PHY_ADDRESS                                 0x0009\n#define SUNI1x10GEXP_REG_MMD_CONTROL_ADDRESS_DATA                        0x000A\n#define SUNI1x10GEXP_REG_MDIO_READ_STATUS_DATA                           0x000B\n\n#define SUNI1x10GEXP_REG_OAM_INTF_CTRL                                   0x000C\n#define SUNI1x10GEXP_REG_MASTER_INTERRUPT_STATUS                         0x000D\n#define SUNI1x10GEXP_REG_GLOBAL_INTERRUPT_ENABLE                         0x000E\n#define SUNI1x10GEXP_REG_FREE                                            0x000F\n\n#define SUNI1x10GEXP_REG_XTEF_MISC_CTRL                                  0x0010\n#define SUNI1x10GEXP_REG_XRF_MISC_CTRL                                   0x0011\n\n#define SUNI1x10GEXP_REG_SERDES_3125_CONFIG_1                            0x0100\n#define SUNI1x10GEXP_REG_SERDES_3125_CONFIG_2                            0x0101\n#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_ENABLE                    0x0102\n#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_VISIBLE                   0x0103\n#define SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_STATUS                    0x0104\n#define SUNI1x10GEXP_REG_SERDES_3125_TEST_CONFIG                         0x0107\n\n#define SUNI1x10GEXP_REG_RXXG_CONFIG_1                                   0x2040\n#define SUNI1x10GEXP_REG_RXXG_CONFIG_2                                   0x2041\n#define SUNI1x10GEXP_REG_RXXG_CONFIG_3                                   0x2042\n#define SUNI1x10GEXP_REG_RXXG_INTERRUPT                                  0x2043\n#define SUNI1x10GEXP_REG_RXXG_MAX_FRAME_LENGTH                           0x2045\n#define SUNI1x10GEXP_REG_RXXG_SA_15_0                                    0x2046\n#define SUNI1x10GEXP_REG_RXXG_SA_31_16                                   0x2047\n#define SUNI1x10GEXP_REG_RXXG_SA_47_32                                   0x2048\n#define SUNI1x10GEXP_REG_RXXG_RECEIVE_FIFO_THRESHOLD                     0x2049\n#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_LOW(filterId) (0x204A + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))\n#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_MID(filterId) (0x204B + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))\n#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_HIGH(filterId)(0x204C + mSUNI1x10GEXP_MAC_FILTER_OFFSET(filterId))\n#define mSUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID(filterId)      (0x2062 + mSUNI1x10GEXP_MAC_VID_FILTER_OFFSET(filterId))\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_LOW                     0x204A\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_MID                     0x204B\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_0_HIGH                    0x204C\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_LOW                     0x204D\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_MID                     0x204E\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_1_HIGH                    0x204F\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_LOW                     0x2050\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_MID                     0x2051\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_2_HIGH                    0x2052\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_LOW                     0x2053\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_MID                     0x2054\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_3_HIGH                    0x2055\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_LOW                     0x2056\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_MID                     0x2057\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_4_HIGH                    0x2058\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_LOW                     0x2059\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_MID                     0x205A\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_5_HIGH                    0x205B\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_LOW                     0x205C\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_MID                     0x205D\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_6_HIGH                    0x205E\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_LOW                     0x205F\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_MID                     0x2060\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_ADDR_7_HIGH                    0x2061\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_0                          0x2062\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_1                          0x2063\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_2                          0x2064\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_3                          0x2065\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_4                          0x2066\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_5                          0x2067\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_6                          0x2068\n#define SUNI1x10GEXP_REG_RXXG_EXACT_MATCH_VID_7                          0x2069\n#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_LOW                         0x206A\n#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDLOW                      0x206B\n#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_MIDHIGH                     0x206C\n#define SUNI1x10GEXP_REG_RXXG_MULTICAST_HASH_HIGH                        0x206D\n#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_0                   0x206E\n#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_1                   0x206F\n#define SUNI1x10GEXP_REG_RXXG_ADDRESS_FILTER_CONTROL_2                   0x2070\n\n#define SUNI1x10GEXP_REG_XRF_PATTERN_GEN_CTRL                            0x2081\n#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_0                       0x2084\n#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_1                       0x2085\n#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_2                       0x2086\n#define SUNI1x10GEXP_REG_XRF_8BTB_ERR_COUNT_LANE_3                       0x2087\n#define SUNI1x10GEXP_REG_XRF_INTERRUPT_ENABLE                            0x2088\n#define SUNI1x10GEXP_REG_XRF_INTERRUPT_STATUS                            0x2089\n#define SUNI1x10GEXP_REG_XRF_ERR_STATUS                                  0x208A\n#define SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_ENABLE                       0x208B\n#define SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_STATUS                       0x208C\n#define SUNI1x10GEXP_REG_XRF_CODE_ERR_THRES                              0x2092\n\n#define SUNI1x10GEXP_REG_RXOAM_CONFIG                                    0x20C0\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_CONFIG                           0x20C1\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_CONFIG                           0x20C2\n#define SUNI1x10GEXP_REG_RXOAM_CONFIG_2                                  0x20C3\n#define SUNI1x10GEXP_REG_RXOAM_HEC_CONFIG                                0x20C4\n#define SUNI1x10GEXP_REG_RXOAM_HEC_ERR_THRES                             0x20C5\n#define SUNI1x10GEXP_REG_RXOAM_INTERRUPT_ENABLE                          0x20C7\n#define SUNI1x10GEXP_REG_RXOAM_INTERRUPT_STATUS                          0x20C8\n#define SUNI1x10GEXP_REG_RXOAM_STATUS                                    0x20C9\n#define SUNI1x10GEXP_REG_RXOAM_HEC_ERR_COUNT                             0x20CA\n#define SUNI1x10GEXP_REG_RXOAM_FIFO_OVERFLOW_COUNT                       0x20CB\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_COUNT_LSB                 0x20CC\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_COUNT_MSB                 0x20CD\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_MISMATCH_COUNT_LSB               0x20CE\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_1_MISMATCH_COUNT_MSB               0x20CF\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_MISMATCH_COUNT_LSB               0x20D0\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_2_MISMATCH_COUNT_MSB               0x20D1\n#define SUNI1x10GEXP_REG_RXOAM_OAM_EXTRACT_COUNT_LSB                     0x20D2\n#define SUNI1x10GEXP_REG_RXOAM_OAM_EXTRACT_COUNT_MSB                     0x20D3\n#define SUNI1x10GEXP_REG_RXOAM_MINI_PACKET_COUNT_LSB                     0x20D4\n#define SUNI1x10GEXP_REG_RXOAM_MINI_PACKET_COUNT_MSB                     0x20D5\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_THRES_LSB                 0x20D6\n#define SUNI1x10GEXP_REG_RXOAM_FILTER_MISMATCH_THRES_MSB                 0x20D7\n\n#define SUNI1x10GEXP_REG_MSTAT_CONTROL                                   0x2100\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_0                        0x2101\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_1                        0x2102\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_2                        0x2103\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_ROLLOVER_3                        0x2104\n#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_0                          0x2105\n#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_1                          0x2106\n#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_2                          0x2107\n#define SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_3                          0x2108\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_ADDRESS                     0x2109\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_LOW                    0x210A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_MIDDLE                 0x210B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_WRITE_DATA_HIGH                   0x210C\n#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_LOW(countId)   (0x2110 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))\n#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_MID(countId)   (0x2111 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))\n#define mSUNI1x10GEXP_REG_MSTAT_COUNTER_HIGH(countId)  (0x2112 + mSUNI1x10GEXP_MSTAT_COUNT_OFFSET(countId))\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_LOW                             0x2110\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_MID                             0x2111\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_HIGH                            0x2112\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_0_RESVD                           0x2113\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_LOW                             0x2114\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_MID                             0x2115\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_HIGH                            0x2116\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_1_RESVD                           0x2117\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_LOW                             0x2118\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_MID                             0x2119\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_HIGH                            0x211A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_2_RESVD                           0x211B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_LOW                             0x211C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_MID                             0x211D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_HIGH                            0x211E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_3_RESVD                           0x211F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_LOW                             0x2120\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_MID                             0x2121\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_HIGH                            0x2122\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_4_RESVD                           0x2123\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_LOW                             0x2124\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_MID                             0x2125\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_HIGH                            0x2126\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_5_RESVD                           0x2127\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_LOW                             0x2128\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_MID                             0x2129\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_HIGH                            0x212A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_6_RESVD                           0x212B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_LOW                             0x212C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_MID                             0x212D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_HIGH                            0x212E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_7_RESVD                           0x212F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_LOW                             0x2130\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_MID                             0x2131\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_HIGH                            0x2132\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_8_RESVD                           0x2133\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_LOW                             0x2134\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_MID                             0x2135\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_HIGH                            0x2136\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_9_RESVD                           0x2137\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_LOW                            0x2138\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_MID                            0x2139\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_HIGH                           0x213A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_10_RESVD                          0x213B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_LOW                            0x213C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_MID                            0x213D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_HIGH                           0x213E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_11_RESVD                          0x213F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_LOW                            0x2140\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_MID                            0x2141\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_HIGH                           0x2142\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_12_RESVD                          0x2143\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_LOW                            0x2144\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_MID                            0x2145\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_HIGH                           0x2146\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_13_RESVD                          0x2147\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_LOW                            0x2148\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_MID                            0x2149\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_HIGH                           0x214A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_14_RESVD                          0x214B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_LOW                            0x214C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_MID                            0x214D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_HIGH                           0x214E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_15_RESVD                          0x214F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_LOW                            0x2150\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_MID                            0x2151\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_HIGH                           0x2152\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_16_RESVD                          0x2153\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_LOW                            0x2154\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_MID                            0x2155\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_HIGH                           0x2156\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_17_RESVD                          0x2157\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_LOW                            0x2158\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_MID                            0x2159\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_HIGH                           0x215A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_18_RESVD                          0x215B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_LOW                            0x215C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_MID                            0x215D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_HIGH                           0x215E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_19_RESVD                          0x215F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_LOW                            0x2160\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_MID                            0x2161\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_HIGH                           0x2162\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_20_RESVD                          0x2163\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_LOW                            0x2164\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_MID                            0x2165\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_HIGH                           0x2166\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_21_RESVD                          0x2167\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_LOW                            0x2168\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_MID                            0x2169\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_HIGH                           0x216A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_22_RESVD                          0x216B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_LOW                            0x216C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_MID                            0x216D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_HIGH                           0x216E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_23_RESVD                          0x216F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_LOW                            0x2170\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_MID                            0x2171\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_HIGH                           0x2172\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_24_RESVD                          0x2173\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_LOW                            0x2174\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_MID                            0x2175\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_HIGH                           0x2176\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_25_RESVD                          0x2177\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_LOW                            0x2178\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_MID                            0x2179\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_HIGH                           0x217a\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_26_RESVD                          0x217b\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_LOW                            0x217c\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_MID                            0x217d\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_HIGH                           0x217e\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_27_RESVD                          0x217f\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_LOW                            0x2180\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_MID                            0x2181\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_HIGH                           0x2182\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_28_RESVD                          0x2183\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_LOW                            0x2184\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_MID                            0x2185\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_HIGH                           0x2186\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_29_RESVD                          0x2187\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_LOW                            0x2188\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_MID                            0x2189\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_HIGH                           0x218A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_30_RESVD                          0x218B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_LOW                            0x218C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_MID                            0x218D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_HIGH                           0x218E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_31_RESVD                          0x218F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_LOW                            0x2190\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_MID                            0x2191\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_HIGH                           0x2192\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_32_RESVD                          0x2193\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_LOW                            0x2194\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_MID                            0x2195\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_HIGH                           0x2196\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_33_RESVD                          0x2197\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_LOW                            0x2198\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_MID                            0x2199\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_HIGH                           0x219A\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_34_RESVD                          0x219B\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_LOW                            0x219C\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_MID                            0x219D\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_HIGH                           0x219E\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_35_RESVD                          0x219F\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_LOW                            0x21A0\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_MID                            0x21A1\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_HIGH                           0x21A2\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_36_RESVD                          0x21A3\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_LOW                            0x21A4\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_MID                            0x21A5\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_HIGH                           0x21A6\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_37_RESVD                          0x21A7\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_LOW                            0x21A8\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_MID                            0x21A9\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_HIGH                           0x21AA\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_38_RESVD                          0x21AB\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_LOW                            0x21AC\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_MID                            0x21AD\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_HIGH                           0x21AE\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_39_RESVD                          0x21AF\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_LOW                            0x21B0\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_MID                            0x21B1\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_HIGH                           0x21B2\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_40_RESVD                          0x21B3\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_LOW                            0x21B4\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_MID                            0x21B5\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_HIGH                           0x21B6\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_41_RESVD                          0x21B7\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_LOW                            0x21B8\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_MID                            0x21B9\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_HIGH                           0x21BA\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_42_RESVD                          0x21BB\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_LOW                            0x21BC\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_MID                            0x21BD\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_HIGH                           0x21BE\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_43_RESVD                          0x21BF\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_LOW                            0x21C0\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_MID                            0x21C1\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_HIGH                           0x21C2\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_44_RESVD                          0x21C3\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_LOW                            0x21C4\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_MID                            0x21C5\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_HIGH                           0x21C6\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_45_RESVD                          0x21C7\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_LOW                            0x21C8\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_MID                            0x21C9\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_HIGH                           0x21CA\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_46_RESVD                          0x21CB\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_LOW                            0x21CC\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_MID                            0x21CD\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_HIGH                           0x21CE\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_47_RESVD                          0x21CF\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_LOW                            0x21D0\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_MID                            0x21D1\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_HIGH                           0x21D2\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_48_RESVD                          0x21D3\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_LOW                            0x21D4\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_MID                            0x21D5\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_HIGH                           0x21D6\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_49_RESVD                          0x21D7\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_LOW                            0x21D8\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_MID                            0x21D9\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_HIGH                           0x21DA\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_50_RESVD                          0x21DB\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_LOW                            0x21DC\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_MID                            0x21DD\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_HIGH                           0x21DE\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_51_RESVD                          0x21DF\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_LOW                            0x21E0\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_MID                            0x21E1\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_HIGH                           0x21E2\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_52_RESVD                          0x21E3\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_LOW                            0x21E4\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_MID                            0x21E5\n#define SUNI1x10GEXP_REG_MSTAT_COUNTER_53_HIGH                           0x21E6\n#define SUNI1x10GEXP_CNTR_MAC_ETHERNET_NUM                               51\n\n#define SUNI1x10GEXP_REG_IFLX_GLOBAL_CONFIG                              0x2200\n#define SUNI1x10GEXP_REG_IFLX_CHANNEL_PROVISION                          0x2201\n#define SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_ENABLE                       0x2209\n#define SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_INTERRUPT                    0x220A\n#define SUNI1x10GEXP_REG_IFLX_INDIR_CHANNEL_ADDRESS                      0x220D\n#define SUNI1x10GEXP_REG_IFLX_INDIR_LOGICAL_FIFO_LOW_LIMIT_PROVISION     0x220E\n#define SUNI1x10GEXP_REG_IFLX_INDIR_LOGICAL_FIFO_HIGH_LIMIT              0x220F\n#define SUNI1x10GEXP_REG_IFLX_INDIR_FULL_ALMOST_FULL_STATUS_LIMIT        0x2210\n#define SUNI1x10GEXP_REG_IFLX_INDIR_EMPTY_ALMOST_EMPTY_STATUS_LIMIT      0x2211\n\n#define SUNI1x10GEXP_REG_PL4MOS_CONFIG                                   0x2240\n#define SUNI1x10GEXP_REG_PL4MOS_MASK                                     0x2241\n#define SUNI1x10GEXP_REG_PL4MOS_FAIRNESS_MASKING                         0x2242\n#define SUNI1x10GEXP_REG_PL4MOS_MAXBURST1                                0x2243\n#define SUNI1x10GEXP_REG_PL4MOS_MAXBURST2                                0x2244\n#define SUNI1x10GEXP_REG_PL4MOS_TRANSFER_SIZE                            0x2245\n\n#define SUNI1x10GEXP_REG_PL4ODP_CONFIG                                   0x2280\n#define SUNI1x10GEXP_REG_PL4ODP_INTERRUPT_MASK                           0x2282\n#define SUNI1x10GEXP_REG_PL4ODP_INTERRUPT                                0x2283\n#define SUNI1x10GEXP_REG_PL4ODP_CONFIG_MAX_T                             0x2284\n\n#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_STATUS                        0x2300\n#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_CHANGE                        0x2301\n#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_MASK                          0x2302\n#define SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_LIMITS                        0x2303\n#define SUNI1x10GEXP_REG_PL4IO_CALENDAR_REPETITIONS                      0x2304\n#define SUNI1x10GEXP_REG_PL4IO_CONFIG                                    0x2305\n\n#define SUNI1x10GEXP_REG_TXXG_CONFIG_1                                   0x3040\n#define SUNI1x10GEXP_REG_TXXG_CONFIG_2                                   0x3041\n#define SUNI1x10GEXP_REG_TXXG_CONFIG_3                                   0x3042\n#define SUNI1x10GEXP_REG_TXXG_INTERRUPT                                  0x3043\n#define SUNI1x10GEXP_REG_TXXG_STATUS                                     0x3044\n#define SUNI1x10GEXP_REG_TXXG_MAX_FRAME_SIZE                             0x3045\n#define SUNI1x10GEXP_REG_TXXG_MIN_FRAME_SIZE                             0x3046\n#define SUNI1x10GEXP_REG_TXXG_SA_15_0                                    0x3047\n#define SUNI1x10GEXP_REG_TXXG_SA_31_16                                   0x3048\n#define SUNI1x10GEXP_REG_TXXG_SA_47_32                                   0x3049\n#define SUNI1x10GEXP_REG_TXXG_PAUSE_TIMER                                0x304D\n#define SUNI1x10GEXP_REG_TXXG_PAUSE_TIMER_INTERVAL                       0x304E\n#define SUNI1x10GEXP_REG_TXXG_FILTER_ERROR_COUNTER                       0x3051\n#define SUNI1x10GEXP_REG_TXXG_PAUSE_QUANTUM_CONFIG                       0x3052\n\n#define SUNI1x10GEXP_REG_XTEF_CTRL                                       0x3080\n#define SUNI1x10GEXP_REG_XTEF_INTERRUPT_STATUS                           0x3084\n#define SUNI1x10GEXP_REG_XTEF_INTERRUPT_ENABLE                           0x3085\n#define SUNI1x10GEXP_REG_XTEF_VISIBILITY                                 0x3086\n\n#define SUNI1x10GEXP_REG_TXOAM_OAM_CONFIG                                0x30C0\n#define SUNI1x10GEXP_REG_TXOAM_MINI_RATE_CONFIG                          0x30C1\n#define SUNI1x10GEXP_REG_TXOAM_MINI_GAP_FIFO_CONFIG                      0x30C2\n#define SUNI1x10GEXP_REG_TXOAM_P1P2_STATIC_VALUES                        0x30C3\n#define SUNI1x10GEXP_REG_TXOAM_P3P4_STATIC_VALUES                        0x30C4\n#define SUNI1x10GEXP_REG_TXOAM_P5P6_STATIC_VALUES                        0x30C5\n#define SUNI1x10GEXP_REG_TXOAM_INTERRUPT_ENABLE                          0x30C6\n#define SUNI1x10GEXP_REG_TXOAM_INTERRUPT_STATUS                          0x30C7\n#define SUNI1x10GEXP_REG_TXOAM_INSERT_COUNT_LSB                          0x30C8\n#define SUNI1x10GEXP_REG_TXOAM_INSERT_COUNT_MSB                          0x30C9\n#define SUNI1x10GEXP_REG_TXOAM_OAM_MINI_COUNT_LSB                        0x30CA\n#define SUNI1x10GEXP_REG_TXOAM_OAM_MINI_COUNT_MSB                        0x30CB\n#define SUNI1x10GEXP_REG_TXOAM_P1P2_MINI_MASK                            0x30CC\n#define SUNI1x10GEXP_REG_TXOAM_P3P4_MINI_MASK                            0x30CD\n#define SUNI1x10GEXP_REG_TXOAM_P5P6_MINI_MASK                            0x30CE\n#define SUNI1x10GEXP_REG_TXOAM_COSET                                     0x30CF\n#define SUNI1x10GEXP_REG_TXOAM_EMPTY_FIFO_INS_OP_CNT_LSB                 0x30D0\n#define SUNI1x10GEXP_REG_TXOAM_EMPTY_FIFO_INS_OP_CNT_MSB                 0x30D1\n#define SUNI1x10GEXP_REG_TXOAM_STATIC_VALUE_MINI_COUNT_LSB               0x30D2\n#define SUNI1x10GEXP_REG_TXOAM_STATIC_VALUE_MINI_COUNT_MSB               0x30D3\n\n\n#define SUNI1x10GEXP_REG_EFLX_GLOBAL_CONFIG                              0x3200\n#define SUNI1x10GEXP_REG_EFLX_ERCU_GLOBAL_STATUS                         0x3201\n#define SUNI1x10GEXP_REG_EFLX_INDIR_CHANNEL_ADDRESS                      0x3202\n#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_LOW_LIMIT                       0x3203\n#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_HIGH_LIMIT                      0x3204\n#define SUNI1x10GEXP_REG_EFLX_INDIR_FULL_ALMOST_FULL_STATUS_AND_LIMIT    0x3205\n#define SUNI1x10GEXP_REG_EFLX_INDIR_EMPTY_ALMOST_EMPTY_STATUS_AND_LIMIT  0x3206\n#define SUNI1x10GEXP_REG_EFLX_INDIR_FIFO_CUT_THROUGH_THRESHOLD           0x3207\n#define SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_ENABLE                 0x320C\n#define SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_INDICATION             0x320D\n#define SUNI1x10GEXP_REG_EFLX_CHANNEL_PROVISION                          0x3210\n\n#define SUNI1x10GEXP_REG_PL4IDU_CONFIG                                   0x3280\n#define SUNI1x10GEXP_REG_PL4IDU_INTERRUPT_MASK                           0x3282\n#define SUNI1x10GEXP_REG_PL4IDU_INTERRUPT                                0x3283\n\n\n \n#define SUNI1x10GEXP_REG_MAX_OFFSET                                      0x3480\n\n \n \n \n\n \n \n \n\n#define SUNI1x10GEXP_BITMSK_BITS_1   0x00001\n#define SUNI1x10GEXP_BITMSK_BITS_2   0x00003\n#define SUNI1x10GEXP_BITMSK_BITS_3   0x00007\n#define SUNI1x10GEXP_BITMSK_BITS_4   0x0000f\n#define SUNI1x10GEXP_BITMSK_BITS_5   0x0001f\n#define SUNI1x10GEXP_BITMSK_BITS_6   0x0003f\n#define SUNI1x10GEXP_BITMSK_BITS_7   0x0007f\n#define SUNI1x10GEXP_BITMSK_BITS_8   0x000ff\n#define SUNI1x10GEXP_BITMSK_BITS_9   0x001ff\n#define SUNI1x10GEXP_BITMSK_BITS_10  0x003ff\n#define SUNI1x10GEXP_BITMSK_BITS_11  0x007ff\n#define SUNI1x10GEXP_BITMSK_BITS_12  0x00fff\n#define SUNI1x10GEXP_BITMSK_BITS_13  0x01fff\n#define SUNI1x10GEXP_BITMSK_BITS_14  0x03fff\n#define SUNI1x10GEXP_BITMSK_BITS_15  0x07fff\n#define SUNI1x10GEXP_BITMSK_BITS_16  0x0ffff\n\n#define mSUNI1x10GEXP_CLR_MSBITS_1(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_15)\n#define mSUNI1x10GEXP_CLR_MSBITS_2(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_14)\n#define mSUNI1x10GEXP_CLR_MSBITS_3(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_13)\n#define mSUNI1x10GEXP_CLR_MSBITS_4(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_12)\n#define mSUNI1x10GEXP_CLR_MSBITS_5(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_11)\n#define mSUNI1x10GEXP_CLR_MSBITS_6(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_10)\n#define mSUNI1x10GEXP_CLR_MSBITS_7(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_9)\n#define mSUNI1x10GEXP_CLR_MSBITS_8(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_8)\n#define mSUNI1x10GEXP_CLR_MSBITS_9(v)  ((v) & SUNI1x10GEXP_BITMSK_BITS_7)\n#define mSUNI1x10GEXP_CLR_MSBITS_10(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_6)\n#define mSUNI1x10GEXP_CLR_MSBITS_11(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_5)\n#define mSUNI1x10GEXP_CLR_MSBITS_12(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_4)\n#define mSUNI1x10GEXP_CLR_MSBITS_13(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_3)\n#define mSUNI1x10GEXP_CLR_MSBITS_14(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_2)\n#define mSUNI1x10GEXP_CLR_MSBITS_15(v) ((v) & SUNI1x10GEXP_BITMSK_BITS_1)\n\n#define mSUNI1x10GEXP_GET_BIT(val, bitMsk) (((val)&(bitMsk)) ? 1:0)\n\n\n\n \n#define SUNI1x10GEXP_BITMSK_REVISION  0x000F\n\n \n#define SUNI1x10GEXP_BITMSK_XAUI_ARESET  0x0004\n#define SUNI1x10GEXP_BITMSK_PL4_ARESET   0x0002\n#define SUNI1x10GEXP_BITMSK_DRESETB      0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_OUTCLKSEL  0x0800\n#define SUNI1x10GEXP_BITMSK_SYSPCSLB         0x0200\n#define SUNI1x10GEXP_BITMSK_LINEPCSLB        0x0100\n#define SUNI1x10GEXP_BITMSK_MSTAT_BYPASS     0x0080\n#define SUNI1x10GEXP_BITMSK_RXXG_BYPASS      0x0040\n#define SUNI1x10GEXP_BITMSK_TXXG_BYPASS      0x0020\n#define SUNI1x10GEXP_BITMSK_SOP_PAD_EN       0x0010\n#define SUNI1x10GEXP_BITMSK_LOS_INV          0x0002\n#define SUNI1x10GEXP_BITMSK_OVERRIDE_LOS     0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TOP_SXRA_EXPIRED  0x0200\n#define SUNI1x10GEXP_BITMSK_TOP_MDIO_BUSY     0x0100\n#define SUNI1x10GEXP_BITMSK_TOP_DTRB          0x0080\n#define SUNI1x10GEXP_BITMSK_TOP_EXPIRED       0x0040\n#define SUNI1x10GEXP_BITMSK_TOP_PAUSED        0x0020\n#define SUNI1x10GEXP_BITMSK_TOP_PL4_ID_DOOL   0x0010\n#define SUNI1x10GEXP_BITMSK_TOP_PL4_IS_DOOL   0x0008\n#define SUNI1x10GEXP_BITMSK_TOP_PL4_ID_ROOL   0x0004\n#define SUNI1x10GEXP_BITMSK_TOP_PL4_IS_ROOL   0x0002\n#define SUNI1x10GEXP_BITMSK_TOP_PL4_OUT_ROOL  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TIP            0x8000\n#define SUNI1x10GEXP_BITMSK_XAUI_REF_CLKA  0x0100\n#define SUNI1x10GEXP_BITMSK_RXLANE3CLKA    0x0080\n#define SUNI1x10GEXP_BITMSK_RXLANE2CLKA    0x0040\n#define SUNI1x10GEXP_BITMSK_RXLANE1CLKA    0x0020\n#define SUNI1x10GEXP_BITMSK_RXLANE0CLKA    0x0010\n#define SUNI1x10GEXP_BITMSK_CSUCLKA        0x0008\n#define SUNI1x10GEXP_BITMSK_TDCLKA         0x0004\n#define SUNI1x10GEXP_BITMSK_RSCLKA         0x0002\n#define SUNI1x10GEXP_BITMSK_RDCLKA         0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_MDIO_RDINC  0x0010\n#define SUNI1x10GEXP_BITMSK_MDIO_RSTAT  0x0008\n#define SUNI1x10GEXP_BITMSK_MDIO_LCTLD  0x0004\n#define SUNI1x10GEXP_BITMSK_MDIO_LCTLA  0x0002\n#define SUNI1x10GEXP_BITMSK_MDIO_SPRE   0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_MDIO_BUSY_EN  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_MDIO_BUSYI  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_MDIO_DEVADR  0x1F00\n#define SUNI1x10GEXP_BITOFF_MDIO_DEVADR  8\n#define SUNI1x10GEXP_BITMSK_MDIO_PRTADR  0x001F\n#define SUNI1x10GEXP_BITOFF_MDIO_PRTADR  0\n\n \n#define SUNI1x10GEXP_BITMSK_MDO_OD_ENB  0x0040\n#define SUNI1x10GEXP_BITMSK_MDI_INV     0x0020\n#define SUNI1x10GEXP_BITMSK_MDI_SEL     0x0010\n#define SUNI1x10GEXP_BITMSK_RXOAMEN     0x0008\n#define SUNI1x10GEXP_BITMSK_RXOAMCLKEN  0x0004\n#define SUNI1x10GEXP_BITMSK_TXOAMEN     0x0002\n#define SUNI1x10GEXP_BITMSK_TXOAMCLKEN  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TOP_PL4IO_INT      0x8000\n#define SUNI1x10GEXP_BITMSK_TOP_IRAM_INT       0x4000\n#define SUNI1x10GEXP_BITMSK_TOP_ERAM_INT       0x2000\n#define SUNI1x10GEXP_BITMSK_TOP_XAUI_INT       0x1000\n#define SUNI1x10GEXP_BITMSK_TOP_MSTAT_INT      0x0800\n#define SUNI1x10GEXP_BITMSK_TOP_RXXG_INT       0x0400\n#define SUNI1x10GEXP_BITMSK_TOP_TXXG_INT       0x0200\n#define SUNI1x10GEXP_BITMSK_TOP_XRF_INT        0x0100\n#define SUNI1x10GEXP_BITMSK_TOP_XTEF_INT       0x0080\n#define SUNI1x10GEXP_BITMSK_TOP_MDIO_BUSY_INT  0x0040\n#define SUNI1x10GEXP_BITMSK_TOP_RXOAM_INT      0x0020\n#define SUNI1x10GEXP_BITMSK_TOP_TXOAM_INT      0x0010\n#define SUNI1x10GEXP_BITMSK_TOP_IFLX_INT       0x0008\n#define SUNI1x10GEXP_BITMSK_TOP_EFLX_INT       0x0004\n#define SUNI1x10GEXP_BITMSK_TOP_PL4ODP_INT     0x0002\n#define SUNI1x10GEXP_BITMSK_TOP_PL4IDU_INT     0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TOP_INTE  0x8000\n\n \n#define SUNI1x10GEXP_BITMSK_RF_VAL             0x0080\n#define SUNI1x10GEXP_BITMSK_RF_OVERRIDE        0x0040\n#define SUNI1x10GEXP_BITMSK_LF_VAL             0x0020\n#define SUNI1x10GEXP_BITMSK_LF_OVERRIDE        0x0010\n#define SUNI1x10GEXP_BITMSK_LFRF_OVERRIDE_VAL  0x00F0\n\n \n#define SUNI1x10GEXP_BITMSK_EN_IDLE_REP  0x0070\n\n \n#define SUNI1x10GEXP_BITMSK_RXEQB    0x0FF0\n#define SUNI1x10GEXP_BITOFF_RXEQB_3  10\n#define SUNI1x10GEXP_BITOFF_RXEQB_2  8\n#define SUNI1x10GEXP_BITOFF_RXEQB_1  6\n#define SUNI1x10GEXP_BITOFF_RXEQB_0  4\n\n \n#define SUNI1x10GEXP_BITMSK_YSEL        0x1000\n#define SUNI1x10GEXP_BITMSK_PRE_EMPH    0x00F0\n#define SUNI1x10GEXP_BITMSK_PRE_EMPH_3  0x0080\n#define SUNI1x10GEXP_BITMSK_PRE_EMPH_2  0x0040\n#define SUNI1x10GEXP_BITMSK_PRE_EMPH_1  0x0020\n#define SUNI1x10GEXP_BITMSK_PRE_EMPH_0  0x0010\n\n \n#define SUNI1x10GEXP_BITMSK_LASIE      0x0008\n#define SUNI1x10GEXP_BITMSK_SPLL_RAE   0x0004\n#define SUNI1x10GEXP_BITMSK_MPLL_RAE   0x0002\n#define SUNI1x10GEXP_BITMSK_PLL_LOCKE  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_LASIV      0x0008\n#define SUNI1x10GEXP_BITMSK_SPLL_RAV   0x0004\n#define SUNI1x10GEXP_BITMSK_MPLL_RAV   0x0002\n#define SUNI1x10GEXP_BITMSK_PLL_LOCKV  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_LASII      0x0008\n#define SUNI1x10GEXP_BITMSK_SPLL_RAI   0x0004\n#define SUNI1x10GEXP_BITMSK_MPLL_RAI   0x0002\n#define SUNI1x10GEXP_BITMSK_PLL_LOCKI  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_DUALTX  0x1000\n#define SUNI1x10GEXP_BITMSK_HC      0x0600\n#define SUNI1x10GEXP_BITOFF_HC_0    9\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_RXEN       0x8000\n#define SUNI1x10GEXP_BITMSK_RXXG_ROCF       0x4000\n#define SUNI1x10GEXP_BITMSK_RXXG_PAD_STRIP  0x2000\n#define SUNI1x10GEXP_BITMSK_RXXG_PUREP      0x0400\n#define SUNI1x10GEXP_BITMSK_RXXG_LONGP      0x0200\n#define SUNI1x10GEXP_BITMSK_RXXG_PARF       0x0100\n#define SUNI1x10GEXP_BITMSK_RXXG_FLCHK      0x0080\n#define SUNI1x10GEXP_BITMSK_RXXG_PASS_CTRL  0x0020\n#define SUNI1x10GEXP_BITMSK_RXXG_CRC_STRIP  0x0008\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_HDRSIZE  0x00FF\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_MIN_LERRE     0x8000\n#define SUNI1x10GEXP_BITMSK_RXXG_MAX_LERRE     0x4000\n#define SUNI1x10GEXP_BITMSK_RXXG_LINE_ERRE     0x1000\n#define SUNI1x10GEXP_BITMSK_RXXG_RX_OVRE       0x0400\n#define SUNI1x10GEXP_BITMSK_RXXG_ADR_FILTERE   0x0200\n#define SUNI1x10GEXP_BITMSK_RXXG_ERR_FILTERRE  0x0100\n#define SUNI1x10GEXP_BITMSK_RXXG_PRMB_ERRE     0x0020\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_MIN_LERRI    0x8000\n#define SUNI1x10GEXP_BITMSK_RXXG_MAX_LERRI    0x4000\n#define SUNI1x10GEXP_BITMSK_RXXG_LINE_ERRI    0x1000\n#define SUNI1x10GEXP_BITMSK_RXXG_RX_OVRI      0x0400\n#define SUNI1x10GEXP_BITMSK_RXXG_ADR_FILTERI  0x0200\n#define SUNI1x10GEXP_BITMSK_RXXG_ERR_FILTERI  0x0100\n#define SUNI1x10GEXP_BITMSK_RXXG_PRMB_ERRE    0x0020\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_CUT_THRU  0x0007\n#define SUNI1x10GEXP_BITOFF_RXXG_CUT_THRU  0\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_VID_MATCH  0x0FFF\n#define SUNI1x10GEXP_BITOFF_RXXG_VID_MATCH  0\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_FORWARD_ENABLE  0x0008\n#define SUNI1x10GEXP_BITMSK_RXXG_VLAN_ENABLE     0x0004\n#define SUNI1x10GEXP_BITMSK_RXXG_SRC_ADDR        0x0002\n#define SUNI1x10GEXP_BITMSK_RXXG_MATCH_ENABLE    0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_RXXG_PMODE     0x0002\n#define SUNI1x10GEXP_BITMSK_RXXG_MHASH_EN  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_EN_PKT_GEN  0x0040\n#define SUNI1x10GEXP_BITMSK_PATT        0x001C\n#define SUNI1x10GEXP_BITOFF_PATT        2\n\n \n#define SUNI1x10GEXP_BITMSK_LANE_HICERE          0x1E00\n#define SUNI1x10GEXP_BITOFF_LANE_HICERE          9\n#define SUNI1x10GEXP_BITMSK_HS_SD_LANEE          0x01E0\n#define SUNI1x10GEXP_BITOFF_HS_SD_LANEE          5\n#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERRE    0x0010\n#define SUNI1x10GEXP_BITMSK_LANE_SYNC_STAT_ERRE  0x000F\n#define SUNI1x10GEXP_BITOFF_LANE_SYNC_STAT_ERRE  0\n\n \n#define SUNI1x10GEXP_BITMSK_LANE_HICERI          0x1E00\n#define SUNI1x10GEXP_BITOFF_LANE_HICERI          9\n#define SUNI1x10GEXP_BITMSK_HS_SD_LANEI          0x01E0\n#define SUNI1x10GEXP_BITOFF_HS_SD_LANEI          5\n#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERRI    0x0010\n#define SUNI1x10GEXP_BITMSK_LANE_SYNC_STAT_ERRI  0x000F\n#define SUNI1x10GEXP_BITOFF_LANE_SYNC_STAT_ERRI  0\n\n \n#define SUNI1x10GEXP_BITMSK_HS_SD_LANE3          0x0100\n#define SUNI1x10GEXP_BITMSK_HS_SD_LANE2          0x0080\n#define SUNI1x10GEXP_BITMSK_HS_SD_LANE1          0x0040\n#define SUNI1x10GEXP_BITMSK_HS_SD_LANE0          0x0020\n#define SUNI1x10GEXP_BITMSK_ALIGN_STATUS_ERR     0x0010\n#define SUNI1x10GEXP_BITMSK_LANE3_SYNC_STAT_ERR  0x0008\n#define SUNI1x10GEXP_BITMSK_LANE2_SYNC_STAT_ERR  0x0004\n#define SUNI1x10GEXP_BITMSK_LANE1_SYNC_STAT_ERR  0x0002\n#define SUNI1x10GEXP_BITMSK_LANE0_SYNC_STAT_ERR  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_LANE_OVERRUNE   0x00F0\n#define SUNI1x10GEXP_BITOFF_LANE_OVERRUNE   4\n#define SUNI1x10GEXP_BITMSK_LANE_UNDERRUNE  0x000F\n#define SUNI1x10GEXP_BITOFF_LANE_UNDERRUNE  0\n\n \n#define SUNI1x10GEXP_BITMSK_LANE_OVERRUNI   0x00F0\n#define SUNI1x10GEXP_BITOFF_LANE_OVERRUNI   4\n#define SUNI1x10GEXP_BITMSK_LANE_UNDERRUNI  0x000F\n#define SUNI1x10GEXP_BITOFF_LANE_UNDERRUNI  0\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_BUSY         0x8000\n#define SUNI1x10GEXP_BITMSK_RXOAM_F2_SEL       0x7000\n#define SUNI1x10GEXP_BITOFF_RXOAM_F2_SEL       12\n#define SUNI1x10GEXP_BITMSK_RXOAM_F1_SEL       0x0700\n#define SUNI1x10GEXP_BITOFF_RXOAM_F1_SEL       8\n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_CTRL  0x00C0\n#define SUNI1x10GEXP_BITOFF_RXOAM_FILTER_CTRL  6\n#define SUNI1x10GEXP_BITMSK_RXOAM_PX_EN        0x003F\n#define SUNI1x10GEXP_BITOFF_RXOAM_PX_EN        0\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_FX_MASK  0xFF00\n#define SUNI1x10GEXP_BITOFF_RXOAM_FX_MASK  8\n#define SUNI1x10GEXP_BITMSK_RXOAM_FX_VAL   0x00FF\n#define SUNI1x10GEXP_BITOFF_RXOAM_FX_VAl   0\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_REC_BYTE_VAL  0x2000\n#define SUNI1x10GEXP_BITMSK_RXOAM_BYPASS_MODE   0x0C00\n#define SUNI1x10GEXP_BITOFF_RXOAM_BYPASS_MODE   10\n#define SUNI1x10GEXP_BITMSK_RXOAM_PX_CLEAR      0x003F\n#define SUNI1x10GEXP_BITOFF_RXOAM_PX_CLEAR      0\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_COSET        0xFF00\n#define SUNI1x10GEXP_BITOFF_RXOAM_COSET        8\n#define SUNI1x10GEXP_BITMSK_RXOAM_HEC_ERR_PKT  0x0004\n#define SUNI1x10GEXP_BITMSK_RXOAM_HEC_EN       0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHE  0x0400\n#define SUNI1x10GEXP_BITMSK_RXOAM_OAM_ERRE       0x0200\n#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHE    0x0100\n#define SUNI1x10GEXP_BITMSK_RXOAM_SOPE           0x0080\n#define SUNI1x10GEXP_BITMSK_RXOAM_RFE            0x0040\n#define SUNI1x10GEXP_BITMSK_RXOAM_LFE            0x0020\n#define SUNI1x10GEXP_BITMSK_RXOAM_DV_ERRE        0x0010\n#define SUNI1x10GEXP_BITMSK_RXOAM_DATA_INVALIDE  0x0008\n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_DROPE   0x0004\n#define SUNI1x10GEXP_BITMSK_RXOAM_HECE           0x0002\n#define SUNI1x10GEXP_BITMSK_RXOAM_OFLE           0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHI  0x0400\n#define SUNI1x10GEXP_BITMSK_RXOAM_OAM_ERRI       0x0200\n#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHI    0x0100\n#define SUNI1x10GEXP_BITMSK_RXOAM_SOPI           0x0080\n#define SUNI1x10GEXP_BITMSK_RXOAM_RFI            0x0040\n#define SUNI1x10GEXP_BITMSK_RXOAM_LFI            0x0020\n#define SUNI1x10GEXP_BITMSK_RXOAM_DV_ERRI        0x0010\n#define SUNI1x10GEXP_BITMSK_RXOAM_DATA_INVALIDI  0x0008\n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_DROPI   0x0004\n#define SUNI1x10GEXP_BITMSK_RXOAM_HECI           0x0002\n#define SUNI1x10GEXP_BITMSK_RXOAM_OFLI           0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_RXOAM_FILTER_THRSHV  0x0400\n#define SUNI1x10GEXP_BITMSK_RXOAM_HECE_THRSHV    0x0100\n#define SUNI1x10GEXP_BITMSK_RXOAM_RFV            0x0040\n#define SUNI1x10GEXP_BITMSK_RXOAM_LFV            0x0020\n\n \n#define SUNI1x10GEXP_BITMSK_MSTAT_WRITE  0x0004\n#define SUNI1x10GEXP_BITMSK_MSTAT_CLEAR  0x0002\n#define SUNI1x10GEXP_BITMSK_MSTAT_SNAP   0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_MSTAT_WRITE_ADDRESS 0x003F\n#define SUNI1x10GEXP_BITOFF_MSTAT_WRITE_ADDRESS 0\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_IRCU_ENABLE   0x8000\n#define SUNI1x10GEXP_BITMSK_IFLX_IDSWT_ENABLE  0x4000\n#define SUNI1x10GEXP_BITMSK_IFLX_IFD_CNT       0x3FFF\n#define SUNI1x10GEXP_BITOFF_IFLX_IFD_CNT       0\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_OVFE 0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_OVFI 0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_BUSY  0x8000\n#define SUNI1x10GEXP_BITMSK_IFLX_RWB   0x4000\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_LOLIM  0x03FF\n#define SUNI1x10GEXP_BITOFF_IFLX_LOLIM  0\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_HILIM  0x03FF\n#define SUNI1x10GEXP_BITOFF_IFLX_HILIM  0\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_FULL   0x8000\n#define SUNI1x10GEXP_BITMSK_IFLX_AFULL  0x4000\n#define SUNI1x10GEXP_BITMSK_IFLX_AFTH   0x3FFF\n#define SUNI1x10GEXP_BITOFF_IFLX_AFTH   0\n\n \n#define SUNI1x10GEXP_BITMSK_IFLX_EMPTY   0x8000\n#define SUNI1x10GEXP_BITMSK_IFLX_AEMPTY  0x4000\n#define SUNI1x10GEXP_BITMSK_IFLX_AETH    0x3FFF\n#define SUNI1x10GEXP_BITOFF_IFLX_AETH    0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4MOS_RE_INIT          0x0008\n#define SUNI1x10GEXP_BITMSK_PL4MOS_EN               0x0004\n#define SUNI1x10GEXP_BITMSK_PL4MOS_NO_STATUS        0x0002\n\n \n#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_BURST1  0x0FFF\n#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_BURST1  0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_BURST2  0x0FFF\n#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_BURST2  0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4MOS_MAX_TRANSFER  0x00FF\n#define SUNI1x10GEXP_BITOFF_PL4MOS_MAX_TRANSFER  0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4ODP_REPEAT_T   0xF000\n#define SUNI1x10GEXP_BITOFF_PL4ODP_REPEAT_T   12\n#define SUNI1x10GEXP_BITMSK_PL4ODP_SOP_RULE   0x0100\n#define SUNI1x10GEXP_BITMSK_PL4ODP_EN_PORTS   0x0002\n#define SUNI1x10GEXP_BITMSK_PL4ODP_EN_DFWD    0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4ODP_OUT_DISE     0x0001\n\n\n\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_EOPEOBE  0x0080\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_ERREOPE  0x0040\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MEOPE    0x0008\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MSOPE    0x0004\n#define SUNI1x10GEXP_BITMSK_PL4ODP_ES_OVRE      0x0002\n\n\n \n#define SUNI1x10GEXP_BITMSK_PL4ODP_OUT_DISI     0x0001\n\n\n\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_EOPEOBI  0x0080\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_ERREOPI  0x0040\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MEOPI    0x0008\n#define SUNI1x10GEXP_BITMSK_PL4ODP_PPE_MSOPI    0x0004\n#define SUNI1x10GEXP_BITMSK_PL4ODP_ES_OVRI      0x0002\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLV  0x8000\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLV   0x1000\n#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRV  0x0800\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLV   0x0100\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLV   0x0010\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLV   0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLI  0x8000\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLI   0x1000\n#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRI  0x0800\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLI   0x0100\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLI   0x0010\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLI   0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_ROOLE  0x8000\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_ROOLE   0x1000\n#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERRE  0x0800\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_ROOLE   0x0100\n#define SUNI1x10GEXP_BITMSK_PL4IO_IS_DOOLE   0x0010\n#define SUNI1x10GEXP_BITMSK_PL4IO_ID_DOOLE   0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_REF_LIMIT   0xFF00\n#define SUNI1x10GEXP_BITOFF_PL4IO_REF_LIMIT   8\n#define SUNI1x10GEXP_BITMSK_PL4IO_TRAN_LIMIT  0x00FF\n#define SUNI1x10GEXP_BITOFF_PL4IO_TRAN_LIMIT  0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_IN_MUL   0xFF00\n#define SUNI1x10GEXP_BITOFF_PL4IO_IN_MUL   8\n#define SUNI1x10GEXP_BITMSK_PL4IO_OUT_MUL  0x00FF\n#define SUNI1x10GEXP_BITOFF_PL4IO_OUT_MUL  0\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IO_DIP2_ERR_CHK  0x8000\n#define SUNI1x10GEXP_BITMSK_PL4IO_ODAT_DIS      0x0800\n#define SUNI1x10GEXP_BITMSK_PL4IO_TRAIN_DIS     0x0400\n#define SUNI1x10GEXP_BITMSK_PL4IO_OSTAT_DIS     0x0200\n#define SUNI1x10GEXP_BITMSK_PL4IO_ISTAT_DIS     0x0100\n#define SUNI1x10GEXP_BITMSK_PL4IO_NO_ISTAT      0x0080\n#define SUNI1x10GEXP_BITMSK_PL4IO_STAT_OUTSEL   0x0040\n#define SUNI1x10GEXP_BITMSK_PL4IO_INSEL         0x0020\n#define SUNI1x10GEXP_BITMSK_PL4IO_DLSEL         0x0010\n#define SUNI1x10GEXP_BITMSK_PL4IO_OUTSEL        0x0003\n#define SUNI1x10GEXP_BITOFF_PL4IO_OUTSEL        0\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_TXEN0        0x8000\n#define SUNI1x10GEXP_BITMSK_TXXG_HOSTPAUSE    0x2000\n#define SUNI1x10GEXP_BITMSK_TXXG_IPGT         0x1F80\n#define SUNI1x10GEXP_BITOFF_TXXG_IPGT         7\n#define SUNI1x10GEXP_BITMSK_TXXG_32BIT_ALIGN  0x0020\n#define SUNI1x10GEXP_BITMSK_TXXG_CRCEN        0x0010\n#define SUNI1x10GEXP_BITMSK_TXXG_FCTX         0x0008\n#define SUNI1x10GEXP_BITMSK_TXXG_FCRX         0x0004\n#define SUNI1x10GEXP_BITMSK_TXXG_PADEN        0x0002\n#define SUNI1x10GEXP_BITMSK_TXXG_SPRE         0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_HDRSIZE  0x00FF\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_ERRE  0x8000\n#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_UDRE  0x4000\n#define SUNI1x10GEXP_BITMSK_TXXG_MAX_LERRE  0x2000\n#define SUNI1x10GEXP_BITMSK_TXXG_MIN_LERRE  0x1000\n#define SUNI1x10GEXP_BITMSK_TXXG_XFERE      0x0800\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_ERRI  0x8000\n#define SUNI1x10GEXP_BITMSK_TXXG_FIFO_UDRI  0x4000\n#define SUNI1x10GEXP_BITMSK_TXXG_MAX_LERRI  0x2000\n#define SUNI1x10GEXP_BITMSK_TXXG_MIN_LERRI  0x1000\n#define SUNI1x10GEXP_BITMSK_TXXG_XFERI      0x0800\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_TXACTIVE  0x0002\n#define SUNI1x10GEXP_BITMSK_TXXG_PAUSED    0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_TX_MINFR  0x00FF\n#define SUNI1x10GEXP_BITOFF_TXXG_TX_MINFR  0\n\n \n#define SUNI1x10GEXP_BITMSK_TXXG_FC_PAUSE_QNTM  0x00FF\n#define SUNI1x10GEXP_BITOFF_TXXG_FC_PAUSE_QNTM  0\n\n \n#define SUNI1x10GEXP_BITMSK_XTEF_FORCE_PARITY_ERR  0x000F\n#define SUNI1x10GEXP_BITOFF_XTEF_FORCE_PARITY_ERR  0\n\n \n#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCI  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCE  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_XTEF_LOST_SYNCV  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_HEC_EN        0x8000\n#define SUNI1x10GEXP_BITMSK_TXOAM_EMPTYCODE_EN  0x4000\n#define SUNI1x10GEXP_BITMSK_TXOAM_FORCE_IDLE    0x2000\n#define SUNI1x10GEXP_BITMSK_TXOAM_IGNORE_IDLE   0x1000\n#define SUNI1x10GEXP_BITMSK_TXOAM_PX_OVERWRITE  0x0FC0\n#define SUNI1x10GEXP_BITOFF_TXOAM_PX_OVERWRITE  6\n#define SUNI1x10GEXP_BITMSK_TXOAM_PX_SEL        0x003F\n#define SUNI1x10GEXP_BITOFF_TXOAM_PX_SEL        0\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_MINIDIS   0x8000\n#define SUNI1x10GEXP_BITMSK_TXOAM_BUSY      0x4000\n#define SUNI1x10GEXP_BITMSK_TXOAM_TRANS_EN  0x2000\n#define SUNI1x10GEXP_BITMSK_TXOAM_MINIRATE  0x07FF\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_FTHRESH   0x3C00\n#define SUNI1x10GEXP_BITOFF_TXOAM_FTHRESH   10\n#define SUNI1x10GEXP_BITMSK_TXOAM_MINIPOST  0x03C0\n#define SUNI1x10GEXP_BITOFF_TXOAM_MINIPOST  6\n#define SUNI1x10GEXP_BITMSK_TXOAM_MINIPRE   0x003F\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_SOP_ERRE    0x0004\n#define SUNI1x10GEXP_BITMSK_TXOAM_OFLE        0x0002\n#define SUNI1x10GEXP_BITMSK_TXOAM_ERRE        0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_SOP_ERRI    0x0004\n#define SUNI1x10GEXP_BITMSK_TXOAM_OFLI        0x0002\n#define SUNI1x10GEXP_BITMSK_TXOAM_ERRI        0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_TXOAM_COSET  0x00FF\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_ERCU_EN   0x8000\n#define SUNI1x10GEXP_BITMSK_EFLX_EN_EDSWT  0x0080\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_OVF_ERR  0x2000\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_BUSY   0x8000\n#define SUNI1x10GEXP_BITMSK_EFLX_RDWRB  0x4000\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_LOLIM                    0x03FF\n#define SUNI1x10GEXP_BITOFF_EFLX_LOLIM                    0\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_HILIM                    0x03FF\n#define SUNI1x10GEXP_BITOFF_EFLX_HILIM                    0\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_FULL   0x8000\n#define SUNI1x10GEXP_BITMSK_EFLX_AFULL  0x4000\n#define SUNI1x10GEXP_BITMSK_EFLX_AFTH   0x3FFF\n#define SUNI1x10GEXP_BITOFF_EFLX_AFTH   0\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_EMPTY   0x8000\n#define SUNI1x10GEXP_BITMSK_EFLX_AEMPTY  0x4000\n#define SUNI1x10GEXP_BITMSK_EFLX_AETH    0x3FFF\n#define SUNI1x10GEXP_BITOFF_EFLX_AETH    0\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_CUT_THRU                 0x3FFF\n#define SUNI1x10GEXP_BITOFF_EFLX_CUT_THRU                 0\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_OVFE  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_OVFI  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_EFLX_PROV  0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IDU_SYNCH_ON_TRAIN  0x0004\n#define SUNI1x10GEXP_BITMSK_PL4IDU_EN_PORTS        0x0002\n#define SUNI1x10GEXP_BITMSK_PL4IDU_EN_DFWD         0x0001\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IDU_DIP4E       0x0002\n\n \n#define SUNI1x10GEXP_BITMSK_PL4IDU_DIP4I       0x0002\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}