# SFAL-VSD SoC Design Program
Welcome to the repository documenting my journey through the SoC Design. This repository documents my hands-on progress, key takeaways, and daily explorations in digital hardware design. It covers topics from tool installation to advanced SoC design and implementation.

<details> 
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%200/README.md" target="_blank">Day 0 - Chip development flow and Tool installation </a></summary>
</details>

<details> 
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%201/README.md" target="_blank">Day 1 - Introduction to Verilog RTL Design and Synthesis </a></summary>
</details>

<details> 
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%202/README.md" target="_blank">Day 2 - Timing libs, Hierarchical vs Flat Synthesis and Efficient Flop Coding Styles </a></summary>
</details>

<details> 
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%203/README.md" target="_blank">Day 3 - Combinational and Sequential Optimization </a></summary>
</details>

<details> 
  <summary><a href="https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%204/README.md" target="_blank">Day 4 - GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch </a></summary>
</details>

* [Day 4 - GLS, Blocking vs Non-blocking and Synthesis-Simulation Mismatch](https://github.com/Dhruvid98/SFAL-VSD-SoC-Design/blob/main/Day%204/README.md)
