<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="HW2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InstructionMemory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InstructionMemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ProgramCounter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ProgramCounter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramCounter_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SingleCylceProcessor.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SingleCylceProcessor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SingleCylceProcessor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCylceProcessor.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SingleCylceProcessor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SingleCylceProcessor.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SingleCylceProcessor.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SingleCylceProcessor.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SingleCylceProcessor.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SingleCylceProcessor.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SingleCylceProcessor.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SingleCylceProcessor.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SingleCylceProcessor.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SingleCylceProcessor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SingleCylceProcessor.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SingleCylceProcessor.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SingleCylceProcessor.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SingleCylceProcessor.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SingleCylceProcessor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCylceProcessor_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCylceProcessor_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCylceProcessor_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SingleCylceProcessor_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SingleCylceProcessor_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SingleCylceProcessor_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCylceProcessor_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCylceProcessor_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SingleCylceProcessor_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SingleCylceProcessor_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCylceProcessor_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SingleCylceProcessor_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SingleCylceProcessor_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SingleCylceProcessor_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SingleCylceProcessor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ControlUnit_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ControlUnit_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_ControlUnit_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_ControlUnit_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Mux_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_SingleCycleProcessor_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_SingleCycleProcessor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_SingleCycleProcessor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_SingleCycleProcessor_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1488585574" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1488585574">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488828392" xil_pn:in_ck="7263468602357963135" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1488828392">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUDecoder.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PCBranchAdder.v"/>
      <outfile xil_pn:name="PCJump.v"/>
      <outfile xil_pn:name="PCPlus1.v"/>
      <outfile xil_pn:name="PCSource.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SingleCycleProcessor.v"/>
      <outfile xil_pn:name="finalResult.v"/>
      <outfile xil_pn:name="tb_ALU.v"/>
      <outfile xil_pn:name="tb_ControlUnit.v"/>
      <outfile xil_pn:name="tb_Mux.v"/>
      <outfile xil_pn:name="tb_SingleCycleProcessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1488667576" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3147426488107485890" xil_pn:start_ts="1488667576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488667576" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1113193313474414844" xil_pn:start_ts="1488667576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488775683" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2988734597314497559" xil_pn:start_ts="1488775683">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488828396" xil_pn:in_ck="7263468602357963135" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1488828396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUDecoder.v"/>
      <outfile xil_pn:name="ControlUnit.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="PCBranchAdder.v"/>
      <outfile xil_pn:name="PCJump.v"/>
      <outfile xil_pn:name="PCPlus1.v"/>
      <outfile xil_pn:name="PCSource.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="RegisterFile.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="SingleCycleProcessor.v"/>
      <outfile xil_pn:name="finalResult.v"/>
      <outfile xil_pn:name="tb_ALU.v"/>
      <outfile xil_pn:name="tb_ControlUnit.v"/>
      <outfile xil_pn:name="tb_Mux.v"/>
      <outfile xil_pn:name="tb_SingleCycleProcessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1488828402" xil_pn:in_ck="7263468602357963135" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5135778687626912251" xil_pn:start_ts="1488828396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_SingleCycleProcessor_beh.prj"/>
      <outfile xil_pn:name="tb_SingleCycleProcessor_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1488828403" xil_pn:in_ck="-746591275702145994" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3845045356580634498" xil_pn:start_ts="1488828402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_SingleCycleProcessor_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4548752687931217959" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2988734597314497559" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1716051228652712663" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1488599972" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1833001758716161761" xil_pn:start_ts="1488599972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1488674766" xil_pn:in_ck="-2731787238264309908" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7780824528853844410" xil_pn:start_ts="1488674743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1488607331" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-1660454119958170028" xil_pn:start_ts="1488607331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1488607339" xil_pn:in_ck="8667900472240225752" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3998325366267686728" xil_pn:start_ts="1488607331">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1488607356" xil_pn:in_ck="8667900472240225753" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1488607339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1488607370" xil_pn:in_ck="-2939132960079359630" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1488607356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1488607370" xil_pn:in_ck="8667900472240225621" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1488607365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
