$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module seq_detector $end
$scope module _witness_ $end
$var wire 1 n0 anyinit_verific_detect_out_reg_seq_detector_sv_30_62 $end
$var wire 5 n1 anyinit_verific_state_reg_seq_detector_sv_12_49 $end
$upscope $end
$var wire 1 n2 clk $end
$var wire 1 n3 detect_out $end
$var wire 5 n4 next $end
$var wire 1 n5 reset $end
$var wire 1 n6 seq_in $end
$var wire 5 n7 state $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b1 n2
b0 n0
b00000 n1
b0 n3
b00000 n4
b0 n5
b0 n6
b00000 n7
#5
b0 n2
#10
1!
b00000000000000000000000000000001 t
b1 n2
b0 n0
b00000 n1
b0 n3
b00000 n4
b0 n5
b0 n6
b00000 n7
#15
b0 n2
#20
1!
b00000000000000000000000000000010 t
b1 n2
