{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510769708905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510769708906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:15:08 2017 " "Processing started: Wed Nov 15 13:15:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510769708906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510769708906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitpair -c bitpair " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitpair -c bitpair" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510769708906 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510769709212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerB-behavior_registerB " "Found design unit 1: registerB-behavior_registerB" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717342 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerB " "Found entity 1: registerB" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerA-behavior_registerA " "Found design unit 1: registerA-behavior_registerA" {  } { { "registerA.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerA.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717343 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerA " "Found entity 1: registerA" {  } { { "registerA.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitpair.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bitpair.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitpair-structure " "Found design unit 1: bitpair-structure" {  } { { "bitpair.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717344 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitpair " "Found entity 1: bitpair" {  } { { "bitpair.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-behavior_multiplexer " "Found design unit 1: multiplexer-behavior_multiplexer" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717345 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerC-behavior_registerC " "Found design unit 1: registerC-behavior_registerC" {  } { { "registerC.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerC.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerC " "Found entity 1: registerC" {  } { { "registerC.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structure_adder " "Found design unit 1: adder-structure_adder" {  } { { "adder.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-behavior_FullAdder " "Found design unit 1: FullAdder-behavior_FullAdder" {  } { { "FullAdder.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/FullAdder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/FullAdder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-behavior_control " "Found design unit 1: control-behavior_control" {  } { { "control.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/control.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/control.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerD-behavior_registerD " "Found design unit 1: registerD-behavior_registerD" {  } { { "registerD.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717348 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerD " "Found entity 1: registerD" {  } { { "registerD.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510769717348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510769717348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitpair " "Elaborating entity \"bitpair\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1510769717419 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderCout bitpair.vhd(133) " "Verilog HDL or VHDL warning at bitpair.vhd(133): object \"adderCout\" assigned a value but never read" {  } { { "bitpair.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1510769717428 "|bitpair"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:ctrl " "Elaborating entity \"control\" for hierarchy \"control:ctrl\"" {  } { { "bitpair.vhd" "ctrl" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerA registerA:register_A " "Elaborating entity \"registerA\" for hierarchy \"registerA:register_A\"" {  } { { "bitpair.vhd" "register_A" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerD registerD:register_D " "Elaborating entity \"registerD\" for hierarchy \"registerD:register_D\"" {  } { { "bitpair.vhd" "register_D" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerB registerB:register_B " "Elaborating entity \"registerB\" for hierarchy \"registerB:register_B\"" {  } { { "bitpair.vhd" "register_B" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer multiplexer:multi " "Elaborating entity \"multiplexer\" for hierarchy \"multiplexer:multi\"" {  } { { "bitpair.vhd" "multi" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717449 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(36) " "VHDL Process Statement warning at multiplexer.vhd(36): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(38) " "VHDL Process Statement warning at multiplexer.vhd(38): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(42) " "VHDL Process Statement warning at multiplexer.vhd(42): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(43) " "VHDL Process Statement warning at multiplexer.vhd(43): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(45) " "VHDL Process Statement warning at multiplexer.vhd(45): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(46) " "VHDL Process Statement warning at multiplexer.vhd(46): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(48) " "VHDL Process Statement warning at multiplexer.vhd(48): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registerA multiplexer.vhd(52) " "VHDL Process Statement warning at multiplexer.vhd(52): signal \"registerA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "multiplicandValue multiplexer.vhd(31) " "VHDL Process Statement warning at multiplexer.vhd(31): inferring latch(es) for signal or variable \"multiplicandValue\", which holds its previous value in one or more paths through the process" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "signBit multiplexer.vhd(31) " "VHDL Process Statement warning at multiplexer.vhd(31): inferring latch(es) for signal or variable \"signBit\", which holds its previous value in one or more paths through the process" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signBit multiplexer.vhd(31) " "Inferred latch for \"signBit\" at multiplexer.vhd(31)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[0\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[0\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[1\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[1\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[2\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[2\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[3\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[3\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[4\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[4\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[5\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[5\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[6\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[6\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "multiplicandValue\[7\] multiplexer.vhd(34) " "Inferred latch for \"multiplicandValue\[7\]\" at multiplexer.vhd(34)" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1510769717451 "|bitpair|multiplexer:multi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerC registerC:register_C " "Elaborating entity \"registerC\" for hierarchy \"registerC:register_C\"" {  } { { "bitpair.vhd" "register_C" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717452 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset registerC.vhd(33) " "VHDL Process Statement warning at registerC.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registerC.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerC.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1510769717453 "|bitpair|registerC:register_C"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:add_adder " "Elaborating entity \"adder\" for hierarchy \"adder:add_adder\"" {  } { { "bitpair.vhd" "add_adder" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder adder:add_adder\|FullAdder:\\Generate_label:0:stage " "Elaborating entity \"FullAdder\" for hierarchy \"adder:add_adder\|FullAdder:\\Generate_label:0:stage\"" {  } { { "adder.vhd" "\\Generate_label:0:stage" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510769717454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[2\] " "Latch multiplexer:multi\|multiplicandValue\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[1\] " "Latch multiplexer:multi\|multiplicandValue\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[0\] " "Latch multiplexer:multi\|multiplicandValue\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[3\] " "Latch multiplexer:multi\|multiplicandValue\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[4\] " "Latch multiplexer:multi\|multiplicandValue\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[5\] " "Latch multiplexer:multi\|multiplicandValue\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[6\] " "Latch multiplexer:multi\|multiplicandValue\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717891 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|multiplicandValue\[7\] " "Latch multiplexer:multi\|multiplicandValue\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717892 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR registerB:register_B\|allBits\[1\] " "Ports ENA and CLR on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717892 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 34 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717892 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "multiplexer:multi\|signBit " "Latch multiplexer:multi\|signBit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA registerB:register_B\|allBits\[1\] " "Ports D and ENA on the latch are fed by the same signal registerB:register_B\|allBits\[1\]" {  } { { "registerB.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/registerB.vhd" 35 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1510769717892 ""}  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1510769717892 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "multiplexer:multi\|signBit " "LATCH primitive \"multiplexer:multi\|signBit\" is permanently enabled" {  } { { "multiplexer.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/multiplexer.vhd" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1510769717923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1510769717989 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1510769718237 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510769718237 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iready " "No output dependent on input pin \"iready\"" {  } { { "bitpair.vhd" "" { Text "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/bitpair.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510769718362 "|bitpair|iready"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1510769718362 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "107 " "Implemented 107 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1510769718363 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1510769718363 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1510769718363 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1510769718363 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1072 " "Peak virtual memory: 1072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510769718371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:15:18 2017 " "Processing ended: Wed Nov 15 13:15:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510769718371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510769718371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510769718371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510769718371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510769720560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510769720560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:15:20 2017 " "Processing started: Wed Nov 15 13:15:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510769720560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1510769720560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bitpair -c bitpair " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bitpair -c bitpair" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1510769720561 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1510769720611 ""}
{ "Info" "0" "" "Project  = bitpair" {  } {  } 0 0 "Project  = bitpair" 0 0 "Fitter" 0 0 1510769720612 ""}
{ "Info" "0" "" "Revision = bitpair" {  } {  } 0 0 "Revision = bitpair" 0 0 "Fitter" 0 0 1510769720612 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1510769720725 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bitpair 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"bitpair\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1510769720730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510769720766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1510769720766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1510769721382 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1510769721422 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1510769721580 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1510769721671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1510769730781 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 36 global CLKCTRL_G11 " "clock~inputCLKENA0 with 36 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1510769730874 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1510769730874 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769730898 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1510769730910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510769730910 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1510769730911 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1510769730912 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1510769730912 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1510769730912 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1510769731880 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bitpair.sdc " "Synopsys Design Constraints File file not found: 'bitpair.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1510769731880 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1510769731881 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multi\|signBit~2  from: dataa  to: combout " "Cell: multi\|signBit~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510769731883 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1510769731883 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1510769731883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1510769731884 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1510769731884 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1510769731892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1510769731893 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1510769731893 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769731940 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1510769741173 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1510769741314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769742388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1510769743123 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1510769743999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769743999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1510769745312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1510769754883 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1510769754883 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1510769757023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769758863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1510769758863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1510769758863 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1510769760336 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510769760486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510769761014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1510769761114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1510769761628 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1510769763712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1923 " "Peak virtual memory: 1923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510769764323 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:16:04 2017 " "Processing ended: Wed Nov 15 13:16:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510769764323 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510769764323 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510769764323 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1510769764323 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1510769766663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510769766664 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:16:06 2017 " "Processing started: Wed Nov 15 13:16:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510769766664 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1510769766664 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bitpair -c bitpair " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bitpair -c bitpair" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1510769766664 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1510769772620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "971 " "Peak virtual memory: 971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510769774733 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:16:14 2017 " "Processing ended: Wed Nov 15 13:16:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510769774733 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510769774733 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510769774733 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1510769774733 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1510769774846 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1510769776698 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510769776699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:16:16 2017 " "Processing started: Wed Nov 15 13:16:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510769776699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510769776699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bitpair -c bitpair " "Command: quartus_sta bitpair -c bitpair" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510769776699 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1510769776769 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1510769777232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510769777264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1510769777264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1510769778007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bitpair.sdc " "Synopsys Design Constraints File file not found: 'bitpair.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1510769778118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1510769778118 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778119 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name registerB:register_B\|allBits\[0\] registerB:register_B\|allBits\[0\] " "create_clock -period 1.000 -name registerB:register_B\|allBits\[0\] registerB:register_B\|allBits\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778119 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778119 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multi\|signBit~2  from: dataf  to: combout " "Cell: multi\|signBit~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778120 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510769778120 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1510769778121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778121 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1510769778123 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1510769778129 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1510769778136 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510769778136 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.626 " "Worst-case setup slack is -6.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.626             -50.375 registerB:register_B\|allBits\[0\]  " "   -6.626             -50.375 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -34.870 clock  " "   -2.764             -34.870 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769778137 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.269 " "Worst-case hold slack is -3.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.269             -10.691 clock  " "   -3.269             -10.691 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 registerB:register_B\|allBits\[0\]  " "    0.927               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769778138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.917 " "Worst-case recovery slack is -5.917" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.917             -45.826 registerB:register_B\|allBits\[0\]  " "   -5.917             -45.826 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.527             -10.688 clock  " "   -0.527             -10.688 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 clock  " "    0.563               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 registerB:register_B\|allBits\[0\]  " "    0.785               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769778139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -19.138 clock  " "   -0.394             -19.138 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 registerB:register_B\|allBits\[0\]  " "    0.406               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769778140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769778140 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1510769778152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1510769778201 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1510769779393 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multi\|signBit~2  from: dataf  to: combout " "Cell: multi\|signBit~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779444 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510769779444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1510769779446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510769779446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.749 " "Worst-case setup slack is -6.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.749             -51.309 registerB:register_B\|allBits\[0\]  " "   -6.749             -51.309 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.660             -32.430 clock  " "   -2.660             -32.430 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769779447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.300 " "Worst-case hold slack is -3.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.300             -12.073 clock  " "   -3.300             -12.073 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.940               0.000 registerB:register_B\|allBits\[0\]  " "    0.940               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769779448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.907 " "Worst-case recovery slack is -5.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.907             -45.923 registerB:register_B\|allBits\[0\]  " "   -5.907             -45.923 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464              -9.208 clock  " "   -0.464              -9.208 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769779449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.521 " "Worst-case removal slack is 0.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.521               0.000 clock  " "    0.521               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.740               0.000 registerB:register_B\|allBits\[0\]  " "    0.740               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -20.490 clock  " "   -0.394             -20.490 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 registerB:register_B\|allBits\[0\]  " "    0.386               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769779450 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1510769779461 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1510769779617 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1510769780528 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multi\|signBit~2  from: dataf  to: combout " "Cell: multi\|signBit~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780577 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510769780577 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1510769780578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510769780578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.357 " "Worst-case setup slack is -3.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.357             -25.556 registerB:register_B\|allBits\[0\]  " "   -3.357             -25.556 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.779             -11.434 clock  " "   -1.779             -11.434 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.863 " "Worst-case hold slack is -1.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.863              -4.668 clock  " "   -1.863              -4.668 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 registerB:register_B\|allBits\[0\]  " "    0.450               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.167 " "Worst-case recovery slack is -3.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.167             -24.288 registerB:register_B\|allBits\[0\]  " "   -3.167             -24.288 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 clock  " "    0.107               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.295 " "Worst-case removal slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clock  " "    0.295               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 registerB:register_B\|allBits\[0\]  " "    0.450               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.083 " "Worst-case minimum pulse width slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -2.814 clock  " "   -0.083              -2.814 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 registerB:register_B\|allBits\[0\]  " "    0.433               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780583 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1510769780593 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: multi\|signBit~2  from: dataf  to: combout " "Cell: multi\|signBit~2  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780987 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1510769780987 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780987 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1510769780988 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1510769780988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.179 " "Worst-case setup slack is -3.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.179             -24.339 registerB:register_B\|allBits\[0\]  " "   -3.179             -24.339 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343              -8.336 clock  " "   -1.343              -8.336 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780989 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.828 " "Worst-case hold slack is -1.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.828              -4.865 clock  " "   -1.828              -4.865 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 registerB:register_B\|allBits\[0\]  " "    0.422               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.963 " "Worst-case recovery slack is -2.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.963             -22.870 registerB:register_B\|allBits\[0\]  " "   -2.963             -22.870 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock  " "    0.183               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.266 " "Worst-case removal slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 clock  " "    0.266               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389               0.000 registerB:register_B\|allBits\[0\]  " "    0.389               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.082 " "Worst-case minimum pulse width slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -2.831 clock  " "   -0.082              -2.831 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 registerB:register_B\|allBits\[0\]  " "    0.441               0.000 registerB:register_B\|allBits\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1510769780994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1510769780994 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510769782096 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1510769782096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1206 " "Peak virtual memory: 1206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510769782131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:16:22 2017 " "Processing ended: Wed Nov 15 13:16:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510769782131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510769782131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510769782131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510769782131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510769784204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510769784205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 15 13:16:24 2017 " "Processing started: Wed Nov 15 13:16:24 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510769784205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510769784205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bitpair -c bitpair " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bitpair -c bitpair" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510769784205 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1510769784872 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bitpair.vho /home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/simulation/modelsim/ simulation " "Generated file bitpair.vho in folder \"/home/rodrigo/Dropbox/Fall 2017/ece3270/lab4/lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1510769785014 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1167 " "Peak virtual memory: 1167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510769785067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 15 13:16:25 2017 " "Processing ended: Wed Nov 15 13:16:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510769785067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510769785067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510769785067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510769785067 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 56 s " "Quartus II Full Compilation was successful. 0 errors, 56 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510769785182 ""}
