Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,147
design__instance__area,1187.39
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00020292936824262142
power__switching__total,0.00024040733114816248
power__leakage__total,1.226485579763903E-9
power__total,0.0004433379217516631
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0
timing__hold__ws__corner:nom_tt_025C_1v80,2.261629614267432
timing__setup__ws__corner:nom_tt_025C_1v80,1.3621382185516275
timing__hold__tns__corner:nom_tt_025C_1v80,0
timing__setup__tns__corner:nom_tt_025C_1v80,0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0
timing__hold__ws__corner:nom_ss_100C_1v60,2.728903402711542
timing__setup__ws__corner:nom_ss_100C_1v60,0.011812329226877302
timing__hold__tns__corner:nom_ss_100C_1v60,0
timing__setup__tns__corner:nom_ss_100C_1v60,0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0
timing__hold__ws__corner:nom_ff_n40C_1v95,2.0865190166221486
timing__setup__ws__corner:nom_ff_n40C_1v95,1.8795545651872463
timing__hold__tns__corner:nom_ff_n40C_1v95,0
timing__setup__tns__corner:nom_ff_n40C_1v95,0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0
clock__skew__worst_setup,0
timing__hold__ws,2.0839623949687356
timing__setup__ws,-0.005585754239470006
timing__hold__tns,0
timing__setup__tns,-0.005585754239470006
timing__hold__wns,0
timing__setup__wns,-0.005585754239470006
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 60.76 71.48
design__core__bbox,5.52 10.88 55.2 59.84
design__io,17
design__die__area,4343.12
design__core__area,2432.33
design__instance__count__stdcell,147
design__instance__area__stdcell,1187.39
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.488169
design__instance__utilization__stdcell,0.488169
design__instance__count__class:inverter,7
design__instance__count__class:sequential_cell,17
design__instance__count__class:multi_input_combinational_cell,74
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,176
design__instance__count__class:tap_cell,30
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
floorplan__design__io,15
design__io__hpwl,554015
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1806.64
design__violations,0
design__instance__count__class:timing_repair_buffer,19
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,126
route__net__special,2
route__drc_errors__iter:1,36
route__wirelength__iter:1,2023
route__drc_errors__iter:2,13
route__wirelength__iter:2,2020
route__drc_errors__iter:3,8
route__wirelength__iter:3,2015
route__drc_errors__iter:4,0
route__wirelength__iter:4,2018
route__drc_errors,0
route__wirelength,2018
route__vias,789
route__vias__singlecut,789
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,114.55
timing__unannotated_net__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0
clock__skew__worst_setup__corner:min_tt_025C_1v80,0
timing__hold__ws__corner:min_tt_025C_1v80,2.257923023572589
timing__setup__ws__corner:min_tt_025C_1v80,1.370416485746568
timing__hold__tns__corner:min_tt_025C_1v80,0
timing__setup__tns__corner:min_tt_025C_1v80,0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0
clock__skew__worst_setup__corner:min_ss_100C_1v60,0
timing__hold__ws__corner:min_ss_100C_1v60,2.723073843488969
timing__setup__ws__corner:min_ss_100C_1v60,0.02931366343743488
timing__hold__tns__corner:min_ss_100C_1v60,0
timing__setup__tns__corner:min_ss_100C_1v60,0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0
timing__hold__ws__corner:min_ff_n40C_1v95,2.0839623949687356
timing__setup__ws__corner:min_ff_n40C_1v95,1.8855504358236117
timing__hold__tns__corner:min_ff_n40C_1v95,0
timing__setup__tns__corner:min_ff_n40C_1v95,0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0
clock__skew__worst_setup__corner:max_tt_025C_1v80,0
timing__hold__ws__corner:max_tt_025C_1v80,2.266012552848005
timing__setup__ws__corner:max_tt_025C_1v80,1.3523345048777096
timing__hold__tns__corner:max_tt_025C_1v80,0
timing__setup__tns__corner:max_tt_025C_1v80,0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,inf
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,inf
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0
clock__skew__worst_setup__corner:max_ss_100C_1v60,0
timing__hold__ws__corner:max_ss_100C_1v60,2.736649206928813
timing__setup__ws__corner:max_ss_100C_1v60,-0.005585754239470006
timing__hold__tns__corner:max_ss_100C_1v60,0
timing__setup__tns__corner:max_ss_100C_1v60,-0.005585754239470006
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.005585754239470006
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,inf
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,1
timing__setup_r2r__ws__corner:max_ss_100C_1v60,inf
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0
timing__hold__ws__corner:max_ff_n40C_1v95,2.089719789692667
timing__setup__ws__corner:max_ff_n40C_1v95,1.8723074731667415
timing__hold__tns__corner:max_ff_n40C_1v95,0
timing__setup__tns__corner:max_ff_n40C_1v95,0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,inf
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79974
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000259457
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000214395
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000753726
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000214395
design_powergrid__voltage__worst,0.000214395
design_powergrid__voltage__worst__net:VPWR,1.79974
design_powergrid__drop__worst,0.000259457
design_powergrid__drop__worst__net:VPWR,0.000259457
design_powergrid__voltage__worst__net:VGND,0.000214395
design_powergrid__drop__worst__net:VGND,0.000214395
ir__voltage__worst,1.8
ir__drop__avg,0.000093
ir__drop__worst,0.000259
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
