 
****************************************
Report : qor
Design : usb_phy
Version: W-2024.09-SP2
Date   : Tue May  6 09:38:06 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          0.90
  Critical Path Slack:           8.84
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.19
  Total Hold Violation:         -3.72
  No. of Hold Violations:       64.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:         43
  Leaf Cell Count:                300
  Buf/Inv Cell Count:              27
  Buf Cell Count:                   0
  Inv Cell Count:                  27
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       202
  Sequential Cell Count:           98
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      450.343171
  Noncombinational Area:   664.078289
  Buf/Inv Area:             34.309440
  Total Buffer Area:             0.00
  Total Inverter Area:          34.31
  Macro/Black Box Area:      0.000000
  Net Area:                150.957136
  Net XLength        :        1959.54
  Net YLength        :        1987.35
  -----------------------------------
  Cell Area:              1114.421460
  Design Area:            1265.378597
  Net Length        :         3946.89


  Design Rules
  -----------------------------------
  Total Number of Nets:           355
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.83
  -----------------------------------------
  Overall Compile Time:                0.90
  Overall Compile Wall Clock Time:     0.98

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.19  TNS: 3.72  Number of Violating Paths: 64

  --------------------------------------------------------------------


1
