{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696498823123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696498823133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 11:40:22 2023 " "Processing started: Thu Oct 05 11:40:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696498823133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498823133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Trans_Aff_Res -c Trans_Aff_Res " "Command: quartus_map --read_settings_files=on --write_settings_files=off Trans_Aff_Res -c Trans_Aff_Res" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498823133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696498824234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696498824234 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Trans_Aff_Res.v(12) " "Verilog HDL information at Trans_Aff_Res.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1696498841074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_aff_res.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_aff_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trans_Aff_Res " "Found entity 1: Trans_Aff_Res" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498841084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Trans_Aff_Res " "Elaborating entity \"Trans_Aff_Res\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID_Uni Trans_Aff_Res.v(16) " "Verilog HDL Always Construct warning at Trans_Aff_Res.v(16): variable \"ID_Uni\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Trans_Aff_Res.v(16) " "Verilog HDL assignment warning at Trans_Aff_Res.v(16): truncated value with size 32 to match size of target (7)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ID_Uni Trans_Aff_Res.v(12) " "Verilog HDL Always Construct warning at Trans_Aff_Res.v(12): inferring latch(es) for variable \"ID_Uni\", which holds its previous value in one or more paths through the always construct" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[0\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[0\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[1\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[1\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[2\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[2\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[3\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[3\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[4\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[4\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[5\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[5\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID_Uni\[6\] Trans_Aff_Res.v(12) " "Inferred latch for \"ID_Uni\[6\]\" at Trans_Aff_Res.v(12)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841194 "|Trans_Aff_Res"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Trans_Aff_Res.v" "Div0" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1696498841603 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1696498841603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696498841723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696498841723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696498841723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696498841723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1696498841723 ""}  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1696498841723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498841823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498841853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498841953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498841953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498842073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498842073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696498842183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498842183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[0\] GND " "Pin \"ID_Uni\[0\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[1\] VCC " "Pin \"ID_Uni\[1\]\" is stuck at VCC" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[2\] GND " "Pin \"ID_Uni\[2\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[3\] VCC " "Pin \"ID_Uni\[3\]\" is stuck at VCC" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[4\] GND " "Pin \"ID_Uni\[4\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[5\] GND " "Pin \"ID_Uni\[5\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Uni\[6\] GND " "Pin \"ID_Uni\[6\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Uni[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Diz\[5\] GND " "Pin \"ID_Diz\[5\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Diz[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ID_Diz\[6\] GND " "Pin \"ID_Diz\[6\]\" is stuck at GND" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1696498842684 "|Trans_Aff_Res|ID_Diz[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1696498842684 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696498842834 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_0jm:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_47f:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_47f.tdf" "add_sub_30_result_int\[0\]~10" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/db/alt_u_div_47f.tdf" 146 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1696498843523 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1696498843523 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/HDL_Projet/Trans_Aff_Res/output_files/Trans_Aff_Res.map.smsg " "Generated suppressed messages file C:/Quartus/HDL_Projet/Trans_Aff_Res/output_files/Trans_Aff_Res.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498843573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696498843743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696498843743 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CAP\[0\] " "No output dependent on input pin \"CAP\[0\]\"" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Quartus/HDL_Projet/Trans_Aff_Res/Trans_Aff_Res.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696498843823 "|Trans_Aff_Res|CAP[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696498843823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696498843823 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696498843823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "65 " "Implemented 65 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696498843823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696498843823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696498843853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 11:40:43 2023 " "Processing ended: Thu Oct 05 11:40:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696498843853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696498843853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696498843853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696498843853 ""}
