[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14912       tick       3849673       1282216       1249145       3849673 
      2  14912       tick       7401136       2560965       2540296       7401136 
      3  14912       tick       7415216       2559027       2538131       7415216 
      4  14912       tick       7392525       2556934       2532622       7392525 
      5  14912       tick       7406650       2560042       2542852       7406650 
      6  14912       tick       7390798       2557845       2535881       7390798 
      7  14912       tick       7418844       2561646       2541825       7418844 
      8  14912       tick       7428410       2561950       2544633       7428410 
      9  14912       tick       7406878       2560188       2539425       7406878 
     10  14912       tick       7399859       2561031       2544483       7399859 
     11  14912       tick       7409829       2562189       2544161       7409829 
     12  14912       tick       7416247       2562822       2546842       7416247 
     13  14912       tick       7367770       2547433       2528147       7367770 
     14  14912       tick       7408836       2559276       2535488       7408836 
     15  14912       tick       7412887       2561108       2544026       7412887 
     16  14912       tick       7390160       2556570       2534123       7390160 
     17  14912       tick       7397771       2558285       2537079       7397771 
     18  14912       tick       7398017       2559229       2538991       7398017 
     19  14912       tick       7409142       2560256       2538429       7409142 
     20  14912       tick       7420596       2561215       2542816       7420596 
     21  14912       exit       4761160       1647184       1633831       4761160 
