WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500116 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000117 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250118 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250118 cumulative IPC: 4 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 11793377 heartbeat IPC: 1.472 cumulative IPC: 0.902 (Simulation time: 00 hr 01 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_65.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 23456199 heartbeat IPC: 0.8574 cumulative IPC: 0.8718 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 50000000 cycles: 35466842 heartbeat IPC: 0.8326 cumulative IPC: 0.8557 (Simulation time: 00 hr 03 min 00 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 46740976 heartbeat IPC: 0.887 cumulative IPC: 0.8644 (Simulation time: 00 hr 03 min 50 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_65.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000001 cycles: 58427147 heartbeat IPC: 0.8557 cumulative IPC: 0.8624 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 70111971 heartbeat IPC: 0.8558 cumulative IPC: 0.8612 (Simulation time: 00 hr 05 min 32 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 81646990 heartbeat IPC: 0.8669 cumulative IPC: 0.8621 (Simulation time: 00 hr 06 min 23 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_65.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 93403995 heartbeat IPC: 0.8506 cumulative IPC: 0.8605 (Simulation time: 00 hr 07 min 14 sec)
Heartbeat CPU 0 instructions: 110000001 cycles: 104821754 heartbeat IPC: 0.8758 cumulative IPC: 0.8623 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 116633380 heartbeat IPC: 0.8466 cumulative IPC: 0.8606 (Simulation time: 00 hr 08 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_65.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000002 cycles: 116383631 cumulative IPC: 0.8592 (Simulation time: 00 hr 09 min 22 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 116383631 cumulative IPC: 0.8592 (Simulation time: 00 hr 09 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_65.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.8592 instructions: 100000002 cycles: 116383631
CPU 0 Branch Prediction Accuracy: 85.83% MPKI: 25.46 Average ROB Occupancy at Mispredict: 20.49
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.387
BRANCH_INDIRECT: 14.3
BRANCH_CONDITIONAL: 9.02
BRANCH_DIRECT_CALL: 0.713
BRANCH_INDIRECT_CALL: 0.478
BRANCH_RETURN: 0.543

LLC TOTAL        ACCESS:    1879953 HIT:    1696069 MISS:     183884
LLC LOAD         ACCESS:    1374890 HIT:    1244862 MISS:     130028
LLC RFO          ACCESS:      87511 HIT:      63042 MISS:      24469
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     270957 HIT:     270685 MISS:        272
LLC TRANSLATION  ACCESS:     146595 HIT:     117480 MISS:      29115
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 160.9 cycles
cpu0_DTLB TOTAL        ACCESS:   21791191 HIT:   20334419 MISS:    1456772
cpu0_DTLB LOAD         ACCESS:   21791191 HIT:   20334419 MISS:    1456772
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.53 cycles
cpu0_ITLB TOTAL        ACCESS:    9326719 HIT:    8497300 MISS:     829419
cpu0_ITLB LOAD         ACCESS:    9326719 HIT:    8497300 MISS:     829419
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 6.213 cycles
cpu0_L1D TOTAL        ACCESS:   26937745 HIT:   24819836 MISS:    2117909
cpu0_L1D LOAD         ACCESS:   16633153 HIT:   15117890 MISS:    1515263
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   10098660 HIT:    9679135 MISS:     419525
cpu0_L1D TRANSLATION  ACCESS:     205932 HIT:      22811 MISS:     183121
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 25.39 cycles
cpu0_L1I TOTAL        ACCESS:   10468883 HIT:    6985490 MISS:    3483393
cpu0_L1I LOAD         ACCESS:   10468883 HIT:    6985490 MISS:    3483393
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.63 cycles
cpu0_L2C TOTAL        ACCESS:    4519536 HIT:    2909492 MISS:    1610044
cpu0_L2C LOAD         ACCESS:    3641796 HIT:    2266906 MISS:    1374890
cpu0_L2C RFO          ACCESS:     173997 HIT:      86486 MISS:      87511
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     521651 HIT:     520603 MISS:       1048
cpu0_L2C TRANSLATION  ACCESS:     182092 HIT:      35497 MISS:     146595
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 38.48 cycles
cpu0_STLB TOTAL        ACCESS:    1516556 HIT:    1359759 MISS:     156797
cpu0_STLB LOAD         ACCESS:    1516556 HIT:    1359759 MISS:     156797
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 74.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      42853
  ROW_BUFFER_MISS:     140759
 AVG DBUS CONGESTED CYCLE: 3.931
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20714
  FULL:      87929
