Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  2 18:34:57 2025
| Host              : H410M-H-V3 running 64-bit Linux Mint 20.2
| Command           : report_timing_summary -file ./report/Gsm_LPC_Analysis_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  146         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (71)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (71)
--------------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.495        0.000                      0                 8420        0.039        0.000                      0                 8420        3.458        0.000                       0                  2399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.495        0.000                      0                 8420        0.039        0.000                      0                 8420        3.458        0.000                       0                  2399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.495ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.495ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 1.325ns (39.461%)  route 2.033ns (60.539%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.076     0.076    bd_0_i/hls_inst/inst/L_ACF_U/ap_clk
    RAMB36_X4Y10         RAMB36E2                                     r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y10         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[16])
                                                      0.857     0.933 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/DOUTBDOUT[16]
                         net (fo=11, routed)          1.012     1.945    bd_0_i/hls_inst/inst/L_ACF_U/q0[16]
    SLICE_X70Y61         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.068 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3/O
                         net (fo=3, routed)           0.263     2.332    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_8_8_i_3_n_12
    SLICE_X71Y62         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.158     2.490 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3/O
                         net (fo=3, routed)           0.222     2.712    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_12_12_i_3_n_12
    SLICE_X71Y62         LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.802 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0/O
                         net (fo=2, routed)           0.156     2.958    bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_14_14_i_2__0_n_12
    SLICE_X71Y63         LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.097     3.055 r  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_0_15_15_15_i_1__0/O
                         net (fo=1, routed)           0.379     3.434    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/D
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.043     8.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/WCLK
    SLICE_X71Y68         RAMS32                                       r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
    SLICE_X71Y68         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.079     7.929    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_15_15/SP
  -------------------------------------------------------------------
                         required time                          7.929    
                         arrival time                          -3.434    
  -------------------------------------------------------------------
                         slack                                  4.495    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y15        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y15        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2551, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y15        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y15        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U66/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y10  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK



