

================================================================
== Vitis HLS Report for 'dataflow_in_loop_tile_height_loop_MAIN_1_Block_newFuncRoot47_proc'
================================================================
* Date:           Thu Oct 30 18:13:46 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.237 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      23|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       3|      25|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                           Source Object                           |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|ap_return                    |  out|   32|  ap_ctrl_hs|  dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc|  return value|
|conv3_biases_local_address0  |  out|    1|   ap_memory|                                                 conv3_biases_local|         array|
|conv3_biases_local_ce0       |  out|    1|   ap_memory|                                                 conv3_biases_local|         array|
|conv3_biases_local_q0        |   in|   32|   ap_memory|                                                 conv3_biases_local|         array|
+-----------------------------+-----+-----+------------+-------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%conv3_biases_local_addr = getelementptr i32 %conv3_biases_local, i64 0, i64 0"   --->   Operation 3 'getelementptr' 'conv3_biases_local_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (1.23ns)   --->   "%conv3_biases_local_load = load i1 %conv3_biases_local_addr"   --->   Operation 4 'load' 'conv3_biases_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (1.23ns)   --->   "%conv3_biases_local_load = load i1 %conv3_biases_local_addr"   --->   Operation 6 'load' 'conv3_biases_local_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i32 %conv3_biases_local_load"   --->   Operation 7 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_biases_local]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv3_biases_local_addr (getelementptr) [ 001]
specmemcore_ln0         (specmemcore  ) [ 000]
conv3_biases_local_load (load         ) [ 000]
ret_ln0                 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_biases_local">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_local"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="conv3_biases_local_addr_gep_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="32" slack="0"/>
<pin id="14" dir="0" index="1" bw="1" slack="0"/>
<pin id="15" dir="0" index="2" bw="1" slack="0"/>
<pin id="16" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_biases_local_addr/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_access_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="1" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="23" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="24" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_biases_local_load/1 "/>
</bind>
</comp>

<comp id="26" class="1005" name="conv3_biases_local_addr_reg_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="1"/>
<pin id="28" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="conv3_biases_local_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="17"><net_src comp="0" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="18"><net_src comp="2" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="19"><net_src comp="2" pin="0"/><net_sink comp="12" pin=2"/></net>

<net id="25"><net_src comp="12" pin="3"/><net_sink comp="20" pin=0"/></net>

<net id="29"><net_src comp="12" pin="3"/><net_sink comp="26" pin=0"/></net>

<net id="30"><net_src comp="26" pin="1"/><net_sink comp="20" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_biases_local | {}
 - Input state : 
	Port: dataflow_in_loop_tile_height_loop_MAIN.1_Block_newFuncRoot47_proc : conv3_biases_local | {1 2 }
  - Chain level:
	State 1
		conv3_biases_local_load : 1
	State 2
		ret_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|conv3_biases_local_addr_reg_26|    1   |
+------------------------------+--------+
|             Total            |    1   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_20 |  p0  |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    2   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |    1   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    1   |    9   |
+-----------+--------+--------+--------+
