// Seed: 3707504030
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(*)
    if ({1{1}}) begin : LABEL_0
      #1;
      id_3[1'b0-:1'b0] = id_1;
    end
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4,
      id_4
  );
endmodule
