

Implementation tool: Xilinx Vivado v.2018.3.1
Project:             HLS
Solution:            solution1
Device target:       xc7z020clg400-1
Report date:         Mon Dec 23 21:28:37 JST 2019

#=== Post-Implementation Resource usage ===
SLICE:          422
LUT:           1469
FF:             560
DSP:              0
BRAM:            17
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    13.477
CP achieved post-implementation:    10.470
Timing not met
