-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity single_block_AES_encrypt_shift_rows is
port (
    state_4_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_5_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_6_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_7_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_8_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_9_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_10_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_11_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_12_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_13_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_14_read : IN STD_LOGIC_VECTOR (7 downto 0);
    state_15_read : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (7 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of single_block_AES_encrypt_shift_rows is 
    constant ap_true : BOOLEAN := true;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';



begin



    ap_return_0 <= state_5_read;
    ap_return_1 <= state_6_read;
    ap_return_10 <= state_13_read;
    ap_return_11 <= state_14_read;
    ap_return_2 <= state_7_read;
    ap_return_3 <= state_4_read;
    ap_return_4 <= state_10_read;
    ap_return_5 <= state_11_read;
    ap_return_6 <= state_8_read;
    ap_return_7 <= state_9_read;
    ap_return_8 <= state_15_read;
    ap_return_9 <= state_12_read;
end behav;
