{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Computer Organization Final Project - Mark Jordan and Brian Fedorka"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "%matplotlib inline\n",
    "import matplotlib.pyplot as plt\n",
    "import numpy as np"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['addi', 0, 27, 'la', 0, 3, 'addi', 1, 8, 'sw', 1, 0, 'lw', 2, 0, 'add', 2, 0, 'sub', 1, 2, 'addi', 3, 5, 'ori', 3, 11, 'addi', 4, 5, 'nor', 2, 4, 'sll', 4, 3, 'slr', 4, 5, 'addi', 5, 3, 'beq', 5, 7, 'addi', 6, 3, 'sub', 5, 6, 'beq', 5, 2, 'ori', 2, 2, 'ori', 2, 2, 'blt', 1, 3, 'ori', 2, 2, 'ori', 2, 2, 'ori', 2, 2, 'j', 30, 'ori', 2, 2, 'j', 23, 'ori', 2, 2, 'ori', 2, 2, 'ori', 2, 2, 'ori', 2, 2]\n"
     ]
    }
   ],
   "source": [
    "instruction_set = [\"addi\", 0, 27, # add 27 to register 0\n",
    "\"la\", 0, 3, # add 3 and register 0, then make it MAR = 30\n",
    "\"addi\", 1, 8, # add 8 to register 1\n",
    "\"sw\", 1, 0, # stores register 1 = 8 into Data_Memory[MAR=30]\n",
    "\"lw\", 2, 0, # loads Data_Memory[MAR=30]=8 into register 2\n",
    "\"add\", 2, 0, # adds register 2 = 8 and register 0 = 27 into register 2 = 35\n",
    "\"sub\", 1, 2, # subtracts register 2 = 35 from register 1 = 8 to make register 1 = -27\n",
    "\"addi\", 3, 5, # add 5 to register 3\n",
    "\"ori\", 3, 11, # or register 3 = 5 with 11 to make register 3 = 15\n",
    "\"addi\", 4, 5, # add 5 to register 4\n",
    "\"nor\", 2, 4, # nor register 2 = 2 and register 3 = 15 to make register 2 = 1111..11000\n",
    "\"sll\", 4, 3, # shift left register 4 by 3\n",
    "\"slr\", 4, 5, # shift right register 4 by 5 to = 1\n",
    "\"addi\", 5, 3, # add 3 to register 5\n",
    "\"beq\", 5, 7, # branch 7 down if register 5 = 0 (it doesnt)(at PC =14)\n",
    "\"addi\", 6, 3, # add 3 to register 6\n",
    "\"sub\", 5, 6, # subtract register 6 from register 5 to make register 5 = 0\n",
    "\"beq\", 5, 2, # branch down 2 if register 5 = 0 (it does, to blt)\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"blt\", 1, 3, # branch down 3 if register 1 < 0 (r1 = -27)(blt is currently at PC = 20)\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"j\", 30, # jump to PC = 30\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"j\", 23, # jump to line 23, four lines up \n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder\n",
    "\"ori\", 2, 2, # placeholder (PC = 30)\n",
    "]\n",
    "print(instruction_set)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Compiler(instruction_set):\n",
    "    # Start\n",
    "    #instruction_set = # the input file\n",
    "    #Instruction_Memory = np.zeros((128,16))\n",
    "\n",
    "    k = 0\n",
    "    i = 0\n",
    "    \n",
    "    while k < len(instruction_set): # size of input file array    do i need a +1?\n",
    "    \n",
    "        # If R-Type\n",
    "        if instruction_set[k] == \"add\" or instruction_set[k] == \"sub\" or instruction_set[k] == \"nor\" or instruction_set[k] == \"sll\" or instruction_set[k] == \"slr\":\n",
    "            Instruction_Memory[i][0:4] = [0,0,0,0]\n",
    "            if instruction_set[k] == \"add\":\n",
    "                Instruction_Memory[i][12:16] = [0,0,0,1]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"sub\":\n",
    "                Instruction_Memory[i][12:16] = [0,0,1,0]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"nor\":\n",
    "                Instruction_Memory[i][12:16] = [0,0,1,1]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"sll\":\n",
    "                Instruction_Memory[i][12:16] = [0,1,0,0]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"slr\":\n",
    "                Instruction_Memory[i][12:16] = [0,1,0,1]\n",
    "                k += 1 \n",
    "            m = np.binary_repr(instruction_set[k], width=4)\n",
    "            p = 4\n",
    "            q = 0\n",
    "            while p < 8:\n",
    "                Instruction_Memory[i][p] = m[q]\n",
    "                p+=1\n",
    "                q+=1\n",
    "            k += 1\n",
    "            n = np.binary_repr(instruction_set[k], width=4)\n",
    "            r = 8\n",
    "            s = 0\n",
    "            while r < 12:\n",
    "                Instruction_Memory[i][r] = n[s]\n",
    "                r+=1\n",
    "                s+=1    \n",
    "            k += 1\n",
    "            i += 1\n",
    "\n",
    "        # If I_Type\n",
    "        elif instruction_set[k] == \"la\" or instruction_set[k] == \"lw\" or instruction_set[k] == \"sw\" or instruction_set[k] == \"beq\" or instruction_set[k] == \"blt\" or instruction_set[k] == \"addi\" or instruction_set[k] == \"ori\":\n",
    "            if instruction_set[k] == \"la\":\n",
    "                Instruction_Memory[i][0:4] = [0,0,0,1]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"lw\":\n",
    "                Instruction_Memory[i][0:4] = [0,0,1,0]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"sw\":\n",
    "                Instruction_Memory[i][0:4] = [0,0,1,1]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"beq\":\n",
    "                Instruction_Memory[i][0:4] = [0,1,0,0]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"blt\":\n",
    "                Instruction_Memory[i][0:4] = [1,0,0,0]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"addi\":\n",
    "                Instruction_Memory[i][0:4] = [0,1,0,1]\n",
    "                k += 1 \n",
    "            elif instruction_set[k] == \"ori\":\n",
    "                Instruction_Memory[i][0:4] = [0,1,1,0]\n",
    "                k += 1 \n",
    "            m = np.binary_repr(instruction_set[k], width=4)\n",
    "            p = 4\n",
    "            q = 0\n",
    "            while p < 8:\n",
    "                Instruction_Memory[i][p] = m[q]\n",
    "                p+=1\n",
    "                q+=1\n",
    "            k += 1\n",
    "            n = np.binary_repr(instruction_set[k], width=8)\n",
    "            r = 8\n",
    "            s = 0\n",
    "            while s < 8:\n",
    "                Instruction_Memory[i][r] = n[s]\n",
    "                r+=1\n",
    "                s+=1    \n",
    "            k += 1\n",
    "            i += 1\n",
    "            \n",
    "        # If Jump\n",
    "        elif instruction_set[k] == \"j\":\n",
    "            Instruction_Memory[i][0:4] = [0,1,1,1]\n",
    "            k += 1\n",
    "            m = np.binary_repr(instruction_set[k], width=12)\n",
    "            p = 4\n",
    "            q = 0\n",
    "            while p < 16:\n",
    "                Instruction_Memory[i][p] = m[q]\n",
    "                p+=1\n",
    "                q+=1\n",
    "            \n",
    "            \n",
    "            #m = np.binary_repr(instruction_set[k], width=12)\n",
    "            #Instruction_Memory[i][4:16] = m\n",
    "            k += 1\n",
    "            i += 1\n",
    "    return Instruction_Memory"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Processor(Instruction_Memory):\n",
    "    # displays the purpose of program before starting the loop\n",
    "    print('This program emulates the hardware of a processor.')\n",
    "    print('The Program Counter (PC) will be displayed before each instruction is computed.')\n",
    "    print('The outcome of the instruction will be shown after the computed instruction.')\n",
    "    print(' ')\n",
    "\n",
    "    ## filename = input('Enter the text file with the program: ', 's')\n",
    "\n",
    "    # all matricies (instructions, memory, registers)\n",
    "    ##Instruction_Memory = np.loadtxt(filename)\n",
    "\n",
    "    i = 0\n",
    "    Data_Memory_Array = []\n",
    "    while i<=127:\n",
    "        Data_Memory_Array.append(np.binary_repr(i, width=16))\n",
    "        i+=1\n",
    "\n",
    "    i=0\n",
    "    Register_File = []\n",
    "    while i<=15:\n",
    "        Register_File.append(np.binary_repr(0, width=16))\n",
    "        i+=1\n",
    "\n",
    "    MAR = '0000000000000000' # Memory Access Register\n",
    "    PC = 0 #starts the program counter at 0 (first instruction)\n",
    "    \n",
    "    \n",
    "    # Main loop\n",
    "    while PC <= 127:\n",
    "        print(\"PC = \", PC) # shows instruction being performed\n",
    "\n",
    "        # function call to retrieve current instruction. This returns the\n",
    "        # current instruction from the Instruction_Memory matrix\n",
    "        Instruction = Instruction_Fetch(PC,Instruction_Memory)\n",
    "        print(\"Instruction\", Instruction)\n",
    "\n",
    "        # calls function to create control signals. It returns all signal values\n",
    "        # along with the immediate (if it's R-type, the immediate is all 0's)\n",
    "        Zero_Extend, Write_Choice, Opcode, Register_A, Register_B, Immediate, Jump, Jump_Amount, Branch, ALU_Operation, Mem_Read, Mem_Write, ALU_Src, Mem_toReg, Reg_Write = Control_Unit(Instruction)\n",
    "\n",
    "        # function to sign extend the immediate (only for I-type)\n",
    "        # is also done w/ J & R but has no effect on program outcome\n",
    "        Sixteen_Bit_Immediate = Immediate_Extend(Zero_Extend, Immediate)\n",
    "\n",
    "        # function that takes the value of each register and loads contents then\n",
    "        # brings it back to the main file\n",
    "        Data_A, Data_B, Shamt, RegisterA_Number = Register_Data_Fetch(Register_A, Register_B, Register_File, ALU_Operation)\n",
    "\n",
    "        # Because the first register is always operated on(with exception of\n",
    "        # Jump), it is just propegated through the bus. However, it is renamed\n",
    "        # to ALU_Input1 for consistency\n",
    "        ALU_Input1 = Data_A\n",
    "\n",
    "        # function that takes RB and the Immediate and returns which\n",
    "        # data will be operated on\n",
    "        ALU_Input2 = ALU_Mux(Data_B, Sixteen_Bit_Immediate, ALU_Src)\n",
    "\n",
    "        # function for the ALU. Performs all arithmetic operations. Active for\n",
    "        # all instructions except jump, lw, and sw\n",
    "        ALU_Output,Branch_Result = ALU(ALU_Input1, ALU_Input2, ALU_Operation, Shamt)\n",
    "\n",
    "        # function that either writes data to a memory location or reads data in\n",
    "        # from memory location\n",
    "        Data_Memory_Array, Mem_Data = Data_Memory(Data_Memory_Array, MAR, Mem_Read, Mem_Write, ALU_Output)\n",
    "\n",
    "        # function that acts as the memory multiplexor. If it's lw, the data is\n",
    "        # from the data memory stage, otherwise, it's from the ALU\n",
    "        Write_Data_Input = Memory_Mux(Mem_toReg, ALU_Output, Mem_Data)\n",
    "\n",
    "        # file that writes data to the register files, Data is always written to\n",
    "        # RA except when La operation is performed\n",
    "        Register_File, MAR = Write_Data(Reg_Write, Write_Choice, Write_Data_Input, RegisterA_Number, Register_File, MAR)\n",
    "\n",
    "        # adder that increments the Progam Counter by 1 each loop\n",
    "        PC = Program_Counter_Increase(PC)\n",
    "\n",
    "        # adder that performs the branch target. If the branch is not taken, the\n",
    "        # value calculated has no effect of the program outcome\n",
    "        PC_Branch, Branch_Amount = Branch_Adder(Branch, PC, Sixteen_Bit_Immediate)\n",
    "\n",
    "        # MUX that determines an input signal that'll make branch address will be taken, or the\n",
    "        # PC will stay the same (AND gate)\n",
    "        Branch_Mux_Src = Branch_AND_Gate(Branch, Branch_Result)\n",
    "\n",
    "        # either takes the branch or does nothing with PC (MUX for branching)\n",
    "        PC = Branch_Mux(PC, PC_Branch, Branch_Mux_Src)\n",
    "\n",
    "        # MUX that determines whether a jump is taken or not\n",
    "        PC = Jump_Mux(PC, Jump, Jump_Amount)\n",
    "\n",
    "        print(' ') #empty line after each instruction is run\n",
    "        print(\"Registers in use:\")\n",
    "        print(\"Register 0:\", Register_File[0])\n",
    "        print(\"Register 1:\", Register_File[1])\n",
    "        print(\"Register 2:\", Register_File[2])\n",
    "        print(\"Register 3:\", Register_File[3])\n",
    "        print(\"Register 4:\", Register_File[4])\n",
    "        print(\"Register 5:\", Register_File[5])\n",
    "        print(\"Register 6:\", Register_File[6])\n",
    "        input(\"Press any key to continue \") #pause at the end of each instruction to display the result of the operation and where it is stored\n",
    "    print(\" \")\n",
    "    print(\"The final state of each register is: \")\n",
    "    print(\" \")\n",
    "    print(\"MAR = \", MAR)\n",
    "    for i in range(0,16):\n",
    "        print(\"Register \", i, \" = \", Register_File[i])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "def Program_Counter_Increase(PC):\n",
    "    PC += 1\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Instruction_Fetch(PC, Instruction_Memory):\n",
    "    Temp_ins = Instruction_Memory[PC]\n",
    "    Instruction1 = [Temp_ins[0:1],Temp_ins[1:2],Temp_ins[2:3],Temp_ins[3:4],Temp_ins[4:5],Temp_ins[5:6],Temp_ins[6:7],Temp_ins[7:8],Temp_ins[8:9],Temp_ins[9:10],Temp_ins[10:11],Temp_ins[11:12],Temp_ins[12:13],Temp_ins[13:14],Temp_ins[14:15],Temp_ins[15:16]]\n",
    "    Instruction = np.concatenate(Instruction1)\n",
    "    #Instruction = np.stack(Instruction1[i] for i in range(0,16))\n",
    "    return Instruction"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Control_Unit(Instruction):\n",
    "    Opcode = Instruction[0:4]\n",
    "    print(\"Opcode\", Opcode[0])\n",
    "    Zero_Extend = 0\n",
    "    Jump_Amount = [0,0,0,0,0,0,0,0,0,0,0,0]\n",
    "    Write_Choice = 0\n",
    "    \n",
    "    # R-Type Instructions\n",
    "    if np.all(Opcode == [0,0,0,0]):\n",
    "        Register_A = Instruction[4:8]\n",
    "        Register_B = Instruction[8:12]\n",
    "        Immediate = [0,0,0,0,0,0,0,0]\n",
    "        Jump = 0\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        Function_Code = Instruction[12:16]\n",
    "        if np.all(Function_Code == [0,0,0,1]):\n",
    "            print(\"R-type Instruction - Add\")\n",
    "            ALU_Operation = \"Add\"\n",
    "        elif np.all(Function_Code == [0,0,1,0]):\n",
    "            print(\"R-type Instruction - Subtract\")\n",
    "            ALU_Operation = \"Sub\"\n",
    "        elif np.all(Function_Code == [0,0,1,1]):\n",
    "            print(\"R-type Instruction - Nor\")\n",
    "            ALU_Operation = \"Nor\"\n",
    "        elif np.all(Function_Code == [0,1,0,0]):\n",
    "            print(\"R-type Instruction - Shift Logical Left\")\n",
    "            ALU_Operation = \"SLL\"\n",
    "        elif np.all(Function_Code == [0,1,0,1]):\n",
    "            print(\"R-type Instruction - Shift Logical Right\")\n",
    "            ALU_Operation = \"SLR\"\n",
    "        else:\n",
    "            print(\"Error, no matching Function_Code\")\n",
    "        print(\"Register adressing is used\")\n",
    "       \n",
    "    \n",
    "    \n",
    "    # I-type Instructions\n",
    "    #if Opcode != [0,0,0,0] and Opcode != [0,1,1,1]:\n",
    "    not_a = 0\n",
    "    not_b = 0\n",
    "    if np.all(Opcode == [0,0,0,0]):\n",
    "        not_a = 1\n",
    "    if np.all(Opcode == [0,1,1,1]):\n",
    "        not_b = 1\n",
    "    #if np.all(Opcode != [0,0,0,0]) and np.all(Opcode != [0,1,1,1]):\n",
    "    if not_a != 1 and not_b != 1:\n",
    "        Immediate = Instruction[8:16]\n",
    "        Register_A = Instruction[4:8]\n",
    "        Register_B = [0,0,0,0] # unused\n",
    "        Jump = 0\n",
    "        \n",
    "    # la instruction\n",
    "    if np.all(Opcode == [0,0,0,1]):\n",
    "        print(\"I-type Instruction - la\")\n",
    "        print(\"Base addressing is used\")\n",
    "        Write_Choice = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"Add\"\n",
    "        \n",
    "    # lw instruction\n",
    "    if np.all(Opcode == [0,0,1,0]):\n",
    "        print(\"I-type Instruction - lw \")\n",
    "        print(\"Base addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 1\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 1\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"None\"\n",
    "\n",
    "    # sw instruction\n",
    "    if np.all(Opcode == [0,0,1,1]):\n",
    "        print(\"I-type Instruction - sw \")\n",
    "        print(\"Base addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 1\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"None\"\n",
    "    \n",
    "    # beq instructions\n",
    "    if np.all(Opcode == [0,1,0,0]):\n",
    "        print(\"I-type Instruction - beq \")\n",
    "        print(\"PC-relative addressing is used if branch is taken\")\n",
    "        Branch = 1\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 2      \n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"Add\"\n",
    "    \n",
    "    # blt instructions\n",
    "    if np.all(Opcode == [1,0,0,0]):\n",
    "        print(\"I-type Instruction - blt \")\n",
    "        print(\"PC-relative addressing is used if branch is taken\")\n",
    "        Branch = 1\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 2      \n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"Sub\"\n",
    "        \n",
    "    # addi instructions\n",
    "    if np.all(Opcode == [0,1,0,1]):\n",
    "        print(\"I-type Instruction - addi \")\n",
    "        print(\"Immediate addressing is used\")\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"Add\"\n",
    "    \n",
    "    # ori instructions\n",
    "    if np.all(Opcode == [0,1,1,0]):\n",
    "        print(\"I-type Instruction - ori \")\n",
    "        print(\"Immediate addressing is used\")\n",
    "        Zero_Extend = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 1\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 1\n",
    "        ALU_Operation = \"Or\"\n",
    "        \n",
    "    # Jump instructions\n",
    "    if np.all(Opcode == [0,1,1,1]):\n",
    "        print(\"J-type Instruction - Jump \")\n",
    "        print(\"Pseudo-direct addressing is used\")\n",
    "        for i in range(4,16):\n",
    "            Jump_Amount[i-4] = Instruction[i]\n",
    "        Immediate = [0,0,0,0,0,0,0,0]\n",
    "        Register_A = [0,0,0,0]\n",
    "        Register_B = [0,0,0,0]\n",
    "        Jump = 1\n",
    "        Branch = 0\n",
    "        Mem_Read = 0\n",
    "        Mem_Write = 0\n",
    "        ALU_Src = 0\n",
    "        Mem_toReg = 0\n",
    "        Reg_Write = 0\n",
    "        ALU_Operation = \"None\"\n",
    "        print(\"Jump_Amount\", Jump_Amount)\n",
    "    print(\"ALU_Operation\",ALU_Operation)\n",
    "    return Zero_Extend, Write_Choice, Opcode, Register_A, Register_B, Immediate, Jump, Jump_Amount, Branch, ALU_Operation, Mem_Read, Mem_Write, ALU_Src, Mem_toReg, Reg_Write"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Immediate_Extend(Zero_Extend, Immediate):\n",
    "    i = 0\n",
    "    if Zero_Extend == 0: # sign extend\n",
    "        while i <= 7:\n",
    "            Immediate = np.insert(Immediate, 0, 0)\n",
    "            i += 1\n",
    "    if Zero_Extend == 1: # zero extend\n",
    "        while i <= 7:\n",
    "            a = Immediate[0]\n",
    "            Immediate = np.insert(Immediate, 0, a)\n",
    "            i += 1\n",
    "    Sixteen_Bit_Immediate = Immediate\n",
    "    return Sixteen_Bit_Immediate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Register_Data_Fetch(Register_A, Register_B, Register_File, ALU_Operation):\n",
    "    a = Register_A[0]\n",
    "    b = Register_A[1]\n",
    "    c = Register_A[2]\n",
    "    d = Register_A[3]\n",
    "    RegisterA_Number = int(8*a+4*b+2*c+d)\n",
    "   \n",
    "    a = Register_B[0]\n",
    "    b = Register_B[1]\n",
    "    c = Register_B[2]\n",
    "    d = Register_B[3]\n",
    "    RegisterB_Number = int(8*a+4*b+2*c+d)\n",
    "    \n",
    "    \n",
    "    Data_A = Register_File[RegisterA_Number]\n",
    "    Data_B = Register_File[RegisterB_Number]\n",
    "    \n",
    "    Shamt = 0 # here for output\n",
    "    if ALU_Operation == \"SLL\" or ALU_Operation == \"SLR\":\n",
    "        Shamt = RegisterB_Number\n",
    "\n",
    "    # RegisterA_Number is used for Write_Data to write to register A.\n",
    "    return Data_A, Data_B, Shamt, RegisterA_Number"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def ALU_Mux(Data_B, Sixteen_Bit_Immediate, ALU_Src):\n",
    "    if ALU_Src == 0:\n",
    "        ALU_Input2 = Data_B\n",
    "    if ALU_Src == 1:\n",
    "        ALU_Input2 = Sixteen_Bit_Immediate\n",
    "    if ALU_Src == 2:\n",
    "        ALU_Input2 = [0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]\n",
    "    return ALU_Input2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 81,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def ALU(ALU_Input1, ALU_Input2, ALU_Operation, Shamt):\n",
    "    Branch_Result = 0\n",
    "    #ALU_Output = np.zeros_like(ALU_Input2)\n",
    "    ALU_Output = ALU_Input2\n",
    "    \n",
    "    #if int(ALU_Input1[8]) == 0:\n",
    "        # positive\n",
    "    \n",
    "    negative = 0\n",
    "    print(\"ALU_Input1\",ALU_Input1)\n",
    "    if int(ALU_Input1[8]) == 1:\n",
    "        if int(ALU_Input1[7]) == 1:\n",
    "            negative = 1\n",
    "        # negative\n",
    "        i = 15\n",
    "        while i > 0:\n",
    "            if int(ALU_Input1[i]) == 1:\n",
    "                k = i-1\n",
    "                while k >= 0 and k < 15:\n",
    "                    if int(ALU_Input1[k]) == 1:\n",
    "                        ALU_Input1[k] = 0\n",
    "                    elif int(ALU_Input1[k]) == 0:\n",
    "                        ALU_Input1 = list(ALU_Input1)               \n",
    "                        ALU_Input1 = list(map(int, ALU_Input1))\n",
    "                        ALU_Input1[k] = 1\n",
    "                    k-=1\n",
    "                i = 0\n",
    "            elif int(ALU_Input1[i]) == 0:\n",
    "                i -= 1\n",
    "                \n",
    "    ALU_Input2 = list(ALU_Input2)               \n",
    "    ALU_Input2 = list(map(int, ALU_Input2))            \n",
    "    \n",
    "    #if int(ALU_Input2[8]) == 0:\n",
    "        # positive\n",
    "    if int(ALU_Input2[8]) == 1:\n",
    "        # negative\n",
    "        i = 0\n",
    "        while i < 15:\n",
    "            if int(ALU_Input2[i]) == 1:\n",
    "                ALU_Input2[i] = 0\n",
    "                i += 1\n",
    "            elif int(ALU_Input2[i]) == 0:\n",
    "                ALU_Input2[i] = 1\n",
    "                i += 1\n",
    "    \n",
    "#    a = int(ALU_Input1[0])\n",
    "#    b = int(ALU_Input1[1])\n",
    "#    c = int(ALU_Input1[2])\n",
    "#    d = int(ALU_Input1[3])\n",
    "#    e = int(ALU_Input1[4])\n",
    "#    f = int(ALU_Input1[5])\n",
    "#    g = int(ALU_Input1[6])\n",
    "#    h = int(ALU_Input1[7])\n",
    "#    j = int(ALU_Input1[8])\n",
    "\n",
    "\n",
    "    k = int(ALU_Input1[9])\n",
    "    l = int(ALU_Input1[10])\n",
    "    m = int(ALU_Input1[11])\n",
    "    n = int(ALU_Input1[12])\n",
    "    o = int(ALU_Input1[13])\n",
    "    p = int(ALU_Input1[14])\n",
    "    q = int(ALU_Input1[15])\n",
    "    ALU_Input1_Number = q+2*p+4*o+8*n+16*m+32*l+64*k #+128*j+256*h+512*g+1024*f+2048*e+4096*d+8192*c+16384*b+32768*a\n",
    "    if negative == 1:\n",
    "        ALU_Input1_Number = -ALU_Input1_Number\n",
    "        \n",
    "    print(\"ALU_Input1 at change to binary\",ALU_Input1)\n",
    "    print(\"ALU_Input1_Number\",ALU_Input1_Number)\n",
    "\n",
    "#    a = ALU_Input2[0]\n",
    "#    b = ALU_Input2[1]\n",
    "#    c = ALU_Input2[2]\n",
    "#    d = ALU_Input2[3]\n",
    "#    e = ALU_Input2[4]\n",
    "#    f = ALU_Input2[5]\n",
    "#    g = ALU_Input2[6]\n",
    "#    h = ALU_Input2[7]\n",
    "#    j = ALU_Input2[8]\n",
    "\n",
    "    k = ALU_Input2[9]\n",
    "    l = ALU_Input2[10]\n",
    "    m = ALU_Input2[11]\n",
    "    n = ALU_Input2[12]\n",
    "    o = ALU_Input2[13]\n",
    "    p = ALU_Input2[14]\n",
    "    q = ALU_Input2[15]\n",
    "    ALU_Input2_Number = q+2*p+4*o+8*n+16*m+32*l+64*k #+128*j+256*h+512*g+1024*f+2048*e+4096*d+8192*c+16384*b+32768*a\n",
    "    print(\"ALU_Input2_Number\",ALU_Input2_Number)\n",
    "    \n",
    "    if ALU_Operation == \"Add\":\n",
    "        ALU_Output_Number = int(ALU_Input1_Number+ALU_Input2_Number)\n",
    "        ALU_Output = np.binary_repr(ALU_Output_Number, width=16)\n",
    "        if ALU_Output_Number == 0:\n",
    "            Branch_Result = 1\n",
    "        \n",
    "    if ALU_Operation == \"Sub\":\n",
    "        ALU_Output_Number = int(ALU_Input1_Number-ALU_Input2_Number)\n",
    "        ALU_Output = np.binary_repr(ALU_Output_Number, width=16)\n",
    "        print(\"ALU_Output_Number\",ALU_Output_Number)\n",
    "        if ALU_Output_Number < 0:\n",
    "            Branch_Result = 1\n",
    "            print(\"Branch_Result\", Branch_Result)\n",
    "            print(\"Branch_Result\", Branch_Result)\n",
    "            print(\"Branch_Result\", Branch_Result)\n",
    "            \n",
    "    if ALU_Operation == \"Or\":\n",
    "        i = 0\n",
    "        while i < 16:\n",
    "            a = ALU_Input1[i]\n",
    "            b = ALU_Input2[i]\n",
    "            if a == 1 or b == 1 or a == \"1\" or b == \"1\":\n",
    "                ALU_Output[i] = 1\n",
    "            else:\n",
    "                ALU_Output[i] = 0\n",
    "            i += 1\n",
    "        \n",
    "    if ALU_Operation == \"Nor\":\n",
    "        i = 0\n",
    "        while i < 16:\n",
    "            a = ALU_Input1[i]\n",
    "            b = ALU_Input2[i]\n",
    "            ALU_Output = list(ALU_Output)\n",
    "            if a == 1 or b == 1 or a == \"1\" or b == \"1\":\n",
    "                ALU_Output[i] = 0\n",
    "            else:\n",
    "                ALU_Output[i] = 1\n",
    "            i += 1\n",
    "            \n",
    "    if ALU_Operation == \"SLL\":\n",
    "        i = 0\n",
    "        while i < Shamt:\n",
    "            ALU_Input1 = ALU_Input1+\"0\"\n",
    "            ALU_Input1 = ALU_Input1[1:]\n",
    "            i += 1\n",
    "        ALU_Output = ALU_Input1\n",
    "        \n",
    "    if ALU_Operation == \"SLR\":\n",
    "        i = 0\n",
    "        while i < Shamt:\n",
    "            ALU_Input1 = \"0\"+ALU_Input1\n",
    "            ALU_Input1 = ALU_Input1[:-1]\n",
    "            i += 1\n",
    "        ALU_Output = ALU_Input1\n",
    "        \n",
    "    if ALU_Operation == \"None\":\n",
    "        ALU_Output = ALU_Input1\n",
    "    \n",
    "    return ALU_Output, Branch_Result"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Data_Memory(Data_Memory_Array, MAR, Mem_Read, Mem_Write, ALU_Output):\n",
    "    MAR_Number = int(MAR, 2)\n",
    "    print(\"MAR_Number\", MAR_Number)\n",
    "    print(\"MAR\", MAR)\n",
    "    Mem_Data = Data_Memory_Array[MAR_Number] # just here to have an output\n",
    "    if Mem_Write == 1:\n",
    "        Data_Memory_Array[MAR_Number] = ALU_Output\n",
    "        Mem_Data = Data_Memory_Array[MAR_Number] # just here to have an output\n",
    "    if Mem_Read == 1:\n",
    "        Mem_Data = Data_Memory_Array[MAR_Number]\n",
    "    return Data_Memory_Array, Mem_Data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Memory_Mux(Mem_toReg, ALU_Output, Mem_Data):\n",
    "    if Mem_toReg == 0:\n",
    "        Write_Data_Input = ALU_Output\n",
    "    if Mem_toReg == 1:\n",
    "        Write_Data_Input = Mem_Data\n",
    "    return Write_Data_Input"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Write_Data(Reg_Write, Write_Choice, Write_Data_Input, RegisterA_Number, Register_File, MAR):\n",
    "    if Reg_Write == 1:\n",
    "        if Write_Choice == 0:\n",
    "            Register_File[RegisterA_Number] = Write_Data_Input\n",
    "        if Write_Choice == 1:\n",
    "            MAR = Write_Data_Input\n",
    "    return Register_File, MAR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_Adder(Branch, PC, Sixteen_Bit_Immediate):\n",
    "    Sixteen_Bit_Immediate_int = [0]*16\n",
    "    i = 0\n",
    "    while i < 16:\n",
    "        Sixteen_Bit_Immediate_int[i] = int(Sixteen_Bit_Immediate[i])\n",
    "        i+=1\n",
    "    Sixteen_Bit_Immediate_String = \"\".join(str(e) for e in Sixteen_Bit_Immediate_int)\n",
    "    Sixteen_Bit_Immediate_Number = int(Sixteen_Bit_Immediate_String,2)\n",
    "    Branch_Amount = Sixteen_Bit_Immediate_Number\n",
    "    PC_Branch = PC+Branch_Amount    \n",
    "    return PC_Branch, Branch_Amount"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_AND_Gate(Branch, Branch_Result):\n",
    "    if Branch == 1:\n",
    "        if Branch_Result == 1:\n",
    "            Branch_Mux_Src = 1\n",
    "        else:\n",
    "            Branch_Mux_Src = 0\n",
    "    else:\n",
    "        Branch_Mux_Src = 0\n",
    "    return Branch_Mux_Src"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Branch_Mux(PC, PC_Branch, Branch_Mux_Src):\n",
    "    if Branch_Mux_Src == 0:\n",
    "        PC = PC\n",
    "    if Branch_Mux_Src == 1:\n",
    "        PC = PC_Branch\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {
    "collapsed": false
   },
   "outputs": [],
   "source": [
    "def Jump_Mux(PC, Jump, Jump_Amount):\n",
    "    if Jump == 0:\n",
    "        PC = PC\n",
    "    if Jump == 1:\n",
    "        b = int(Jump_Amount[0])\n",
    "        c = int(Jump_Amount[1])\n",
    "        d = int(Jump_Amount[2])\n",
    "        e = int(Jump_Amount[3])\n",
    "        f = int(Jump_Amount[4])\n",
    "        g = int(Jump_Amount[5])\n",
    "        h = int(Jump_Amount[6])\n",
    "        j = int(Jump_Amount[7])\n",
    "        k = int(Jump_Amount[8])\n",
    "        l = int(Jump_Amount[9])\n",
    "        m = int(Jump_Amount[10])\n",
    "        n = int(Jump_Amount[11])\n",
    "        Jump_Amount_Number = n+2*m+4*l+8*k+16*j+32*h+64*g+128*f+256*e+512*d+1024*c+2048*b\n",
    "        \n",
    "        PC = Jump_Amount_Number\n",
    "    return PC"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 0.  0.  0.  0.  0.  0.  0.  1.  0.  0.  1.  0.  0.  0.  1.  0.]\n"
     ]
    }
   ],
   "source": [
    "Instruction_Memory = np.zeros((128,16))\n",
    "Compiler(instruction_set)\n",
    "print(Instruction_Memory[6])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 82,
   "metadata": {
    "collapsed": false
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "This program emulates the hardware of a processor.\n",
      "The Program Counter (PC) will be displayed before each instruction is computed.\n",
      "The outcome of the instruction will be shown after the computed instruction.\n",
      " \n",
      "PC =  0\n",
      "Instruction [ 0.  1.  0.  1.  0.  0.  0.  0.  0.  0.  0.  1.  1.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 27\n",
      "MAR_Number 0\n",
      "MAR 0000000000000000\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000000000\n",
      "Register 2: 0000000000000000\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  1\n",
      "Instruction [ 0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - la\n",
      "Base addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000011011\n",
      "ALU_Input1 at change to binary 0000000000011011\n",
      "ALU_Input1_Number 27\n",
      "ALU_Input2_Number 3\n",
      "MAR_Number 0\n",
      "MAR 0000000000000000\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000000000\n",
      "Register 2: 0000000000000000\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  2\n",
      "Instruction [ 0.  1.  0.  1.  0.  0.  0.  1.  0.  0.  0.  0.  1.  0.  0.  0.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 8\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000001000\n",
      "Register 2: 0000000000000000\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  3\n",
      "Instruction [ 0.  0.  1.  1.  0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  0.  0.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - sw \n",
      "Base addressing is used\n",
      "ALU_Operation None\n",
      "ALU_Input1 0000000000001000\n",
      "ALU_Input1 at change to binary 0000000000001000\n",
      "ALU_Input1_Number 8\n",
      "ALU_Input2_Number 27\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000001000\n",
      "Register 2: 0000000000000000\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  4\n",
      "Instruction [ 0.  0.  1.  0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  0.  0.  0.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - lw \n",
      "Base addressing is used\n",
      "ALU_Operation None\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 27\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000001000\n",
      "Register 2: 0000000000001000\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  5\n",
      "Instruction [ 0.  0.  0.  0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  0.  0.  1.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Add\n",
      "Register adressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000001000\n",
      "ALU_Input1 at change to binary 0000000000001000\n",
      "ALU_Input1_Number 8\n",
      "ALU_Input2_Number 27\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 0000000000001000\n",
      "Register 2: 0000000000100011\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  6\n",
      "Instruction [ 0.  0.  0.  0.  0.  0.  0.  1.  0.  0.  1.  0.  0.  0.  1.  0.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Subtract\n",
      "Register adressing is used\n",
      "ALU_Operation Sub\n",
      "ALU_Input1 0000000000001000\n",
      "ALU_Input1 at change to binary 0000000000001000\n",
      "ALU_Input1_Number 8\n",
      "ALU_Input2_Number 35\n",
      "ALU_Output_Number -27\n",
      "Branch_Result 1\n",
      "Branch_Result 1\n",
      "Branch_Result 1\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: 0000000000100011\n",
      "Register 3: 0000000000000000\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  7\n",
      "Instruction [ 0.  1.  0.  1.  0.  0.  1.  1.  0.  0.  0.  0.  0.  1.  0.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 5\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: 0000000000100011\n",
      "Register 3: 0000000000000101\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  8\n",
      "Instruction [ 0.  1.  1.  0.  0.  0.  1.  1.  0.  0.  0.  0.  1.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - ori \n",
      "Immediate addressing is used\n",
      "ALU_Operation Or\n",
      "ALU_Input1 0000000000000101\n",
      "ALU_Input1 at change to binary 0000000000000101\n",
      "ALU_Input1_Number 5\n",
      "ALU_Input2_Number 11\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: 0000000000100011\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  9\n",
      "Instruction [ 0.  1.  0.  1.  0.  1.  0.  0.  0.  0.  0.  0.  0.  1.  0.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 5\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: 0000000000100011\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000101\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  10\n",
      "Instruction [ 0.  0.  0.  0.  0.  0.  1.  0.  0.  1.  0.  0.  0.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Nor\n",
      "Register adressing is used\n",
      "ALU_Operation Nor\n",
      "ALU_Input1 0000000000100011\n",
      "ALU_Input1 at change to binary 0000000000100011\n",
      "ALU_Input1_Number 35\n",
      "ALU_Input2_Number 5\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000101\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  11\n",
      "Instruction [ 0.  0.  0.  0.  0.  1.  0.  0.  0.  0.  1.  1.  0.  1.  0.  0.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Shift Logical Left\n",
      "Register adressing is used\n",
      "ALU_Operation SLL\n",
      "ALU_Input1 0000000000000101\n",
      "ALU_Input1 at change to binary 0000000000000101\n",
      "ALU_Input1_Number 5\n",
      "ALU_Input2_Number 15\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000101000\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  12\n",
      "Instruction [ 0.  0.  0.  0.  0.  1.  0.  0.  0.  1.  0.  1.  0.  1.  0.  1.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Shift Logical Right\n",
      "Register adressing is used\n",
      "ALU_Operation SLR\n",
      "ALU_Input1 0000000000101000\n",
      "ALU_Input1 at change to binary 0000000000101000\n",
      "ALU_Input1_Number 40\n",
      "ALU_Input2_Number 0\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  13\n",
      "Instruction [ 0.  1.  0.  1.  0.  1.  0.  1.  0.  0.  0.  0.  0.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 3\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000011\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  14\n",
      "Instruction [ 0.  1.  0.  0.  0.  1.  0.  1.  0.  0.  0.  0.  0.  1.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - beq \n",
      "PC-relative addressing is used if branch is taken\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000011\n",
      "ALU_Input1 at change to binary 0000000000000011\n",
      "ALU_Input1_Number 3\n",
      "ALU_Input2_Number 0\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000011\n",
      "Register 6: 0000000000000000\n",
      "Press any key to continue \n",
      "PC =  15\n",
      "Instruction [ 0.  1.  0.  1.  0.  1.  1.  0.  0.  0.  0.  0.  0.  0.  1.  1.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - addi \n",
      "Immediate addressing is used\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 3\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000011\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  16\n",
      "Instruction [ 0.  0.  0.  0.  0.  1.  0.  1.  0.  1.  1.  0.  0.  0.  1.  0.]\n",
      "Opcode 0.0\n",
      "R-type Instruction - Subtract\n",
      "Register adressing is used\n",
      "ALU_Operation Sub\n",
      "ALU_Input1 0000000000000011\n",
      "ALU_Input1 at change to binary 0000000000000011\n",
      "ALU_Input1_Number 3\n",
      "ALU_Input2_Number 3\n",
      "ALU_Output_Number 0\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  17\n",
      "Instruction [ 0.  1.  0.  0.  0.  1.  0.  1.  0.  0.  0.  0.  0.  0.  1.  0.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - beq \n",
      "PC-relative addressing is used if branch is taken\n",
      "ALU_Operation Add\n",
      "ALU_Input1 0000000000000000\n",
      "ALU_Input1 at change to binary 0000000000000000\n",
      "ALU_Input1_Number 0\n",
      "ALU_Input2_Number 0\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  20\n",
      "Instruction [ 1.  0.  0.  0.  0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  1.  1.]\n",
      "Opcode 1.0\n",
      "I-type Instruction - blt \n",
      "PC-relative addressing is used if branch is taken\n",
      "ALU_Operation Sub\n",
      "ALU_Input1 1111111111100101\n",
      "ALU_Input1 at change to binary [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 1]\n",
      "ALU_Input1_Number -27\n",
      "ALU_Input2_Number 0\n",
      "ALU_Output_Number -27\n",
      "Branch_Result 1\n",
      "Branch_Result 1\n",
      "Branch_Result 1\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  24\n",
      "Instruction [ 0.  1.  1.  1.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.  0.]\n",
      "Opcode 0.0\n",
      "J-type Instruction - Jump \n",
      "Pseudo-direct addressing is used\n",
      "Jump_Amount [0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 1.0, 1.0, 1.0, 1.0, 0.0]\n",
      "ALU_Operation None\n",
      "ALU_Input1 0000000000011011\n",
      "ALU_Input1 at change to binary 0000000000011011\n",
      "ALU_Input1_Number 27\n",
      "ALU_Input2_Number 27\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  30\n",
      "Instruction [ 0.  1.  1.  0.  0.  0.  1.  0.  0.  0.  0.  0.  0.  0.  1.  0.]\n",
      "Opcode 0.0\n",
      "I-type Instruction - ori \n",
      "Immediate addressing is used\n",
      "ALU_Operation Or\n",
      "ALU_Input1 [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 0, 0, 0]\n",
      "ALU_Input1 at change to binary [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0]\n",
      "ALU_Input1_Number -40\n",
      "ALU_Input2_Number 2\n",
      "MAR_Number 30\n",
      "MAR 0000000000011110\n",
      " \n",
      "Registers in use:\n",
      "Register 0: 0000000000011011\n",
      "Register 1: 1111111111100101\n",
      "Register 2: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  0.  1.  0.  1.  0.]\n",
      "Register 3: [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  1.  1.  1.  1.]\n",
      "Register 4: 0000000000000001\n",
      "Register 5: 0000000000000000\n",
      "Register 6: 0000000000000011\n",
      "Press any key to continue \n",
      "PC =  31\n",
      "Instruction [ 0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.  0.]\n",
      "Opcode 0.0\n",
      "Error, no matching Function_Code\n",
      "Register adressing is used\n"
     ]
    },
    {
     "ename": "UnboundLocalError",
     "evalue": "local variable 'ALU_Operation' referenced before assignment",
     "output_type": "error",
     "traceback": [
      "\u001b[1;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[1;31mUnboundLocalError\u001b[0m                         Traceback (most recent call last)",
      "\u001b[1;32m<ipython-input-82-06a0bbf3a77e>\u001b[0m in \u001b[0;36m<module>\u001b[1;34m()\u001b[0m\n\u001b[1;32m----> 1\u001b[1;33m \u001b[0mProcessor\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mInstruction_Memory\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[1;32m<ipython-input-46-436e08121e67>\u001b[0m in \u001b[0;36mProcessor\u001b[1;34m(Instruction_Memory)\u001b[0m\n\u001b[0;32m     38\u001b[0m         \u001b[1;31m# calls function to create control signals. It returns all signal values\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     39\u001b[0m         \u001b[1;31m# along with the immediate (if it's R-type, the immediate is all 0's)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m---> 40\u001b[1;33m         \u001b[0mZero_Extend\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mWrite_Choice\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mOpcode\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mRegister_A\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mRegister_B\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mImmediate\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mJump\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mJump_Amount\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mBranch\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mALU_Operation\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_Read\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_Write\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mALU_Src\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_toReg\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mReg_Write\u001b[0m \u001b[1;33m=\u001b[0m \u001b[0mControl_Unit\u001b[0m\u001b[1;33m(\u001b[0m\u001b[0mInstruction\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m     41\u001b[0m \u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m     42\u001b[0m         \u001b[1;31m# function to sign extend the immediate (only for I-type)\u001b[0m\u001b[1;33m\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;32m<ipython-input-47-d86f7e533db4>\u001b[0m in \u001b[0;36mControl_Unit\u001b[1;34m(Instruction)\u001b[0m\n\u001b[0;32m    159\u001b[0m         \u001b[0mALU_Operation\u001b[0m \u001b[1;33m=\u001b[0m \u001b[1;34m\"None\"\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0;32m    160\u001b[0m         \u001b[0mprint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;34m\"Jump_Amount\"\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mJump_Amount\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[1;32m--> 161\u001b[1;33m     \u001b[0mprint\u001b[0m\u001b[1;33m(\u001b[0m\u001b[1;34m\"ALU_Operation\"\u001b[0m\u001b[1;33m,\u001b[0m\u001b[0mALU_Operation\u001b[0m\u001b[1;33m)\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n\u001b[0m\u001b[0;32m    162\u001b[0m     \u001b[1;32mreturn\u001b[0m \u001b[0mZero_Extend\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mWrite_Choice\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mOpcode\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mRegister_A\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mRegister_B\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mImmediate\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mJump\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mJump_Amount\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mBranch\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mALU_Operation\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_Read\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_Write\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mALU_Src\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mMem_toReg\u001b[0m\u001b[1;33m,\u001b[0m \u001b[0mReg_Write\u001b[0m\u001b[1;33m\u001b[0m\u001b[0m\n",
      "\u001b[1;31mUnboundLocalError\u001b[0m: local variable 'ALU_Operation' referenced before assignment"
     ]
    }
   ],
   "source": [
    "Processor(Instruction_Memory)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "anaconda-cloud": {},
  "kernelspec": {
   "display_name": "Python [Root]",
   "language": "python",
   "name": "Python [Root]"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 0
}
