Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\Projects\mixed_audio_board\mixed_audio_board.PcbDoc
Date     : 23/01/2022
Time     : 00:24:29

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=19.685mil) (All),(InNet('EARTH'))
   Violation between Clearance Constraint: (17.89mil < 19.685mil) Between Pad MH1-1(-250mil,2590mil) on Multi-Layer And Track (-390mil,2731mil)(2367.126mil,2731mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (16.89mil < 19.685mil) Between Pad MH1-1(-250mil,2590mil) on Multi-Layer And Track (-390mil,2731mil)(-390mil,-25mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (14.016mil < 19.685mil) Between Pad MH4-1(2230mil,2590mil) on Multi-Layer And Track (2367.126mil,-25mil)(2367.126mil,2731mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (17.89mil < 19.685mil) Between Pad MH4-1(2230mil,2590mil) on Multi-Layer And Track (-390mil,2731mil)(2367.126mil,2731mil) on Keep-Out Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=3.937mil) (Max=196.85mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.258mil < 10mil) Between Pad C25-2(1714mil,1039.26mil) on Top Layer And Via (1729.413mil,984.254mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.525mil < 10mil) Between Pad C32-1(260.367mil,920.997mil) on Top Layer And Via (218mil,871mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.525mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.91mil < 10mil) Between Pad C32-2(181.627mil,920.997mil) on Top Layer And Pad U5-31(155.583mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [2.91mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.769mil < 10mil) Between Pad C32-2(181.627mil,920.997mil) on Top Layer And Via (135mil,896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.769mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.789mil < 10mil) Between Pad C32-2(181.627mil,920.997mil) on Top Layer And Via (218mil,871mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.789mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.775mil < 10mil) Between Pad C34-1(231.367mil,494.997mil) on Top Layer And Via (277mil,497mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.775mil < 10mil) Between Pad C34-1(231.367mil,494.997mil) on Top Layer And Via (277mil,523mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.775mil < 10mil) Between Pad C35-1(231.367mil,569.997mil) on Top Layer And Via (277mil,553mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.775mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.769mil < 10mil) Between Pad C35-2(152.627mil,569.997mil) on Top Layer And Via (107mil,571mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.769mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.258mil < 10mil) Between Pad C5-1(919.633mil,2152.003mil) on Top Layer And Via (891mil,2202mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.258mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.249mil < 10mil) Between Pad C5-1(919.633mil,2152.003mil) on Top Layer And Via (940mil,2202mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.249mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.885mil < 10mil) Between Pad C51-1(-174.003mil,976.633mil) on Top Layer And Via (-169mil,923mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.885mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.249mil < 10mil) Between Pad C5-2(998.373mil,2152.003mil) on Top Layer And Via (1022mil,2202mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.249mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.249mil < 10mil) Between Pad C5-2(998.373mil,2152.003mil) on Top Layer And Via (984mil,2202mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.249mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.139mil < 10mil) Between Pad C56-1(922.997mil,1151.633mil) on Top Layer And Via (880mil,1162mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.139mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mil < 10mil) Between Pad C56-1(922.997mil,1151.633mil) on Top Layer And Via (882mil,1139mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.139mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.757mil < 10mil) Between Pad C56-1(922.997mil,1151.633mil) on Top Layer And Via (888mil,1096mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.757mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.255mil < 10mil) Between Pad C57-2(751.997mil,1236.373mil) on Top Layer And Via (802mil,1234mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.255mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.879mil < 10mil) Between Pad C73-2(1727.003mil,491.627mil) on Top Layer And Via (1735mil,443mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.255mil < 10mil) Between Pad C74-2(1802.627mil,439.997mil) on Top Layer And Via (1817mil,497mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.255mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.594mil < 10mil) Between Pad C78-1(1952.008mil,2228mil) on Top Layer And Via (2046.338mil,2188.975mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.594mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.976mil < 10mil) Between Pad D7-A(1998mil,245.52mil) on Top Layer And Via (1921mil,238mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.976mil < 10mil) Between Pad D7-A(1998mil,245.52mil) on Top Layer And Via (1922mil,197mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.844mil < 10mil) Between Pad D7-A(1998mil,245.52mil) on Top Layer And Via (2075.868mil,220.473mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.848mil < 10mil) Between Pad D7-A(1998mil,245.52mil) on Top Layer And Via (2075.868mil,299.213mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.848mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.809mil < 10mil) Between Pad D8-K(1156.653mil,80mil) on Top Layer And Via (1099.491mil,70.867mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.809mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-1(1106.22mil,2445mil) on Top Layer And Pad J2-2(1074.724mil,2445mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-2(1074.724mil,2445mil) on Top Layer And Pad J2-3(1043.228mil,2445mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad J2-3(1043.228mil,2445mil) on Top Layer And Pad J2-4(1011.732mil,2445mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.724mil < 10mil) Between Pad J6-3(-210.811mil,552.047mil) on Top Layer And Via (-240mil,610mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-1(1961.26mil,531.575mil) on Top Layer And Pad Q2-15(1971.102mil,630mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-1(1961.26mil,531.575mil) on Top Layer And Pad Q2-2(1992.756mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-10(2024.252mil,728.425mil) on Top Layer And Pad Q2-11(1992.756mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-10(2024.252mil,728.425mil) on Top Layer And Pad Q2-15(1971.102mil,630mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-10(2024.252mil,728.425mil) on Top Layer And Pad Q2-9(2055.748mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-11(1992.756mil,728.425mil) on Top Layer And Pad Q2-12(1961.26mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-11(1992.756mil,728.425mil) on Top Layer And Pad Q2-15(1971.102mil,630mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-12(1961.26mil,728.425mil) on Top Layer And Pad Q2-15(1971.102mil,630mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-13(2099.055mil,600.472mil) on Top Layer And Pad Q2-14(2099.055mil,659.528mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-13(2099.055mil,600.472mil) on Top Layer And Pad Q2-4(2055.748mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-13(2099.055mil,600.472mil) on Top Layer And Pad Q2-5(2087.244mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-13(2099.055mil,600.472mil) on Top Layer And Pad Q2-6(2118.74mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-14(2099.055mil,659.528mil) on Top Layer And Pad Q2-7(2118.74mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-14(2099.055mil,659.528mil) on Top Layer And Pad Q2-8(2087.244mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-14(2099.055mil,659.528mil) on Top Layer And Pad Q2-9(2055.748mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-15(1971.102mil,630mil) on Top Layer And Pad Q2-2(1992.756mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad Q2-15(1971.102mil,630mil) on Top Layer And Pad Q2-3(2024.252mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.219mil < 10mil) Between Pad Q2-15(1971.102mil,630mil) on Top Layer And Via (1913mil,714mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.219mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-2(1992.756mil,531.575mil) on Top Layer And Pad Q2-3(2024.252mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-3(2024.252mil,531.575mil) on Top Layer And Pad Q2-4(2055.748mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-4(2055.748mil,531.575mil) on Top Layer And Pad Q2-5(2087.244mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.189mil < 10mil) Between Pad Q2-4(2055.748mil,531.575mil) on Top Layer And Via (2054mil,482mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-5(2087.244mil,531.575mil) on Top Layer And Pad Q2-6(2118.74mil,531.575mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-7(2118.74mil,728.425mil) on Top Layer And Pad Q2-8(2087.244mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad Q2-8(2087.244mil,728.425mil) on Top Layer And Pad Q2-9(2055.748mil,728.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.801mil < 10mil) Between Pad R1-1(946.405mil,1949.003mil) on Top Layer And Pad U1-42(1012.15mil,1990.842mil) on Top Layer [Top Solder] Mask Sliver [0.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.69mil < 10mil) Between Pad R1-1(946.405mil,1949.003mil) on Top Layer And Pad U1-43(1012.15mil,1971.158mil) on Top Layer [Top Solder] Mask Sliver [0.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.69mil < 10mil) Between Pad R1-1(946.405mil,1949.003mil) on Top Layer And Pad U1-44(1012.15mil,1951.472mil) on Top Layer [Top Solder] Mask Sliver [0.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.69mil < 10mil) Between Pad R1-1(946.405mil,1949.003mil) on Top Layer And Pad U1-45(1012.15mil,1931.787mil) on Top Layer [Top Solder] Mask Sliver [0.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.69mil < 10mil) Between Pad R1-1(946.405mil,1949.003mil) on Top Layer And Pad U1-46(1012.15mil,1912.102mil) on Top Layer [Top Solder] Mask Sliver [0.69mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.48mil < 10mil) Between Pad R27-1(-75mil,104.502mil) on Top Layer And Via (-38mil,76mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.48mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.25mil < 10mil) Between Pad R28-2(194mil,1270.502mil) on Top Layer And Via (183mil,1316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.25mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.151mil < 10mil) Between Pad R28-2(194mil,1270.502mil) on Top Layer And Via (221mil,1314mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.151mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad R29-2(262mil,1272.502mil) on Top Layer And Via (221mil,1314mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.25mil < 10mil) Between Pad R29-2(262mil,1272.502mil) on Top Layer And Via (257mil,1314mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.25mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.642mil < 10mil) Between Pad R30-1(186.502mil,1376mil) on Top Layer And Via (196mil,1414mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.642mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.474mil < 10mil) Between Pad R36-1(1418.003mil,421.595mil) on Top Layer And Pad R44-1(1429.405mil,351.003mil) on Top Layer [Top Solder] Mask Sliver [9.474mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.745mil < 10mil) Between Pad R36-1(1418.003mil,421.595mil) on Top Layer And Pad R44-2(1354.602mil,351.003mil) on Top Layer [Top Solder] Mask Sliver [9.745mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.521mil < 10mil) Between Pad R36-2(1418.003mil,496.398mil) on Top Layer And Via (1459.339mil,542.251mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mil < 10mil) Between Pad R43-2(1558.398mil,149.997mil) on Top Layer And Via (1600mil,158mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.153mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.945mil < 10mil) Between Pad R44-1(1429.405mil,351.003mil) on Top Layer And Pad R46-1(1431.405mil,280.003mil) on Top Layer [Top Solder] Mask Sliver [5.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.713mil < 10mil) Between Pad R44-1(1429.405mil,351.003mil) on Top Layer And Via (1476.566mil,366mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.945mil < 10mil) Between Pad R44-2(1354.602mil,351.003mil) on Top Layer And Pad R46-2(1356.602mil,280.003mil) on Top Layer [Top Solder] Mask Sliver [5.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.621mil < 10mil) Between Pad R44-2(1354.602mil,351.003mil) on Top Layer And Via (1309.532mil,373mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.621mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.882mil < 10mil) Between Pad SW3-1(584mil,1471.646mil) on Top Layer And Via (516mil,1429mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.882mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.819mil < 10mil) Between Pad SW3-2(584mil,1137mil) on Top Layer And Via (626mil,1074mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.819mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.036mil < 10mil) Between Pad U10-1(1943.173mil,1500.449mil) on Top Layer And Via (1871.145mil,1488.192mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.036mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-1(-48.551mil,842.583mil) on Top Layer And Pad U5-2(-48.551mil,822.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U5-1(-48.551mil,842.583mil) on Top Layer And Pad U5-40(-21.583mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U5-10(-48.551mil,665.417mil) on Top Layer And Pad U5-11(-21.583mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-10(-48.551mil,665.417mil) on Top Layer And Pad U5-9(-48.551mil,685.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-11(-21.583mil,638.449mil) on Top Layer And Pad U5-12(-1.898mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-12(-1.898mil,638.449mil) on Top Layer And Pad U5-13(17.787mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.418mil < 10mil) Between Pad U5-12(-1.898mil,638.449mil) on Top Layer And Via (18.65mil,607.439mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.418mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-13(17.787mil,638.449mil) on Top Layer And Pad U5-14(37.472mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-14(37.472mil,638.449mil) on Top Layer And Pad U5-15(57.157mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.189mil < 10mil) Between Pad U5-14(37.472mil,638.449mil) on Top Layer And Via (18.65mil,607.439mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.189mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-15(57.157mil,638.449mil) on Top Layer And Pad U5-16(76.843mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-16(76.843mil,638.449mil) on Top Layer And Pad U5-17(96.528mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-17(96.528mil,638.449mil) on Top Layer And Pad U5-18(116.213mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.013mil < 10mil) Between Pad U5-17(96.528mil,638.449mil) on Top Layer And Via (115mil,606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.013mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-18(116.213mil,638.449mil) on Top Layer And Pad U5-19(135.898mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.337mil < 10mil) Between Pad U5-18(116.213mil,638.449mil) on Top Layer And Via (138mil,609mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.337mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-19(135.898mil,638.449mil) on Top Layer And Pad U5-20(155.583mil,638.449mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.67mil < 10mil) Between Pad U5-19(135.898mil,638.449mil) on Top Layer And Via (115mil,606mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.67mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-2(-48.551mil,822.898mil) on Top Layer And Pad U5-3(-48.551mil,803.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U5-20(155.583mil,638.449mil) on Top Layer And Pad U5-21(182.551mil,665.417mil) on Top Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.205mil < 10mil) Between Pad U5-20(155.583mil,638.449mil) on Top Layer And Via (138mil,609mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-21(182.551mil,665.417mil) on Top Layer And Pad U5-22(182.551mil,685.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-22(182.551mil,685.102mil) on Top Layer And Pad U5-23(182.551mil,704.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-23(182.551mil,704.787mil) on Top Layer And Pad U5-24(182.551mil,724.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-24(182.551mil,724.472mil) on Top Layer And Pad U5-25(182.551mil,744.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-25(182.551mil,744.158mil) on Top Layer And Pad U5-26(182.551mil,763.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-26(182.551mil,763.842mil) on Top Layer And Pad U5-27(182.551mil,783.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-27(182.551mil,783.528mil) on Top Layer And Pad U5-28(182.551mil,803.213mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.507mil < 10mil) Between Pad U5-27(182.551mil,783.528mil) on Top Layer And Via (217mil,805mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.507mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-28(182.551mil,803.213mil) on Top Layer And Pad U5-29(182.551mil,822.898mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.07mil < 10mil) Between Pad U5-28(182.551mil,803.213mil) on Top Layer And Via (217mil,805mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.07mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-29(182.551mil,822.898mil) on Top Layer And Pad U5-30(182.551mil,842.583mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.203mil < 10mil) Between Pad U5-29(182.551mil,822.898mil) on Top Layer And Via (217mil,805mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-3(-48.551mil,803.213mil) on Top Layer And Pad U5-4(-48.551mil,783.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U5-30(182.551mil,842.583mil) on Top Layer And Pad U5-31(155.583mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.039mil < 10mil) Between Pad U5-30(182.551mil,842.583mil) on Top Layer And Via (185mil,874mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.039mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.376mil < 10mil) Between Pad U5-30(182.551mil,842.583mil) on Top Layer And Via (218mil,871mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.376mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Pad U5-32(135.898mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.587mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Via (135mil,896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.587mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.454mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Via (185mil,874mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.454mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-32(135.898mil,869.551mil) on Top Layer And Pad U5-33(116.213mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-33(116.213mil,869.551mil) on Top Layer And Pad U5-34(96.528mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.268mil < 10mil) Between Pad U5-33(116.213mil,869.551mil) on Top Layer And Via (111mil,918mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.268mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.128mil < 10mil) Between Pad U5-33(116.213mil,869.551mil) on Top Layer And Via (135mil,896mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.128mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-34(96.528mil,869.551mil) on Top Layer And Pad U5-35(76.843mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-35(76.843mil,869.551mil) on Top Layer And Pad U5-36(57.157mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-36(57.157mil,869.551mil) on Top Layer And Pad U5-37(37.472mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-37(37.472mil,869.551mil) on Top Layer And Pad U5-38(17.787mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-38(17.787mil,869.551mil) on Top Layer And Pad U5-39(-1.898mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-39(-1.898mil,869.551mil) on Top Layer And Pad U5-40(-21.583mil,869.551mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-4(-48.551mil,783.528mil) on Top Layer And Pad U5-5(-48.551mil,763.842mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.46mil < 10mil) Between Pad U5-4(-48.551mil,783.528mil) on Top Layer And Via (-82mil,764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.46mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-5(-48.551mil,763.842mil) on Top Layer And Pad U5-6(-48.551mil,744.158mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.204mil < 10mil) Between Pad U5-5(-48.551mil,763.842mil) on Top Layer And Via (-82mil,764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-6(-48.551mil,744.158mil) on Top Layer And Pad U5-7(-48.551mil,724.472mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.669mil < 10mil) Between Pad U5-6(-48.551mil,744.158mil) on Top Layer And Via (-82mil,764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.669mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-7(-48.551mil,724.472mil) on Top Layer And Pad U5-8(-48.551mil,704.787mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.976mil < 10mil) Between Pad U5-7(-48.551mil,724.472mil) on Top Layer And Via (-80.535mil,705.535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.976mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U5-8(-48.551mil,704.787mil) on Top Layer And Pad U5-9(-48.551mil,685.102mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.013mil < 10mil) Between Pad U5-9(-48.551mil,685.102mil) on Top Layer And Via (-80.535mil,705.535mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.013mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-1(8mil,131mil) on Top Layer And Pad U6-2(8mil,77.85mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-1(8mil,131mil) on Top Layer And Pad U6-5(-22.512mil,104.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-1(8mil,131mil) on Top Layer And Pad U6-5(25.716mil,172.339mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-2(8mil,77.85mil) on Top Layer And Pad U6-5(-22.512mil,104.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-2(8mil,77.85mil) on Top Layer And Pad U6-5(25.716mil,36.512mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-3(43.433mil,77.85mil) on Top Layer And Pad U6-4(43.433mil,131mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-3(43.433mil,77.85mil) on Top Layer And Pad U6-5(25.716mil,36.512mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-3(43.433mil,77.85mil) on Top Layer And Pad U6-5(73.945mil,104.425mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad U6-4(43.433mil,131mil) on Top Layer And Pad U6-5(25.716mil,172.339mil) on Top Layer [Top Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.204mil < 10mil) Between Pad U6-5(25.716mil,36.512mil) on Top Layer And Via (-22.292mil,20.708mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.204mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-1(131.497mil,1389.498mil) on Top Layer And Pad U7-2(105.906mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.521mil < 10mil) Between Pad U7-1(131.497mil,1389.498mil) on Top Layer And Via (119mil,1336mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.521mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-10(-22.047mil,1159.183mil) on Top Layer And Pad U7-11(3.544mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-10(-22.047mil,1159.183mil) on Top Layer And Pad U7-9(-47.637mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-11(3.544mil,1159.183mil) on Top Layer And Pad U7-12(29.134mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-12(29.134mil,1159.183mil) on Top Layer And Pad U7-13(54.725mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-13(54.725mil,1159.183mil) on Top Layer And Pad U7-14(80.316mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-14(80.316mil,1159.183mil) on Top Layer And Pad U7-15(105.906mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-15(105.906mil,1159.183mil) on Top Layer And Pad U7-16(131.497mil,1159.183mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-2(105.906mil,1389.498mil) on Top Layer And Pad U7-3(80.316mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.259mil < 10mil) Between Pad U7-2(105.906mil,1389.498mil) on Top Layer And Via (119mil,1336mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.259mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-3(80.316mil,1389.498mil) on Top Layer And Pad U7-4(54.725mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-4(54.725mil,1389.498mil) on Top Layer And Pad U7-5(29.134mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-5(29.134mil,1389.498mil) on Top Layer And Pad U7-6(3.544mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-6(3.544mil,1389.498mil) on Top Layer And Pad U7-7(-22.047mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U7-7(-22.047mil,1389.498mil) on Top Layer And Pad U7-8(-47.637mil,1389.498mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-1(1062.22mil,999.646mil) on Top Layer And Pad U8-2(1042.535mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-10(885.055mil,999.646mil) on Top Layer And Pad U8-11(865.37mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-10(885.055mil,999.646mil) on Top Layer And Pad U8-9(904.74mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-100(1130.646mil,931.221mil) on Top Layer And Pad U8-99(1130.646mil,911.535mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U8-100(1130.646mil,931.221mil) on Top Layer And Via (1084mil,932mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-11(865.37mil,999.646mil) on Top Layer And Pad U8-12(845.685mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-12(845.685mil,999.646mil) on Top Layer And Pad U8-13(826mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-13(826mil,999.646mil) on Top Layer And Pad U8-14(806.315mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-14(806.315mil,999.646mil) on Top Layer And Pad U8-15(786.63mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.461mil < 10mil) Between Pad U8-14(806.315mil,999.646mil) on Top Layer And Via (806mil,1052mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-15(786.63mil,999.646mil) on Top Layer And Pad U8-16(766.945mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-16(766.945mil,999.646mil) on Top Layer And Pad U8-17(747.26mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-17(747.26mil,999.646mil) on Top Layer And Pad U8-18(727.575mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-18(727.575mil,999.646mil) on Top Layer And Pad U8-19(707.89mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-19(707.89mil,999.646mil) on Top Layer And Pad U8-20(688.205mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.801mil < 10mil) Between Pad U8-19(707.89mil,999.646mil) on Top Layer And Via (686.457mil,1058mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-2(1042.535mil,999.646mil) on Top Layer And Pad U8-3(1022.85mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-20(688.205mil,999.646mil) on Top Layer And Pad U8-21(668.52mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.571mil < 10mil) Between Pad U8-20(688.205mil,999.646mil) on Top Layer And Via (686.457mil,1058mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.571mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-21(668.52mil,999.646mil) on Top Layer And Pad U8-22(648.835mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.384mil < 10mil) Between Pad U8-21(668.52mil,999.646mil) on Top Layer And Via (686.457mil,1058mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.384mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-22(648.835mil,999.646mil) on Top Layer And Pad U8-23(629.15mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-23(629.15mil,999.646mil) on Top Layer And Pad U8-24(609.465mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-24(609.465mil,999.646mil) on Top Layer And Pad U8-25(589.779mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-26(521.354mil,931.221mil) on Top Layer And Pad U8-27(521.354mil,911.535mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-27(521.354mil,911.535mil) on Top Layer And Pad U8-28(521.354mil,891.85mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-28(521.354mil,891.85mil) on Top Layer And Pad U8-29(521.354mil,872.165mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-29(521.354mil,872.165mil) on Top Layer And Pad U8-30(521.354mil,852.48mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-3(1022.85mil,999.646mil) on Top Layer And Pad U8-4(1003.165mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-30(521.354mil,852.48mil) on Top Layer And Pad U8-31(521.354mil,832.795mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.723mil < 10mil) Between Pad U8-30(521.354mil,852.48mil) on Top Layer And Via (568mil,833mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.723mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-31(521.354mil,832.795mil) on Top Layer And Pad U8-32(521.354mil,813.11mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.752mil < 10mil) Between Pad U8-31(521.354mil,832.795mil) on Top Layer And Via (568mil,833mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-32(521.354mil,813.11mil) on Top Layer And Pad U8-33(521.354mil,793.425mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.979mil < 10mil) Between Pad U8-32(521.354mil,813.11mil) on Top Layer And Via (568mil,833mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.979mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-33(521.354mil,793.425mil) on Top Layer And Pad U8-34(521.354mil,773.74mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-34(521.354mil,773.74mil) on Top Layer And Pad U8-35(521.354mil,754.055mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-35(521.354mil,754.055mil) on Top Layer And Pad U8-36(521.354mil,734.37mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-36(521.354mil,734.37mil) on Top Layer And Pad U8-37(521.354mil,714.685mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.752mil < 10mil) Between Pad U8-36(521.354mil,734.37mil) on Top Layer And Via (576mil,735mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-37(521.354mil,714.685mil) on Top Layer And Pad U8-38(521.354mil,695mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-38(521.354mil,695mil) on Top Layer And Pad U8-39(521.354mil,675.315mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-39(521.354mil,675.315mil) on Top Layer And Pad U8-40(521.354mil,655.63mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-4(1003.165mil,999.646mil) on Top Layer And Pad U8-5(983.48mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-40(521.354mil,655.63mil) on Top Layer And Pad U8-41(521.354mil,635.945mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-41(521.354mil,635.945mil) on Top Layer And Pad U8-42(521.354mil,616.26mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-42(521.354mil,616.26mil) on Top Layer And Pad U8-43(521.354mil,596.575mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-43(521.354mil,596.575mil) on Top Layer And Pad U8-44(521.354mil,576.89mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-44(521.354mil,576.89mil) on Top Layer And Pad U8-45(521.354mil,557.205mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-45(521.354mil,557.205mil) on Top Layer And Pad U8-46(521.354mil,537.52mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-46(521.354mil,537.52mil) on Top Layer And Pad U8-47(521.354mil,517.835mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.615mil < 10mil) Between Pad U8-46(521.354mil,537.52mil) on Top Layer And Via (573.827mil,520.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.615mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-47(521.354mil,517.835mil) on Top Layer And Pad U8-48(521.354mil,498.15mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.579mil < 10mil) Between Pad U8-47(521.354mil,517.835mil) on Top Layer And Via (573.827mil,520.173mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.579mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-48(521.354mil,498.15mil) on Top Layer And Pad U8-49(521.354mil,478.465mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.752mil < 10mil) Between Pad U8-48(521.354mil,498.15mil) on Top Layer And Via (575mil,496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-49(521.354mil,478.465mil) on Top Layer And Pad U8-50(521.354mil,458.779mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-5(983.48mil,999.646mil) on Top Layer And Pad U8-6(963.795mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.752mil < 10mil) Between Pad U8-50(521.354mil,458.779mil) on Top Layer And Via (573mil,458mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.752mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-51(589.779mil,390.354mil) on Top Layer And Pad U8-52(609.465mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-52(609.465mil,390.354mil) on Top Layer And Pad U8-53(629.15mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-53(629.15mil,390.354mil) on Top Layer And Pad U8-54(648.835mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-54(648.835mil,390.354mil) on Top Layer And Pad U8-55(668.52mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-55(668.52mil,390.354mil) on Top Layer And Pad U8-56(688.205mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-56(688.205mil,390.354mil) on Top Layer And Pad U8-57(707.89mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-57(707.89mil,390.354mil) on Top Layer And Pad U8-58(727.575mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-58(727.575mil,390.354mil) on Top Layer And Pad U8-59(747.26mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-59(747.26mil,390.354mil) on Top Layer And Pad U8-60(766.945mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-6(963.795mil,999.646mil) on Top Layer And Pad U8-7(944.11mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-60(766.945mil,390.354mil) on Top Layer And Pad U8-61(786.63mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-61(786.63mil,390.354mil) on Top Layer And Pad U8-62(806.315mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-62(806.315mil,390.354mil) on Top Layer And Pad U8-63(826mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-63(826mil,390.354mil) on Top Layer And Pad U8-64(845.685mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-64(845.685mil,390.354mil) on Top Layer And Pad U8-65(865.37mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-65(865.37mil,390.354mil) on Top Layer And Pad U8-66(885.055mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.461mil < 10mil) Between Pad U8-65(865.37mil,390.354mil) on Top Layer And Via (863mil,337mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-66(885.055mil,390.354mil) on Top Layer And Pad U8-67(904.74mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-67(904.74mil,390.354mil) on Top Layer And Pad U8-68(924.425mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-68(924.425mil,390.354mil) on Top Layer And Pad U8-69(944.11mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-69(944.11mil,390.354mil) on Top Layer And Pad U8-70(963.795mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-7(944.11mil,999.646mil) on Top Layer And Pad U8-8(924.425mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-70(963.795mil,390.354mil) on Top Layer And Pad U8-71(983.48mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-71(983.48mil,390.354mil) on Top Layer And Pad U8-72(1003.165mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-72(1003.165mil,390.354mil) on Top Layer And Pad U8-73(1022.85mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-73(1022.85mil,390.354mil) on Top Layer And Pad U8-74(1042.535mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-74(1042.535mil,390.354mil) on Top Layer And Pad U8-75(1062.22mil,390.354mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-76(1130.646mil,458.779mil) on Top Layer And Pad U8-77(1130.646mil,478.465mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.921mil < 10mil) Between Pad U8-76(1130.646mil,458.779mil) on Top Layer And Via (1126mil,437mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-77(1130.646mil,478.465mil) on Top Layer And Pad U8-78(1130.646mil,498.15mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.345mil < 10mil) Between Pad U8-77(1130.646mil,478.465mil) on Top Layer And Via (1177mil,496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.345mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-78(1130.646mil,498.15mil) on Top Layer And Pad U8-79(1130.646mil,517.835mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.461mil < 10mil) Between Pad U8-78(1130.646mil,498.15mil) on Top Layer And Via (1177mil,496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.461mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-79(1130.646mil,517.835mil) on Top Layer And Pad U8-80(1130.646mil,537.52mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.052mil < 10mil) Between Pad U8-79(1130.646mil,517.835mil) on Top Layer And Via (1177mil,496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.052mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-8(924.425mil,999.646mil) on Top Layer And Pad U8-9(904.74mil,999.646mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-80(1130.646mil,537.52mil) on Top Layer And Pad U8-81(1130.646mil,557.205mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-81(1130.646mil,557.205mil) on Top Layer And Pad U8-82(1130.646mil,576.89mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-82(1130.646mil,576.89mil) on Top Layer And Pad U8-83(1130.646mil,596.575mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-83(1130.646mil,596.575mil) on Top Layer And Pad U8-84(1130.646mil,616.26mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-84(1130.646mil,616.26mil) on Top Layer And Pad U8-85(1130.646mil,635.945mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-85(1130.646mil,635.945mil) on Top Layer And Pad U8-86(1130.646mil,655.63mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-86(1130.646mil,655.63mil) on Top Layer And Pad U8-87(1130.646mil,675.315mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-87(1130.646mil,675.315mil) on Top Layer And Pad U8-88(1130.646mil,695mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-88(1130.646mil,695mil) on Top Layer And Pad U8-89(1130.646mil,714.685mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-89(1130.646mil,714.685mil) on Top Layer And Pad U8-90(1130.646mil,734.37mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-90(1130.646mil,734.37mil) on Top Layer And Pad U8-91(1130.646mil,754.055mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-91(1130.646mil,754.055mil) on Top Layer And Pad U8-92(1130.646mil,773.74mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-92(1130.646mil,773.74mil) on Top Layer And Pad U8-93(1130.646mil,793.425mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-93(1130.646mil,793.425mil) on Top Layer And Pad U8-94(1130.646mil,813.11mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-94(1130.646mil,813.11mil) on Top Layer And Pad U8-95(1130.646mil,832.795mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.758mil < 10mil) Between Pad U8-94(1130.646mil,813.11mil) on Top Layer And Via (1075.994mil,817mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.758mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-95(1130.646mil,832.795mil) on Top Layer And Pad U8-96(1130.646mil,852.48mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-96(1130.646mil,852.48mil) on Top Layer And Pad U8-97(1130.646mil,872.165mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-97(1130.646mil,872.165mil) on Top Layer And Pad U8-98(1130.646mil,891.85mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.685mil < 10mil) Between Pad U8-98(1130.646mil,891.85mil) on Top Layer And Pad U8-99(1130.646mil,911.535mil) on Top Layer [Top Solder] Mask Sliver [3.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.347mil < 10mil) Between Pad U8-99(1130.646mil,911.535mil) on Top Layer And Via (1084mil,932mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-1(1703.685mil,416mil) on Top Layer And Pad U9-2(1684mil,416mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.662mil < 10mil) Between Pad U9-1(1703.685mil,416mil) on Top Layer And Via (1735mil,443mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-10(1556.047mil,307.732mil) on Top Layer And Pad U9-11(1556.047mil,288.047mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-10(1556.047mil,307.732mil) on Top Layer And Pad U9-9(1556.047mil,327.417mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-11(1556.047mil,288.047mil) on Top Layer And Pad U9-12(1556.047mil,268.362mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-13(1605.26mil,219.15mil) on Top Layer And Pad U9-14(1624.945mil,218.992mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-14(1624.945mil,218.992mil) on Top Layer And Pad U9-15(1644.63mil,218.992mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-15(1644.63mil,218.992mil) on Top Layer And Pad U9-16(1664.315mil,218.992mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-16(1664.315mil,218.992mil) on Top Layer And Pad U9-17(1684mil,218.992mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-17(1684mil,218.992mil) on Top Layer And Pad U9-18(1703.685mil,218.992mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-19(1752.898mil,268.362mil) on Top Layer And Pad U9-20(1752.898mil,288.047mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.717mil < 10mil) Between Pad U9-19(1752.898mil,268.362mil) on Top Layer And Via (1805mil,269mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-2(1684mil,416mil) on Top Layer And Pad U9-3(1664.315mil,416mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-20(1752.898mil,288.047mil) on Top Layer And Pad U9-21(1752.898mil,307.732mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.188mil < 10mil) Between Pad U9-20(1752.898mil,288.047mil) on Top Layer And Via (1805mil,269mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.188mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-21(1752.898mil,307.732mil) on Top Layer And Pad U9-22(1752.898mil,327.417mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-22(1752.898mil,327.417mil) on Top Layer And Pad U9-23(1752.898mil,347.102mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.17mil < 10mil) Between Pad U9-22(1752.898mil,327.417mil) on Top Layer And Via (1796mil,347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.17mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-23(1752.898mil,347.102mil) on Top Layer And Pad U9-24(1752.898mil,366.787mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.316mil < 10mil) Between Pad U9-24(1752.898mil,366.787mil) on Top Layer And Via (1796mil,347mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.316mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-3(1664.315mil,416mil) on Top Layer And Pad U9-4(1644.63mil,416mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-4(1644.63mil,416mil) on Top Layer And Pad U9-5(1624.945mil,416mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-5(1624.945mil,416mil) on Top Layer And Pad U9-6(1605.26mil,416mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-7(1556.047mil,366.787mil) on Top Layer And Pad U9-8(1556.047mil,347.102mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.874mil < 10mil) Between Pad U9-8(1556.047mil,347.102mil) on Top Layer And Pad U9-9(1556.047mil,327.417mil) on Top Layer [Top Solder] Mask Sliver [1.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.554mil < 10mil) Between Pad U9-8(1556.047mil,347.102mil) on Top Layer And Via (1505.141mil,331.947mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.554mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.52mil < 10mil) Between Pad U9-9(1556.047mil,327.417mil) on Top Layer And Via (1505.141mil,331.947mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.52mil]
Rule Violations :306

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.359mil < 10mil) Between Arc (1233.331mil,1605mil) on Top Overlay And Pad X1-1(1260.961mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.359mil < 10mil) Between Arc (1233.331mil,1605mil) on Top Overlay And Pad X1-1(1260.961mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.717mil < 10mil) Between Arc (1901.458mil,631.63mil) on Top Overlay And Pad Q2-15(1971.102mil,630mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.717mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.757mil < 10mil) Between Arc (2230mil,110mil) on Bottom Overlay And Pad MH3-1(2230mil,110mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.757mil < 10mil) Between Arc (-250mil,110mil) on Bottom Overlay And Pad MH2-1(-250mil,110mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [6.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (-62.866mil,143.795mil) on Top Overlay And Pad R27-2(-75mil,159.502mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.359mil < 10mil) Between Arc (980.331mil,1605mil) on Top Overlay And Pad X1-2(946mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.359mil < 10mil) Between Arc (980.331mil,1605mil) on Top Overlay And Pad X1-2(946mil,1605mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.359mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-2(240.508mil,2034.997mil) on Top Layer And Track (206.508mil,2000.997mil)(206.508mil,2068.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-2(240.508mil,2034.997mil) on Top Layer And Track (207.248mil,2000.997mil)(269.248mil,2000.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C12-2(240.508mil,2034.997mil) on Top Layer And Track (207.248mil,2068.997mil)(268.248mil,2068.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-1(1615.997mil,1040.633mil) on Top Layer And Track (1581.997mil,1006.633mil)(1581.997mil,1069.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-1(1615.997mil,1040.633mil) on Top Layer And Track (1581.997mil,1006.633mil)(1649.997mil,1006.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-1(1615.997mil,1040.633mil) on Top Layer And Track (1649.997mil,1006.633mil)(1649.997mil,1068.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-2(1615.997mil,1119.373mil) on Top Layer And Track (1581.997mil,1090.633mil)(1581.997mil,1152.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-2(1615.997mil,1119.373mil) on Top Layer And Track (1581.997mil,1153.373mil)(1649.997mil,1153.373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C24-2(1615.997mil,1119.373mil) on Top Layer And Track (1649.997mil,1091.633mil)(1649.997mil,1152.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.838mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [5.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Track (1831.367mil,940.997mil)(1894.367mil,940.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Track (1832.367mil,1008.997mil)(1894.367mil,1008.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.338mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Track (1891.205mil,988.205mil)(1891.205mil,1263.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.338mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Track (1891.205mil,988.205mil)(2156.953mil,988.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-1(1860.367mil,974.997mil) on Top Layer And Track (1894.367mil,940.997mil)(1894.367mil,1008.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.606mil < 10mil) Between Pad C26-2(1781.627mil,974.997mil) on Top Layer And Track (1680mil,1005.26mil)(1748mil,1005.26mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-2(1781.627mil,974.997mil) on Top Layer And Track (1747.627mil,940.997mil)(1747.627mil,1008.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-2(1781.627mil,974.997mil) on Top Layer And Track (1748.367mil,1008.997mil)(1809.367mil,1008.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C26-2(1781.627mil,974.997mil) on Top Layer And Track (1748.367mil,940.997mil)(1810.367mil,940.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.01mil < 10mil) Between Pad C26-2(1781.627mil,974.997mil) on Top Layer And Track (1748mil,1006mil)(1748mil,1068mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.01mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-1(260.367mil,920.997mil) on Top Layer And Track (231.367mil,886.997mil)(294.367mil,886.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-1(260.367mil,920.997mil) on Top Layer And Track (232.367mil,954.997mil)(294.367mil,954.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C32-1(260.367mil,920.997mil) on Top Layer And Track (294.367mil,886.997mil)(294.367mil,954.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.633mil < 10mil) Between Pad C32-1(260.367mil,920.997mil) on Top Layer And Track (295mil,450mil)(295mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-1(231.367mil,569.997mil) on Top Layer And Track (202.367mil,535.997mil)(265.367mil,535.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-1(231.367mil,569.997mil) on Top Layer And Track (203.367mil,603.997mil)(265.367mil,603.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-1(231.367mil,569.997mil) on Top Layer And Track (265.367mil,535.997mil)(265.367mil,603.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-2(152.627mil,569.997mil) on Top Layer And Track (118.627mil,535.997mil)(118.627mil,603.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-2(152.627mil,569.997mil) on Top Layer And Track (119.367mil,535.997mil)(181.367mil,535.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C35-2(152.627mil,569.997mil) on Top Layer And Track (119.367mil,603.997mil)(180.367mil,603.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C50-1(-34.367mil,1077.003mil) on Top Layer And Text "9" (-58.814mil,1113.481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C50-1(-34.367mil,1077.003mil) on Top Layer And Track (-68.367mil,1043.003mil)(-6.367mil,1043.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C50-1(-34.367mil,1077.003mil) on Top Layer And Track (-68.367mil,1043.003mil)(-68.367mil,1111.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C50-1(-34.367mil,1077.003mil) on Top Layer And Track (-68.367mil,1111.003mil)(-5.367mil,1111.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad C72-1(1571.633mil,571.003mil) on Top Layer And Track (1483mil,574.502mil)(1535mil,574.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad C72-1(1571.633mil,571.003mil) on Top Layer And Track (1535mil,530.502mil)(1535mil,574.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C72-1(1571.633mil,571.003mil) on Top Layer And Track (1537.633mil,537.003mil)(1537.633mil,605.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C72-1(1571.633mil,571.003mil) on Top Layer And Track (1537.633mil,537.003mil)(1599.633mil,537.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C72-1(1571.633mil,571.003mil) on Top Layer And Track (1537.633mil,605.003mil)(1600.633mil,605.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C73-2(1727.003mil,491.627mil) on Top Layer And Track (1693.003mil,457.627mil)(1761.003mil,457.627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C73-2(1727.003mil,491.627mil) on Top Layer And Track (1693.003mil,458.367mil)(1693.003mil,519.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C73-2(1727.003mil,491.627mil) on Top Layer And Track (1761.003mil,458.367mil)(1761.003mil,520.367mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C74-1(1881.367mil,439.997mil) on Top Layer And Track (1852.367mil,405.997mil)(1915.367mil,405.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C74-1(1881.367mil,439.997mil) on Top Layer And Track (1853.367mil,473.997mil)(1915.367mil,473.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C74-1(1881.367mil,439.997mil) on Top Layer And Track (1915.367mil,405.997mil)(1915.367mil,473.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C80-1(2279.49mil,1478.195mil) on Top Layer And Track (2254.49mil,1438.195mil)(2319.49mil,1438.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C80-1(2279.49mil,1478.195mil) on Top Layer And Track (2254.49mil,1518.195mil)(2319.49mil,1518.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C80-1(2279.49mil,1478.195mil) on Top Layer And Track (2319.49mil,1438.195mil)(2319.49mil,1518.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C81-1(2049.997mil,1515.633mil) on Top Layer And Track (2015.997mil,1481.633mil)(2015.997mil,1544.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C81-1(2049.997mil,1515.633mil) on Top Layer And Track (2015.997mil,1481.633mil)(2083.997mil,1481.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C81-1(2049.997mil,1515.633mil) on Top Layer And Track (2083.997mil,1481.633mil)(2083.997mil,1543.633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C83-1(2182.49mil,1875.195mil) on Top Layer And Track (2157.49mil,1835.195mil)(2222.49mil,1835.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C83-1(2182.49mil,1875.195mil) on Top Layer And Track (2157.49mil,1915.195mil)(2222.49mil,1915.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C83-1(2182.49mil,1875.195mil) on Top Layer And Track (2222.49mil,1835.195mil)(2222.49mil,1915.195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C85-1(2127.367mil,1783.997mil) on Top Layer And Track (2098.367mil,1749.997mil)(2161.367mil,1749.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C85-1(2127.367mil,1783.997mil) on Top Layer And Track (2099.367mil,1817.997mil)(2161.367mil,1817.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad C85-1(2127.367mil,1783.997mil) on Top Layer And Track (2161.367mil,1749.997mil)(2161.367mil,1817.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.855mil < 10mil) Between Pad J12-3(-326mil,759mil) on Multi-Layer And Track (-390mil,604mil)(-390mil,1025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.855mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.284mil < 10mil) Between Pad J2-3(1043.228mil,2445mil) on Top Layer And Track (1007.003mil,2385.003mil)(1066.003mil,2385.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.284mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.157mil < 10mil) Between Pad J3-5(240mil,2235mil) on Multi-Layer And Track (227mil,2209mil)(253mil,2209mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.157mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.352mil < 10mil) Between Pad Q1-1(1950.26mil,1027.575mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [8.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-1(1950.26mil,1027.575mil) on Top Layer And Track (1891.205mil,988.205mil)(2156.953mil,988.205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-8(2076.244mil,1224.425mil) on Top Layer And Track (1891.205mil,1263.795mil)(2156.953mil,1263.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q1-9(2044.748mil,1224.425mil) on Top Layer And Track (1891.205mil,1263.795mil)(2156.953mil,1263.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-7(2118.74mil,728.425mil) on Top Layer And Track (1902.205mil,767.795mil)(2167.953mil,767.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.343mil < 10mil) Between Pad Q2-8(2087.244mil,728.425mil) on Top Layer And Track (1902.205mil,767.795mil)(2167.953mil,767.795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R1-2(871.602mil,1949.003mil) on Top Layer And Track (837.003mil,1911.003mil)(837.003mil,1987.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad R1-2(871.602mil,1949.003mil) on Top Layer And Track (837.003mil,1911.003mil)(897.003mil,1911.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R1-2(871.602mil,1949.003mil) on Top Layer And Track (837.003mil,1987.003mil)(895.003mil,1987.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R23-1(1515.405mil,668.003mil) on Top Layer And Track (1491.003mil,630.003mil)(1550.003mil,630.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R23-1(1515.405mil,668.003mil) on Top Layer And Track (1491.003mil,706.003mil)(1550.003mil,706.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R23-1(1515.405mil,668.003mil) on Top Layer And Track (1550.003mil,630.003mil)(1550.003mil,706.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(-75mil,159.502mil) on Top Layer And Track (-101mil,141.502mil)(-101mil,185.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(-75mil,159.502mil) on Top Layer And Track (-101mil,185.502mil)(-49mil,185.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R27-2(-75mil,159.502mil) on Top Layer And Track (-49mil,141.502mil)(-49mil,185.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(194mil,1215.502mil) on Top Layer And Track (168mil,1189.502mil)(168mil,1233.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(194mil,1215.502mil) on Top Layer And Track (168mil,1189.502mil)(220mil,1189.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R28-1(194mil,1215.502mil) on Top Layer And Track (220mil,1189.502mil)(220mil,1234.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(262mil,1272.502mil) on Top Layer And Track (236mil,1254.502mil)(236mil,1298.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(262mil,1272.502mil) on Top Layer And Track (236mil,1298.502mil)(288mil,1298.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R29-2(262mil,1272.502mil) on Top Layer And Track (288mil,1254.502mil)(288mil,1298.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(-230.502mil,1121mil) on Top Layer And Track (-256.502mil,1095mil)(-212.502mil,1095mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(-230.502mil,1121mil) on Top Layer And Track (-256.502mil,1095mil)(-256.502mil,1147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R31-2(-230.502mil,1121mil) on Top Layer And Track (-256.502mil,1147mil)(-212.502mil,1147mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(-176mil,1179mil) on Top Layer And Track (-150mil,1153mil)(-150mil,1205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(-176mil,1179mil) on Top Layer And Track (-194mil,1153mil)(-150mil,1153mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad R32-1(-176mil,1179mil) on Top Layer And Track (-195mil,1205mil)(-150mil,1205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R39-1(2027.405mil,815.003mil) on Top Layer And Track (2003.003mil,777.003mil)(2062.003mil,777.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R39-1(2027.405mil,815.003mil) on Top Layer And Track (2003.003mil,853.003mil)(2062.003mil,853.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R39-1(2027.405mil,815.003mil) on Top Layer And Track (2062.003mil,777.003mil)(2062.003mil,853.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R39-2(1952.602mil,815.003mil) on Top Layer And Track (1918.003mil,777.003mil)(1918.003mil,853.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad R39-2(1952.602mil,815.003mil) on Top Layer And Track (1918.003mil,777.003mil)(1978.003mil,777.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R39-2(1952.602mil,815.003mil) on Top Layer And Track (1918.003mil,853.003mil)(1976.003mil,853.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.043mil < 10mil) Between Pad R46-2(1356.602mil,280.003mil) on Top Layer And Track (1320.003mil,313.003mil)(1320.003mil,389.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.043mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.972mil < 10mil) Between Pad R46-2(1356.602mil,280.003mil) on Top Layer And Track (1320.003mil,313.003mil)(1380.003mil,313.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.972mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R46-2(1356.602mil,280.003mil) on Top Layer And Track (1322.003mil,242.003mil)(1322.003mil,318.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.975mil < 10mil) Between Pad R46-2(1356.602mil,280.003mil) on Top Layer And Track (1322.003mil,242.003mil)(1382.003mil,242.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R46-2(1356.602mil,280.003mil) on Top Layer And Track (1322.003mil,318.003mil)(1380.003mil,318.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(359.398mil,1951.997mil) on Top Layer And Track (332.997mil,1921.997mil)(392.997mil,1921.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R7-2(359.398mil,1951.997mil) on Top Layer And Track (333.997mil,1989.997mil)(393.997mil,1989.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.973mil < 10mil) Between Pad R7-2(359.398mil,1951.997mil) on Top Layer And Track (335.997mil,1913.997mil)(393.997mil,1913.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.522mil < 10mil) Between Pad R7-2(359.398mil,1951.997mil) on Top Layer And Track (392.997mil,1845.997mil)(392.997mil,1921.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.508mil < 10mil) Between Pad R7-2(359.398mil,1951.997mil) on Top Layer And Track (393.997mil,1913.997mil)(393.997mil,1989.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U10-2(1943.173mil,1591mil) on Top Layer And Track (1884.118mil,1459.11mil)(1884.118mil,1722.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U10-3(1943.173mil,1681.551mil) on Top Layer And Track (1884.118mil,1459.11mil)(1884.118mil,1722.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U1-1(1070.732mil,1814.15mil) on Top Layer And Track (1054.984mil,1856.984mil)(1054.984mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-1(1070.732mil,1814.15mil) on Top Layer And Track (1054.984mil,1856.984mil)(1303.016mil,1856.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-10(1247.898mil,1814.15mil) on Top Layer And Track (1054.984mil,1856.984mil)(1303.016mil,1856.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-17(1345.85mil,1951.472mil) on Top Layer And Track (1303.016mil,1856.984mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-18(1345.85mil,1971.158mil) on Top Layer And Track (1303.016mil,1856.984mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-2(1090.417mil,1814.15mil) on Top Layer And Track (1054.984mil,1856.984mil)(1303.016mil,1856.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-25(1287.268mil,2147.85mil) on Top Layer And Track (1054.984mil,2105.016mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Pad U1-25(1287.268mil,2147.85mil) on Top Layer And Track (1303.016mil,1856.984mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-26(1267.583mil,2147.85mil) on Top Layer And Track (1054.984mil,2105.016mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-33(1129.787mil,2147.85mil) on Top Layer And Track (1054.984mil,2105.016mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-34(1110.102mil,2147.85mil) on Top Layer And Track (1054.984mil,2105.016mil)(1303.016mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-41(1012.15mil,2010.528mil) on Top Layer And Track (1054.984mil,1856.984mil)(1054.984mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-42(1012.15mil,1990.842mil) on Top Layer And Track (1054.984mil,1856.984mil)(1054.984mil,2105.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.694mil < 10mil) Between Pad U1-42(1012.15mil,1990.842mil) on Top Layer And Track (922.003mil,1987.003mil)(981.003mil,1987.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.694mil < 10mil) Between Pad U1-42(1012.15mil,1990.842mil) on Top Layer And Track (981.003mil,1911.003mil)(981.003mil,1987.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.694mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Pad U1-9(1228.213mil,1814.15mil) on Top Layer And Track (1054.984mil,1856.984mil)(1303.016mil,1856.984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.363mil < 10mil) Between Pad U2-11(-49.488mil,1914.528mil) on Top Layer And Track (-71.142mil,1768.858mil)(-71.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.363mil < 10mil) Between Pad U2-12(-49.488mil,1894.842mil) on Top Layer And Track (-71.142mil,1768.858mil)(-71.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.989mil < 10mil) Between Pad U2-19(15.472mil,1790.512mil) on Top Layer And Track (-71.142mil,1768.858mil)(161.142mil,1768.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.989mil < 10mil) Between Pad U2-20(35.157mil,1790.512mil) on Top Layer And Track (-71.142mil,1768.858mil)(161.142mil,1768.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.989mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.707mil < 10mil) Between Pad U2-27(139.488mil,1855.472mil) on Top Layer And Track (161.142mil,1768.858mil)(161.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.707mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.707mil < 10mil) Between Pad U2-28(139.488mil,1875.158mil) on Top Layer And Track (161.142mil,1768.858mil)(161.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.707mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.09mil < 10mil) Between Pad U2-3(74.528mil,1979.488mil) on Top Layer And Track (-71.142mil,2001.142mil)(161.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.09mil < 10mil) Between Pad U2-4(54.843mil,1979.488mil) on Top Layer And Track (-71.142mil,2001.142mil)(161.142mil,2001.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.09mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad U3-1(1693.213mil,948.425mil) on Top Layer And Track (1705.024mil,932.677mil)(1724.709mil,932.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U3-24(1742.425mil,899.213mil) on Top Layer And Track (1724.709mil,912.992mil)(1724.709mil,916.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U3-24(1742.425mil,899.213mil) on Top Layer And Track (1724.709mil,916.929mil)(1724.709mil,932.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.286mil < 10mil) Between Pad U5-15(57.157mil,638.449mil) on Top Layer And Track (-36.543mil,611.874mil)(170.543mil,611.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.286mil < 10mil) Between Pad U5-16(76.843mil,638.449mil) on Top Layer And Track (-36.543mil,611.874mil)(170.543mil,611.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.286mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-23(182.551mil,704.787mil) on Top Layer And Track (209.126mil,650.457mil)(209.126mil,857.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-24(182.551mil,724.472mil) on Top Layer And Track (209.126mil,650.457mil)(209.126mil,857.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.828mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (147.627mil,886.997mil)(147.627mil,954.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.828mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (148.367mil,886.997mil)(210.367mil,886.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (170.543mil,881.953mil)(170.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (170.543mil,881.953mil)(194.953mil,881.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.608mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (171.724mil,872.11mil)(185.11mil,872.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.608mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Pad U5-31(155.583mil,869.551mil) on Top Layer And Track (-36.543mil,896.126mil)(170.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.453mil < 10mil) Between Pad U5-32(135.898mil,869.551mil) on Top Layer And Track (147.627mil,886.997mil)(147.627mil,954.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.453mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.189mil < 10mil) Between Pad U5-32(135.898mil,869.551mil) on Top Layer And Track (148.367mil,886.997mil)(210.367mil,886.997mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Pad U5-32(135.898mil,869.551mil) on Top Layer And Track (-36.543mil,896.126mil)(170.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Pad U5-39(-1.898mil,869.551mil) on Top Layer And Track (-36.543mil,896.126mil)(170.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-40(-21.583mil,869.551mil) on Top Layer And Track (-36.543mil,881.953mil)(-36.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.414mil < 10mil) Between Pad U5-40(-21.583mil,869.551mil) on Top Layer And Track (-36.543mil,896.126mil)(170.543mil,896.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.414mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.824mil < 10mil) Between Pad U5-40(-21.583mil,869.551mil) on Top Layer And Track (-51.11mil,872.11mil)(-37.724mil,872.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.824mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-40(-21.583mil,869.551mil) on Top Layer And Track (-60.953mil,881.953mil)(-36.543mil,881.953mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-7(-48.551mil,724.472mil) on Top Layer And Track (-75.126mil,650.457mil)(-75.126mil,857.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad U5-8(-48.551mil,704.787mil) on Top Layer And Track (-75.126mil,650.457mil)(-75.126mil,857.543mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-1(1062.22mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-16(766.945mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-17(747.26mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-24(609.465mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-25(589.779mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-32(521.354mil,813.11mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-33(521.354mil,793.425mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-40(521.354mil,655.63mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-41(521.354mil,635.945mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-48(521.354mil,498.15mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-49(521.354mil,478.465mil) on Top Layer And Track (564.189mil,433.189mil)(564.189mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-56(688.205mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-57(707.89mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-64(845.685mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-65(865.37mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-72(1003.165mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-73(1022.85mil,390.354mil) on Top Layer And Track (564.189mil,433.189mil)(1087.811mil,433.189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-8(924.425mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-80(1130.646mil,537.52mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-81(1130.646mil,557.205mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-88(1130.646mil,695mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-89(1130.646mil,714.685mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-9(904.74mil,999.646mil) on Top Layer And Track (564.189mil,956.811mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-96(1130.646mil,852.48mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad U8-97(1130.646mil,872.165mil) on Top Layer And Track (1087.811mil,433.189mil)(1087.811mil,956.811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U9-24(1752.898mil,366.787mil) on Top Layer And Track (1735.181mil,380.567mil)(1735.181mil,384.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.311mil < 10mil) Between Pad U9-24(1752.898mil,366.787mil) on Top Layer And Track (1735.181mil,384.504mil)(1735.181mil,400.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad U9-7(1556.047mil,366.787mil) on Top Layer And Track (1573.764mil,380.567mil)(1573.764mil,400.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.87mil < 10mil) Between Pad X1-1(1260.961mil,1605mil) on Top Layer And Track (1390.33mil,1701mil)(1390.331mil,1504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.87mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.169mil < 10mil) Between Pad X1-2(946mil,1605mil) on Top Layer And Track (815.33mil,1504mil)(815.331mil,1701mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.169mil]
Rule Violations :190

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:06