-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
-- Version: 2022.2.2
-- Copyright (C) Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity setup_joint_aie_setup_joint_aie_Pipeline_VITIS_LOOP_68_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    s_0_TREADY : IN STD_LOGIC;
    s_1_TREADY : IN STD_LOGIC;
    s_2_TREADY : IN STD_LOGIC;
    s_3_TREADY : IN STD_LOGIC;
    s_4_TREADY : IN STD_LOGIC;
    s_5_TREADY : IN STD_LOGIC;
    s_6_TREADY : IN STD_LOGIC;
    s_7_TREADY : IN STD_LOGIC;
    histogram_rows : IN STD_LOGIC_VECTOR (63 downto 0);
    s_0_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_0_TVALID : OUT STD_LOGIC;
    s_1_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_1_TVALID : OUT STD_LOGIC;
    s_2_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_2_TVALID : OUT STD_LOGIC;
    s_3_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_3_TVALID : OUT STD_LOGIC;
    s_4_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_4_TVALID : OUT STD_LOGIC;
    s_5_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_5_TVALID : OUT STD_LOGIC;
    s_6_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_6_TVALID : OUT STD_LOGIC;
    s_7_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_7_TVALID : OUT STD_LOGIC;
    ap_ext_blocking_n : OUT STD_LOGIC;
    ap_str_blocking_n : OUT STD_LOGIC;
    ap_int_blocking_n : OUT STD_LOGIC );
end;


architecture behav of setup_joint_aie_setup_joint_aie_Pipeline_VITIS_LOOP_68_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_400 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal icmp_ln68_reg_1212 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state8_io : BOOLEAN;
    signal ap_block_state16_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_state24_pp0_stage7_iter2 : BOOLEAN;
    signal ap_block_state32_pp0_stage7_iter3 : BOOLEAN;
    signal ap_block_state40_pp0_stage7_iter4 : BOOLEAN;
    signal ap_block_state48_pp0_stage7_iter5 : BOOLEAN;
    signal ap_block_state56_pp0_stage7_iter6 : BOOLEAN;
    signal ap_block_state64_pp0_stage7_iter7 : BOOLEAN;
    signal ap_block_state72_pp0_stage7_iter8 : BOOLEAN;
    signal ap_block_state80_pp0_stage7_iter9 : BOOLEAN;
    signal ap_block_state80_io : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage7 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal gmem0_blk_n_R : STD_LOGIC;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal s_0_TDATA_blk_n : STD_LOGIC;
    signal s_1_TDATA_blk_n : STD_LOGIC;
    signal s_2_TDATA_blk_n : STD_LOGIC;
    signal s_3_TDATA_blk_n : STD_LOGIC;
    signal s_4_TDATA_blk_n : STD_LOGIC;
    signal s_5_TDATA_blk_n : STD_LOGIC;
    signal s_6_TDATA_blk_n : STD_LOGIC;
    signal s_7_TDATA_blk_n : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state81_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln68_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln68_reg_1212_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln70_fu_306_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln70_reg_1216 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln70_8_reg_1224 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln70_7_cast_fu_343_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln70_7_cast_reg_1229 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state50_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state58_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state66_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state74_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state82_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state82_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal trunc_ln79_8_reg_1241 : STD_LOGIC_VECTOR (58 downto 0);
    signal zext_ln70_6_cast_fu_381_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln70_6_cast_reg_1246 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state43_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state51_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state59_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state67_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_state75_pp0_stage2_iter9 : BOOLEAN;
    signal ap_block_state83_pp0_stage2_iter10 : BOOLEAN;
    signal ap_block_state83_io : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal trunc_ln88_8_reg_1257 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state36_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state44_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state52_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state60_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state68_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_state76_pp0_stage3_iter9 : BOOLEAN;
    signal ap_block_state84_pp0_stage3_iter10 : BOOLEAN;
    signal ap_block_state84_io : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal trunc_ln97_8_reg_1268 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_block_state13_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state29_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state37_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state45_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state53_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_state61_pp0_stage4_iter7 : BOOLEAN;
    signal ap_block_state69_pp0_stage4_iter8 : BOOLEAN;
    signal ap_block_state77_pp0_stage4_iter9 : BOOLEAN;
    signal ap_block_state85_pp0_stage4_iter10 : BOOLEAN;
    signal ap_block_state85_io : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal trunc_ln106_8_reg_1279 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state6_io : BOOLEAN;
    signal ap_block_state14_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state30_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state38_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state46_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_state54_pp0_stage5_iter6 : BOOLEAN;
    signal ap_block_state62_pp0_stage5_iter7 : BOOLEAN;
    signal ap_block_state70_pp0_stage5_iter8 : BOOLEAN;
    signal ap_block_state78_pp0_stage5_iter9 : BOOLEAN;
    signal ap_block_state86_pp0_stage5_iter10 : BOOLEAN;
    signal ap_block_state86_io : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal trunc_ln115_8_reg_1290 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state7_io : BOOLEAN;
    signal ap_block_state15_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state23_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state31_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state39_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state47_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_state55_pp0_stage6_iter6 : BOOLEAN;
    signal ap_block_state63_pp0_stage6_iter7 : BOOLEAN;
    signal ap_block_state71_pp0_stage6_iter8 : BOOLEAN;
    signal ap_block_state79_pp0_stage6_iter9 : BOOLEAN;
    signal ap_block_state79_io : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal trunc_ln124_8_reg_1301 : STD_LOGIC_VECTOR (58 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal trunc_ln133_8_reg_1312 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln70_1_fu_601_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln70_1_reg_1323 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_s_reg_1328 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_reg_1333 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_reg_1333_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1338 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_1338_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_reg_1343 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_3_reg_1343_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_reg_1348 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_reg_1348_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_reg_1353 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_reg_1353_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_6_reg_1358 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_6_reg_1358_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln79_fu_675_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln79_reg_1363 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_7_reg_1368 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_8_reg_1373 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_9_reg_1378 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_9_reg_1378_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_10_reg_1383 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_10_reg_1383_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_11_reg_1388 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_11_reg_1388_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_12_reg_1393 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_12_reg_1393_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_13_reg_1398 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_13_reg_1398_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln88_fu_749_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln88_reg_1403 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_14_reg_1408 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_15_reg_1413 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_16_reg_1418 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_17_reg_1423 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_17_reg_1423_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_18_reg_1428 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_18_reg_1428_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_19_reg_1433 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_19_reg_1433_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_20_reg_1438 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_20_reg_1438_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln97_fu_823_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln97_reg_1443 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_21_reg_1448 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_22_reg_1453 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_23_reg_1458 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_24_reg_1463 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_25_reg_1468 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_25_reg_1468_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_26_reg_1473 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_26_reg_1473_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_27_reg_1478 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_27_reg_1478_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_fu_897_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln106_reg_1483 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_28_reg_1488 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_29_reg_1493 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_30_reg_1498 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_31_reg_1503 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_32_reg_1508 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_33_reg_1513 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_33_reg_1513_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal p_34_reg_1518 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_34_reg_1518_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_fu_971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln115_reg_1523 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_35_reg_1528 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_36_reg_1533 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_37_reg_1538 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_38_reg_1543 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_39_reg_1548 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_40_reg_1553 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_41_reg_1558 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_41_reg_1558_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln124_fu_1045_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln124_reg_1563 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_42_reg_1568 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_43_reg_1573 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_44_reg_1578 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_45_reg_1583 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_46_reg_1588 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_47_reg_1593 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_48_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_49_reg_1603 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_50_reg_1608 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_51_reg_1613 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_52_reg_1618 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_53_reg_1623 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_54_reg_1628 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_reg_1633 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal sext_ln70_fu_361_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln79_fu_399_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln88_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln97_fu_469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln106_fu_507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln115_fu_539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln124_fu_571_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln133_fu_591_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_fu_124 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln68_fu_294_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage6_01001 : BOOLEAN;
    signal ap_block_pp0_stage7_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage4_01001 : BOOLEAN;
    signal ap_block_pp0_stage5_01001 : BOOLEAN;
    signal trunc_ln133_fu_1119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln_fu_310_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln70_fu_318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_7_fu_322_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_7_fu_352_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_6_fu_356_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_6_fu_390_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_5_fu_394_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln70_3_fu_419_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln70_5_fu_422_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_4_fu_426_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_4_cast_fu_451_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_4_fu_460_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_3_fu_464_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_3_cast_fu_489_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_3_fu_498_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_2_fu_502_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln70_2_fu_527_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_2_fu_530_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_1_fu_534_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln70_1_fu_559_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln70_1_fu_562_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln70_fu_566_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter9_stage5 : STD_LOGIC;
    signal ap_idle_pp0_0to8 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to10 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_ext_blocking_cur_n : STD_LOGIC;
    signal ap_str_blocking_cur_n : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component setup_joint_aie_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component setup_joint_aie_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage7,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage7)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter8_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter9_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then 
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if; 
        end if;
    end process;

    j_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln68_fu_300_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_124 <= add_ln68_fu_294_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_124 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln68_reg_1212 <= icmp_ln68_fu_300_p2;
                icmp_ln68_reg_1212_pp0_iter1_reg <= icmp_ln68_reg_1212;
                icmp_ln68_reg_1212_pp0_iter2_reg <= icmp_ln68_reg_1212_pp0_iter1_reg;
                icmp_ln68_reg_1212_pp0_iter3_reg <= icmp_ln68_reg_1212_pp0_iter2_reg;
                icmp_ln68_reg_1212_pp0_iter4_reg <= icmp_ln68_reg_1212_pp0_iter3_reg;
                icmp_ln68_reg_1212_pp0_iter5_reg <= icmp_ln68_reg_1212_pp0_iter4_reg;
                icmp_ln68_reg_1212_pp0_iter6_reg <= icmp_ln68_reg_1212_pp0_iter5_reg;
                icmp_ln68_reg_1212_pp0_iter7_reg <= icmp_ln68_reg_1212_pp0_iter6_reg;
                icmp_ln68_reg_1212_pp0_iter8_reg <= icmp_ln68_reg_1212_pp0_iter7_reg;
                icmp_ln68_reg_1212_pp0_iter9_reg <= icmp_ln68_reg_1212_pp0_iter8_reg;
                p_10_reg_1383 <= m_axi_gmem0_RDATA(159 downto 128);
                p_10_reg_1383_pp0_iter10_reg <= p_10_reg_1383;
                p_11_reg_1388 <= m_axi_gmem0_RDATA(191 downto 160);
                p_11_reg_1388_pp0_iter10_reg <= p_11_reg_1388;
                p_12_reg_1393 <= m_axi_gmem0_RDATA(223 downto 192);
                p_12_reg_1393_pp0_iter10_reg <= p_12_reg_1393;
                p_13_reg_1398 <= m_axi_gmem0_RDATA(255 downto 224);
                p_13_reg_1398_pp0_iter10_reg <= p_13_reg_1398;
                p_7_reg_1368 <= m_axi_gmem0_RDATA(63 downto 32);
                p_8_reg_1373 <= m_axi_gmem0_RDATA(95 downto 64);
                p_9_reg_1378 <= m_axi_gmem0_RDATA(127 downto 96);
                p_9_reg_1378_pp0_iter10_reg <= p_9_reg_1378;
                trunc_ln79_reg_1363 <= trunc_ln79_fu_675_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001))) then
                p_0_reg_1633 <= m_axi_gmem0_RDATA(255 downto 224);
                p_49_reg_1603 <= m_axi_gmem0_RDATA(63 downto 32);
                p_50_reg_1608 <= m_axi_gmem0_RDATA(95 downto 64);
                p_51_reg_1613 <= m_axi_gmem0_RDATA(127 downto 96);
                p_52_reg_1618 <= m_axi_gmem0_RDATA(159 downto 128);
                p_53_reg_1623 <= m_axi_gmem0_RDATA(191 downto 160);
                p_54_reg_1628 <= m_axi_gmem0_RDATA(223 downto 192);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                p_14_reg_1408 <= m_axi_gmem0_RDATA(63 downto 32);
                p_15_reg_1413 <= m_axi_gmem0_RDATA(95 downto 64);
                p_16_reg_1418 <= m_axi_gmem0_RDATA(127 downto 96);
                p_17_reg_1423 <= m_axi_gmem0_RDATA(159 downto 128);
                p_17_reg_1423_pp0_iter10_reg <= p_17_reg_1423;
                p_18_reg_1428 <= m_axi_gmem0_RDATA(191 downto 160);
                p_18_reg_1428_pp0_iter10_reg <= p_18_reg_1428;
                p_19_reg_1433 <= m_axi_gmem0_RDATA(223 downto 192);
                p_19_reg_1433_pp0_iter10_reg <= p_19_reg_1433;
                p_20_reg_1438 <= m_axi_gmem0_RDATA(255 downto 224);
                p_20_reg_1438_pp0_iter10_reg <= p_20_reg_1438;
                trunc_ln88_reg_1403 <= trunc_ln88_fu_749_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001))) then
                p_1_reg_1333 <= m_axi_gmem0_RDATA(95 downto 64);
                p_1_reg_1333_pp0_iter9_reg <= p_1_reg_1333;
                p_2_reg_1338 <= m_axi_gmem0_RDATA(127 downto 96);
                p_2_reg_1338_pp0_iter9_reg <= p_2_reg_1338;
                p_3_reg_1343 <= m_axi_gmem0_RDATA(159 downto 128);
                p_3_reg_1343_pp0_iter9_reg <= p_3_reg_1343;
                p_4_reg_1348 <= m_axi_gmem0_RDATA(191 downto 160);
                p_4_reg_1348_pp0_iter9_reg <= p_4_reg_1348;
                p_5_reg_1353 <= m_axi_gmem0_RDATA(223 downto 192);
                p_5_reg_1353_pp0_iter9_reg <= p_5_reg_1353;
                p_6_reg_1358 <= m_axi_gmem0_RDATA(255 downto 224);
                p_6_reg_1358_pp0_iter9_reg <= p_6_reg_1358;
                p_s_reg_1328 <= m_axi_gmem0_RDATA(63 downto 32);
                trunc_ln70_1_reg_1323 <= trunc_ln70_1_fu_601_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                p_21_reg_1448 <= m_axi_gmem0_RDATA(63 downto 32);
                p_22_reg_1453 <= m_axi_gmem0_RDATA(95 downto 64);
                p_23_reg_1458 <= m_axi_gmem0_RDATA(127 downto 96);
                p_24_reg_1463 <= m_axi_gmem0_RDATA(159 downto 128);
                p_25_reg_1468 <= m_axi_gmem0_RDATA(191 downto 160);
                p_25_reg_1468_pp0_iter10_reg <= p_25_reg_1468;
                p_26_reg_1473 <= m_axi_gmem0_RDATA(223 downto 192);
                p_26_reg_1473_pp0_iter10_reg <= p_26_reg_1473;
                p_27_reg_1478 <= m_axi_gmem0_RDATA(255 downto 224);
                p_27_reg_1478_pp0_iter10_reg <= p_27_reg_1478;
                trunc_ln97_reg_1443 <= trunc_ln97_fu_823_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                p_28_reg_1488 <= m_axi_gmem0_RDATA(63 downto 32);
                p_29_reg_1493 <= m_axi_gmem0_RDATA(95 downto 64);
                p_30_reg_1498 <= m_axi_gmem0_RDATA(127 downto 96);
                p_31_reg_1503 <= m_axi_gmem0_RDATA(159 downto 128);
                p_32_reg_1508 <= m_axi_gmem0_RDATA(191 downto 160);
                p_33_reg_1513 <= m_axi_gmem0_RDATA(223 downto 192);
                p_33_reg_1513_pp0_iter10_reg <= p_33_reg_1513;
                p_34_reg_1518 <= m_axi_gmem0_RDATA(255 downto 224);
                p_34_reg_1518_pp0_iter10_reg <= p_34_reg_1518;
                trunc_ln106_reg_1483 <= trunc_ln106_fu_897_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                p_35_reg_1528 <= m_axi_gmem0_RDATA(63 downto 32);
                p_36_reg_1533 <= m_axi_gmem0_RDATA(95 downto 64);
                p_37_reg_1538 <= m_axi_gmem0_RDATA(127 downto 96);
                p_38_reg_1543 <= m_axi_gmem0_RDATA(159 downto 128);
                p_39_reg_1548 <= m_axi_gmem0_RDATA(191 downto 160);
                p_40_reg_1553 <= m_axi_gmem0_RDATA(223 downto 192);
                p_41_reg_1558 <= m_axi_gmem0_RDATA(255 downto 224);
                p_41_reg_1558_pp0_iter10_reg <= p_41_reg_1558;
                trunc_ln115_reg_1523 <= trunc_ln115_fu_971_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                p_42_reg_1568 <= m_axi_gmem0_RDATA(63 downto 32);
                p_43_reg_1573 <= m_axi_gmem0_RDATA(95 downto 64);
                p_44_reg_1578 <= m_axi_gmem0_RDATA(127 downto 96);
                p_45_reg_1583 <= m_axi_gmem0_RDATA(159 downto 128);
                p_46_reg_1588 <= m_axi_gmem0_RDATA(191 downto 160);
                p_47_reg_1593 <= m_axi_gmem0_RDATA(223 downto 192);
                p_48_reg_1598 <= m_axi_gmem0_RDATA(255 downto 224);
                trunc_ln124_reg_1563 <= trunc_ln124_fu_1045_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln106_8_reg_1279 <= add_ln70_3_fu_464_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln115_8_reg_1290 <= add_ln70_2_fu_502_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln124_8_reg_1301 <= add_ln70_1_fu_534_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln133_8_reg_1312 <= add_ln70_fu_566_p2(63 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln68_fu_300_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln70_8_reg_1224 <= add_ln70_7_fu_322_p2(63 downto 5);
                trunc_ln70_reg_1216 <= trunc_ln70_fu_306_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln79_8_reg_1241 <= add_ln70_6_fu_356_p2(63 downto 5);
                    zext_ln70_7_cast_reg_1229(14 downto 5) <= zext_ln70_7_cast_fu_343_p4(14 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln88_8_reg_1257 <= add_ln70_5_fu_394_p2(63 downto 5);
                    zext_ln70_6_cast_reg_1246(14 downto 5) <= zext_ln70_6_cast_fu_381_p4(14 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then
                trunc_ln97_8_reg_1268 <= add_ln70_4_fu_426_p2(63 downto 5);
            end if;
        end if;
    end process;
    zext_ln70_7_cast_reg_1229(4 downto 0) <= "00000";
    zext_ln70_7_cast_reg_1229(15) <= '1';
    zext_ln70_6_cast_reg_1246(4 downto 0) <= "00000";
    zext_ln70_6_cast_reg_1246(16 downto 15) <= "10";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage7_subdone, ap_block_pp0_stage5_subdone, ap_condition_exit_pp0_iter9_stage5, ap_idle_pp0_0to8, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to10, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to10 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter9_stage5) and (ap_idle_pp0_0to8 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    add_ln68_fu_294_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_1) + unsigned(ap_const_lv11_1));
    add_ln70_1_fu_534_p2 <= std_logic_vector(unsigned(zext_ln70_2_fu_530_p1) + unsigned(histogram_rows));
    add_ln70_2_fu_502_p2 <= std_logic_vector(unsigned(zext_ln70_3_fu_498_p1) + unsigned(histogram_rows));
    add_ln70_3_fu_464_p2 <= std_logic_vector(unsigned(zext_ln70_4_fu_460_p1) + unsigned(histogram_rows));
    add_ln70_4_fu_426_p2 <= std_logic_vector(unsigned(zext_ln70_5_fu_422_p1) + unsigned(histogram_rows));
    add_ln70_5_fu_394_p2 <= std_logic_vector(unsigned(zext_ln70_6_fu_390_p1) + unsigned(histogram_rows));
    add_ln70_6_fu_356_p2 <= std_logic_vector(unsigned(zext_ln70_7_fu_352_p1) + unsigned(histogram_rows));
    add_ln70_7_fu_322_p2 <= std_logic_vector(unsigned(zext_ln70_fu_318_p1) + unsigned(histogram_rows));
    add_ln70_fu_566_p2 <= std_logic_vector(unsigned(zext_ln70_1_fu_562_p1) + unsigned(histogram_rows));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_ARREADY, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state81_io)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state81_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_ARREADY, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state81_io)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state81_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage1_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state2_io, ap_block_state82_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state82_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state2_io, ap_block_state82_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state82_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage2_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state3_io, ap_block_state83_io)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state83_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state3_io, ap_block_state83_io)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state83_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_io)));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage3_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state4_io, ap_block_state84_io)
    begin
                ap_block_pp0_stage3_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state84_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state4_io, ap_block_state84_io)
    begin
                ap_block_pp0_stage3_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state84_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_io)));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage4_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state5_io, ap_block_state85_io)
    begin
                ap_block_pp0_stage4_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state85_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state5_io, ap_block_state85_io)
    begin
                ap_block_pp0_stage4_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state85_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_io)));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_01001_assign_proc : process(ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage5_01001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state6_io, ap_block_state86_io)
    begin
                ap_block_pp0_stage5_11001 <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state86_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state6_io, ap_block_state86_io)
    begin
                ap_block_pp0_stage5_subdone <= (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state86_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_io)));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_01001_assign_proc : process(ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage6_01001 <= ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0) or (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state7_io, ap_block_state79_io)
    begin
                ap_block_pp0_stage6_11001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state79_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0) or (m_axi_gmem0_RVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state7_io, ap_block_state79_io)
    begin
                ap_block_pp0_stage6_subdone <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state79_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0) or (m_axi_gmem0_RVALID = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_io)));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_01001_assign_proc : process(ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_pp0_stage7_01001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, ap_block_state8_io, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state80_io)
    begin
                ap_block_pp0_stage7_11001 <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state80_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, m_axi_gmem0_RVALID, ap_block_state8_io, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY, ap_block_state80_io)
    begin
                ap_block_pp0_stage7_subdone <= (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state80_io) or (s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (m_axi_gmem0_RVALID = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_io)));
    end process;

        ap_block_state10_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage7_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state2_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage7_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state3_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage7_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage7_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state4_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state4_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage5_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage6_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage7_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state5_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage4_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage5_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage6_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage7_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage3_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage4_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state6_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state6_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage5_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage6_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state72_pp0_stage7_iter8_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state72_pp0_stage7_iter8 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state73_pp0_stage0_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state73_pp0_stage0_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state74_pp0_stage1_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state74_pp0_stage1_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state75_pp0_stage2_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state75_pp0_stage2_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state76_pp0_stage3_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state76_pp0_stage3_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state77_pp0_stage4_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state77_pp0_stage4_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state78_pp0_stage5_iter9_assign_proc : process(m_axi_gmem0_RVALID)
    begin
                ap_block_state78_pp0_stage5_iter9 <= (m_axi_gmem0_RVALID = ap_const_logic_0);
    end process;


    ap_block_state79_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state79_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state79_pp0_stage6_iter9_assign_proc : process(m_axi_gmem0_RVALID, s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state79_pp0_stage6_iter9 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0) or (m_axi_gmem0_RVALID = ap_const_logic_0));
    end process;


    ap_block_state7_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state7_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state80_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state80_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state80_pp0_stage7_iter9_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state80_pp0_stage7_iter9 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state81_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state81_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state81_pp0_stage0_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state81_pp0_stage0_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state82_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state82_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state82_pp0_stage1_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state82_pp0_stage1_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state83_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state83_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state83_pp0_stage2_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state83_pp0_stage2_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state84_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state84_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state84_pp0_stage3_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state84_pp0_stage3_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state85_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state85_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state85_pp0_stage4_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state85_pp0_stage4_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state86_io_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state86_io <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state86_pp0_stage5_iter10_assign_proc : process(s_0_TREADY, s_1_TREADY, s_2_TREADY, s_3_TREADY, s_4_TREADY, s_5_TREADY, s_6_TREADY, s_7_TREADY)
    begin
                ap_block_state86_pp0_stage5_iter10 <= ((s_7_TREADY = ap_const_logic_0) or (s_6_TREADY = ap_const_logic_0) or (s_5_TREADY = ap_const_logic_0) or (s_4_TREADY = ap_const_logic_0) or (s_3_TREADY = ap_const_logic_0) or (s_2_TREADY = ap_const_logic_0) or (s_1_TREADY = ap_const_logic_0) or (s_0_TREADY = ap_const_logic_0));
    end process;


    ap_block_state8_io_assign_proc : process(m_axi_gmem0_ARREADY, icmp_ln68_reg_1212)
    begin
                ap_block_state8_io <= ((m_axi_gmem0_ARREADY = ap_const_logic_0) and (icmp_ln68_reg_1212 = ap_const_lv1_0));
    end process;

        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage7_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, icmp_ln68_reg_1212, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (icmp_ln68_reg_1212 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter9_stage5_assign_proc : process(ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage5, icmp_ln68_reg_1212_pp0_iter9_reg, ap_block_pp0_stage5_subdone)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln68_reg_1212_pp0_iter9_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
            ap_condition_exit_pp0_iter9_stage5 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter9_stage5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone) and (ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;

    ap_ext_blocking_cur_n <= (gmem0_blk_n_R and gmem0_blk_n_AR);
    ap_ext_blocking_n <= (ap_ext_blocking_cur_n and ap_const_logic_1);

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to8_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to10_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to10 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to10 <= ap_const_logic_0;
        end if; 
    end process;

    ap_int_blocking_n <= (ap_const_logic_1 and ap_const_logic_1);
    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage7;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_fu_124, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_j_1 <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_j_1 <= j_fu_124;
        end if; 
    end process;

    ap_str_blocking_cur_n <= (s_7_TDATA_blk_n and s_6_TDATA_blk_n and s_5_TDATA_blk_n and s_4_TDATA_blk_n and s_3_TDATA_blk_n and s_2_TDATA_blk_n and s_1_TDATA_blk_n and s_0_TDATA_blk_n);
    ap_str_blocking_n <= (ap_str_blocking_cur_n and ap_const_logic_1);

    gmem0_blk_n_AR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, m_axi_gmem0_ARREADY, icmp_ln68_reg_1212, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln68_reg_1212 = ap_const_lv1_0)))) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem0_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage7, m_axi_gmem0_RVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)))) then 
            gmem0_blk_n_R <= m_axi_gmem0_RVALID;
        else 
            gmem0_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    icmp_ln68_fu_300_p2 <= "1" when (ap_sig_allocacmp_j_1 = ap_const_lv11_400) else "0";

    m_axi_gmem0_ARADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln68_reg_1212, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, sext_ln70_fu_361_p1, sext_ln79_fu_399_p1, sext_ln88_fu_431_p1, sext_ln97_fu_469_p1, sext_ln106_fu_507_p1, sext_ln115_fu_539_p1, sext_ln124_fu_571_p1, sext_ln133_fu_591_p1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem0_ARADDR <= sext_ln133_fu_591_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln124_fu_571_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln115_fu_539_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln106_fu_507_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln97_fu_469_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln88_fu_431_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln79_fu_399_p1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0))) then 
            m_axi_gmem0_ARADDR <= sext_ln70_fu_361_p1;
        else 
            m_axi_gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem0_ARBURST <= ap_const_lv2_0;
    m_axi_gmem0_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem0_ARID <= ap_const_lv1_0;
    m_axi_gmem0_ARLEN <= ap_const_lv32_1;
    m_axi_gmem0_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem0_ARPROT <= ap_const_lv3_0;
    m_axi_gmem0_ARQOS <= ap_const_lv4_0;
    m_axi_gmem0_ARREGION <= ap_const_lv4_0;
    m_axi_gmem0_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem0_ARUSER <= ap_const_lv1_0;

    m_axi_gmem0_ARVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage7, icmp_ln68_reg_1212, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln68_reg_1212 = ap_const_lv1_0)))) then 
            m_axi_gmem0_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_AWADDR <= ap_const_lv64_0;
    m_axi_gmem0_AWBURST <= ap_const_lv2_0;
    m_axi_gmem0_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem0_AWID <= ap_const_lv1_0;
    m_axi_gmem0_AWLEN <= ap_const_lv32_0;
    m_axi_gmem0_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem0_AWPROT <= ap_const_lv3_0;
    m_axi_gmem0_AWQOS <= ap_const_lv4_0;
    m_axi_gmem0_AWREGION <= ap_const_lv4_0;
    m_axi_gmem0_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem0_AWUSER <= ap_const_lv1_0;
    m_axi_gmem0_AWVALID <= ap_const_logic_0;
    m_axi_gmem0_BREADY <= ap_const_logic_0;

    m_axi_gmem0_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)))) then 
            m_axi_gmem0_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem0_WDATA <= ap_const_lv256_lc_1;
    m_axi_gmem0_WID <= ap_const_lv1_0;
    m_axi_gmem0_WLAST <= ap_const_logic_0;
    m_axi_gmem0_WSTRB <= ap_const_lv32_0;
    m_axi_gmem0_WUSER <= ap_const_lv1_0;
    m_axi_gmem0_WVALID <= ap_const_logic_0;

    s_0_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln70_1_reg_1323, p_s_reg_1328, p_1_reg_1333_pp0_iter9_reg, p_2_reg_1338_pp0_iter9_reg, p_3_reg_1343_pp0_iter9_reg, p_4_reg_1348_pp0_iter9_reg, p_5_reg_1353_pp0_iter9_reg, p_6_reg_1358_pp0_iter9_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_0_TDATA <= p_6_reg_1358_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_0_TDATA <= p_5_reg_1353_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_0_TDATA <= p_4_reg_1348_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_0_TDATA <= p_3_reg_1343_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_0_TDATA <= p_2_reg_1338_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_0_TDATA <= p_1_reg_1333_pp0_iter9_reg;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_0_TDATA <= p_s_reg_1328;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_0_TDATA <= trunc_ln70_1_reg_1323;
        else 
            s_0_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_0_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_0_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_0_TDATA_blk_n <= s_0_TREADY;
        else 
            s_0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_0_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_0_TVALID <= ap_const_logic_1;
        else 
            s_0_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_1_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln79_reg_1363, p_7_reg_1368, p_8_reg_1373, p_9_reg_1378_pp0_iter10_reg, p_10_reg_1383_pp0_iter10_reg, p_11_reg_1388_pp0_iter10_reg, p_12_reg_1393_pp0_iter10_reg, p_13_reg_1398_pp0_iter10_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_1_TDATA <= p_13_reg_1398_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_1_TDATA <= p_12_reg_1393_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_1_TDATA <= p_11_reg_1388_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_1_TDATA <= p_10_reg_1383_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_1_TDATA <= p_9_reg_1378_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_1_TDATA <= p_8_reg_1373;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_1_TDATA <= p_7_reg_1368;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_1_TDATA <= trunc_ln79_reg_1363;
        else 
            s_1_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_1_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_1_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_1_TDATA_blk_n <= s_1_TREADY;
        else 
            s_1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_1_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_1_TVALID <= ap_const_logic_1;
        else 
            s_1_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_2_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln88_reg_1403, p_14_reg_1408, p_15_reg_1413, p_16_reg_1418, p_17_reg_1423_pp0_iter10_reg, p_18_reg_1428_pp0_iter10_reg, p_19_reg_1433_pp0_iter10_reg, p_20_reg_1438_pp0_iter10_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_2_TDATA <= p_20_reg_1438_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_2_TDATA <= p_19_reg_1433_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_2_TDATA <= p_18_reg_1428_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_2_TDATA <= p_17_reg_1423_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_2_TDATA <= p_16_reg_1418;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_2_TDATA <= p_15_reg_1413;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_2_TDATA <= p_14_reg_1408;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_2_TDATA <= trunc_ln88_reg_1403;
        else 
            s_2_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_2_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_2_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_2_TDATA_blk_n <= s_2_TREADY;
        else 
            s_2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_2_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_2_TVALID <= ap_const_logic_1;
        else 
            s_2_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_3_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln97_reg_1443, p_21_reg_1448, p_22_reg_1453, p_23_reg_1458, p_24_reg_1463, p_25_reg_1468_pp0_iter10_reg, p_26_reg_1473_pp0_iter10_reg, p_27_reg_1478_pp0_iter10_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_3_TDATA <= p_27_reg_1478_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_3_TDATA <= p_26_reg_1473_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_3_TDATA <= p_25_reg_1468_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_3_TDATA <= p_24_reg_1463;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_3_TDATA <= p_23_reg_1458;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_3_TDATA <= p_22_reg_1453;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_3_TDATA <= p_21_reg_1448;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_3_TDATA <= trunc_ln97_reg_1443;
        else 
            s_3_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_3_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_3_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_3_TDATA_blk_n <= s_3_TREADY;
        else 
            s_3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_3_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_3_TVALID <= ap_const_logic_1;
        else 
            s_3_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_4_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln106_reg_1483, p_28_reg_1488, p_29_reg_1493, p_30_reg_1498, p_31_reg_1503, p_32_reg_1508, p_33_reg_1513_pp0_iter10_reg, p_34_reg_1518_pp0_iter10_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_4_TDATA <= p_34_reg_1518_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_4_TDATA <= p_33_reg_1513_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_4_TDATA <= p_32_reg_1508;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_4_TDATA <= p_31_reg_1503;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_4_TDATA <= p_30_reg_1498;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_4_TDATA <= p_29_reg_1493;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_4_TDATA <= p_28_reg_1488;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_4_TDATA <= trunc_ln106_reg_1483;
        else 
            s_4_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_4_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_4_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_4_TDATA_blk_n <= s_4_TREADY;
        else 
            s_4_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_4_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_4_TVALID <= ap_const_logic_1;
        else 
            s_4_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_5_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln115_reg_1523, p_35_reg_1528, p_36_reg_1533, p_37_reg_1538, p_38_reg_1543, p_39_reg_1548, p_40_reg_1553, p_41_reg_1558_pp0_iter10_reg, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_5_TDATA <= p_41_reg_1558_pp0_iter10_reg;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_5_TDATA <= p_40_reg_1553;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_5_TDATA <= p_39_reg_1548;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_5_TDATA <= p_38_reg_1543;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_5_TDATA <= p_37_reg_1538;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_5_TDATA <= p_36_reg_1533;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_5_TDATA <= p_35_reg_1528;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_5_TDATA <= trunc_ln115_reg_1523;
        else 
            s_5_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_5_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_5_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_5_TDATA_blk_n <= s_5_TREADY;
        else 
            s_5_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_5_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_5_TVALID <= ap_const_logic_1;
        else 
            s_5_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_6_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, trunc_ln124_reg_1563, p_42_reg_1568, p_43_reg_1573, p_44_reg_1578, p_45_reg_1583, p_46_reg_1588, p_47_reg_1593, p_48_reg_1598, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_6_TDATA <= p_48_reg_1598;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_6_TDATA <= p_47_reg_1593;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_6_TDATA <= p_46_reg_1588;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_6_TDATA <= p_45_reg_1583;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_6_TDATA <= p_44_reg_1578;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_6_TDATA <= p_43_reg_1573;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_6_TDATA <= p_42_reg_1568;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_6_TDATA <= trunc_ln124_reg_1563;
        else 
            s_6_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_6_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_6_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_6_TDATA_blk_n <= s_6_TREADY;
        else 
            s_6_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_6_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_6_TVALID <= ap_const_logic_1;
        else 
            s_6_TVALID <= ap_const_logic_0;
        end if; 
    end process;


    s_7_TDATA_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, p_49_reg_1603, p_50_reg_1608, p_51_reg_1613, p_52_reg_1618, p_53_reg_1623, p_54_reg_1628, p_0_reg_1633, ap_block_pp0_stage6_01001, ap_block_pp0_stage7_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage4_01001, ap_block_pp0_stage5_01001, trunc_ln133_fu_1119_p1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_01001))) then 
            s_7_TDATA <= p_0_reg_1633;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_01001))) then 
            s_7_TDATA <= p_54_reg_1628;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then 
            s_7_TDATA <= p_53_reg_1623;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then 
            s_7_TDATA <= p_52_reg_1618;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then 
            s_7_TDATA <= p_51_reg_1613;
        elsif (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then 
            s_7_TDATA <= p_50_reg_1608;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_01001))) then 
            s_7_TDATA <= p_49_reg_1603;
        elsif (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_01001))) then 
            s_7_TDATA <= trunc_ln133_fu_1119_p1;
        else 
            s_7_TDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    s_7_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, s_7_TREADY, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6)))) then 
            s_7_TDATA_blk_n <= s_7_TREADY;
        else 
            s_7_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_7_TVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001)) or ((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001)))) then 
            s_7_TVALID <= ap_const_logic_1;
        else 
            s_7_TVALID <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln106_fu_507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln106_8_reg_1279),64));

        sext_ln115_fu_539_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln115_8_reg_1290),64));

        sext_ln124_fu_571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln124_8_reg_1301),64));

        sext_ln133_fu_591_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln133_8_reg_1312),64));

        sext_ln70_1_fu_559_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln70_7_cast_reg_1229),18));

        sext_ln70_2_fu_527_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln70_6_cast_reg_1246),18));

        sext_ln70_3_fu_419_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(zext_ln70_7_cast_reg_1229),17));

        sext_ln70_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln70_8_reg_1224),64));

        sext_ln79_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln79_8_reg_1241),64));

        sext_ln88_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln88_8_reg_1257),64));

        sext_ln97_fu_469_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln97_8_reg_1268),64));

    shl_ln_fu_310_p3 <= (trunc_ln70_fu_306_p1 & ap_const_lv5_0);
    trunc_ln106_fu_897_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln115_fu_971_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln124_fu_1045_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln133_fu_1119_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln70_1_fu_601_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln70_fu_306_p1 <= ap_sig_allocacmp_j_1(10 - 1 downto 0);
    trunc_ln79_fu_675_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln88_fu_749_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    trunc_ln97_fu_823_p1 <= m_axi_gmem0_RDATA(32 - 1 downto 0);
    zext_ln70_1_fu_562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln70_1_fu_559_p1),64));
    zext_ln70_2_fu_530_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln70_2_fu_527_p1),64));
    zext_ln70_3_cast_fu_489_p4 <= ((ap_const_lv3_5 & trunc_ln70_reg_1216) & ap_const_lv5_0);
    zext_ln70_3_fu_498_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln70_3_cast_fu_489_p4),64));
    zext_ln70_4_cast_fu_451_p4 <= ((ap_const_lv3_4 & trunc_ln70_reg_1216) & ap_const_lv5_0);
    zext_ln70_4_fu_460_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln70_4_cast_fu_451_p4),64));
    zext_ln70_5_fu_422_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln70_3_fu_419_p1),64));
    zext_ln70_6_cast_fu_381_p4 <= ((ap_const_lv2_2 & trunc_ln70_reg_1216) & ap_const_lv5_0);
    zext_ln70_6_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln70_6_cast_fu_381_p4),64));
    zext_ln70_7_cast_fu_343_p4 <= ((ap_const_lv1_1 & trunc_ln70_reg_1216) & ap_const_lv5_0);
    zext_ln70_7_fu_352_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln70_7_cast_fu_343_p4),64));
    zext_ln70_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_310_p3),64));
end behav;
