

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_rms_norm_loop1'
================================================================
* Date:           Tue Oct 14 10:11:53 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   147463|   147463|  1.475 ms|  1.475 ms|  147463|  147463|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- rms_norm_loop1  |   147461|   147461|         9|          3|          1|  49152|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 3, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_sq = alloca i32 1"   --->   Operation 12 'alloca' 'sum_sq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %sum_sq"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i129"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_5 = load i16 %i" [activation_accelerator.cpp:174]   --->   Operation 17 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.10ns)   --->   "%icmp_ln174 = icmp_eq  i16 %i_5, i16 49152" [activation_accelerator.cpp:174]   --->   Operation 19 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 49152, i64 49152, i64 49152"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%add_ln174 = add i16 %i_5, i16 1" [activation_accelerator.cpp:174]   --->   Operation 21 'add' 'add_ln174' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc.i129.split, void %for.end.i.exitStub" [activation_accelerator.cpp:174]   --->   Operation 22 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_16_cast = zext i16 %i_5" [activation_accelerator.cpp:174]   --->   Operation 23 'zext' 'i_16_cast' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_16_cast" [activation_accelerator.cpp:175]   --->   Operation 24 'getelementptr' 'x_addr' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:175]   --->   Operation 25 'load' 'x_load' <Predicate = (!icmp_ln174)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln174 = store i16 %add_ln174, i16 %i" [activation_accelerator.cpp:174]   --->   Operation 26 'store' 'store_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 27 [1/2] (1.23ns)   --->   "%x_load = load i16 %x_addr" [activation_accelerator.cpp:175]   --->   Operation 27 'load' 'x_load' <Predicate = (!icmp_ln174)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 28 [3/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %x_load, i32 %x_load" [activation_accelerator.cpp:175]   --->   Operation 28 'fmul' 'mul_i2' <Predicate = (!icmp_ln174)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 29 [2/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %x_load, i32 %x_load" [activation_accelerator.cpp:175]   --->   Operation 29 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 30 [1/3] (7.01ns)   --->   "%mul_i2 = fmul i32 %x_load, i32 %x_load" [activation_accelerator.cpp:175]   --->   Operation 30 'fmul' 'mul_i2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%sum_sq_load = load i32 %sum_sq" [activation_accelerator.cpp:175]   --->   Operation 31 'load' 'sum_sq_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [4/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:175]   --->   Operation 32 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%sum_sq_load_1 = load i32 %sum_sq"   --->   Operation 39 'load' 'sum_sq_load_1' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %sum_sq_out, i32 %sum_sq_load_1"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 33 [3/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:175]   --->   Operation 33 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 34 [2/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:175]   --->   Operation 34 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln172 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [activation_accelerator.cpp:172]   --->   Operation 35 'specloopname' 'specloopname_ln172' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/4] (6.43ns)   --->   "%sum_sq_1 = fadd i32 %sum_sq_load, i32 %mul_i2" [activation_accelerator.cpp:175]   --->   Operation 36 'fadd' 'sum_sq_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln174 = store i32 %sum_sq_1, i32 %sum_sq" [activation_accelerator.cpp:174]   --->   Operation 37 'store' 'store_ln174' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.inc.i129" [activation_accelerator.cpp:174]   --->   Operation 38 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:174) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln174', activation_accelerator.cpp:174) [13]  (0.853 ns)
	'store' operation ('store_ln174', activation_accelerator.cpp:174) of variable 'add_ln174', activation_accelerator.cpp:174 on local variable 'i' [23]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:175) on array 'x' [20]  (1.24 ns)

 <State 3>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:175) [21]  (7.02 ns)

 <State 4>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:175) [21]  (7.02 ns)

 <State 5>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i2', activation_accelerator.cpp:175) [21]  (7.02 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'load' operation ('sum_sq_load', activation_accelerator.cpp:175) on local variable 'sum_sq' [16]  (0 ns)
	'fadd' operation ('sum_sq', activation_accelerator.cpp:175) [22]  (6.44 ns)

 <State 7>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:175) [22]  (6.44 ns)

 <State 8>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:175) [22]  (6.44 ns)

 <State 9>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('sum_sq', activation_accelerator.cpp:175) [22]  (6.44 ns)
	'store' operation ('store_ln174', activation_accelerator.cpp:174) of variable 'sum_sq', activation_accelerator.cpp:175 on local variable 'sum_sq' [24]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
