// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="iq_gen_iq_gen,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=1.818000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.032625,HLS_SYN_LAT=67108930,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=212,HLS_SYN_LUT=913,HLS_VERSION=2021_1}" *)

module iq_gen (
// synthesis translate_off
    kernel_block,
// synthesis translate_on
        ap_clk,
        ap_rst_n,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY,
        out_r_TKEEP,
        out_r_TSTRB,
        out_r_TUSER,
        out_r_TLAST,
        i_out_TDATA,
        i_out_TVALID,
        i_out_TREADY,
        i_out_TKEEP,
        i_out_TSTRB,
        i_out_TLAST,
        q_out_TDATA,
        q_out_TVALID,
        q_out_TREADY,
        q_out_TKEEP,
        q_out_TSTRB,
        q_out_TLAST,
        phase_TDATA,
        phase_TVALID,
        phase_TREADY,
        phase_TKEEP,
        phase_TSTRB,
        phase_TUSER,
        phase_TLAST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_pp0_stage0 = 5'd4;
parameter    ap_ST_fsm_pp0_stage1 = 5'd8;
parameter    ap_ST_fsm_state6 = 5'd16;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

// synthesis translate_off
output kernel_block;
// synthesis translate_on
input   ap_clk;
input   ap_rst_n;
output  [255:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;
output  [31:0] out_r_TKEEP;
output  [31:0] out_r_TSTRB;
output  [7:0] out_r_TUSER;
output  [0:0] out_r_TLAST;
output  [127:0] i_out_TDATA;
output   i_out_TVALID;
input   i_out_TREADY;
output  [15:0] i_out_TKEEP;
output  [15:0] i_out_TSTRB;
output  [0:0] i_out_TLAST;
output  [127:0] q_out_TDATA;
output   q_out_TVALID;
input   q_out_TREADY;
output  [15:0] q_out_TKEEP;
output  [15:0] q_out_TSTRB;
output  [0:0] q_out_TLAST;
output  [63:0] phase_TDATA;
output   phase_TVALID;
input   phase_TREADY;
output  [7:0] phase_TKEEP;
output  [7:0] phase_TSTRB;
output  [15:0] phase_TUSER;
output  [0:0] phase_TLAST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire   [26:0] max;
wire    run;
reg    out_r_TDATA_blk_n;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1;
reg    ap_enable_reg_pp0_iter1;
reg    i_out_TDATA_blk_n;
reg    q_out_TDATA_blk_n;
reg    phase_TDATA_blk_n;
reg   [25:0] i_V2_reg_264;
reg   [25:0] tmp_2_reg_758;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln17_1_fu_290_p2;
wire    ap_CS_fsm_state2;
wire   [26:0] cy_fu_295_p3;
reg   [26:0] cy_reg_768;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state3_io;
reg    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state5_io;
reg    ap_block_pp0_stage0_11001;
wire   [255:0] zext_ln392_fu_401_p1;
wire   [14:0] empty_fu_406_p1;
reg   [14:0] empty_reg_778;
wire   [8:0] ptmp_user_V_fu_414_p3;
reg   [8:0] ptmp_user_V_reg_783;
wire   [63:0] p_Result_1_3_fu_422_p9;
wire   [127:0] tmp2_data_V_3_7_fu_475_p10;
wire   [7:0] tmp_user_V_fu_503_p3;
reg   [7:0] tmp_user_V_reg_799;
wire   [15:0] zext_ln22_fu_512_p1;
wire   [25:0] i_V_fu_517_p2;
reg   [25:0] i_V_reg_810;
wire   [255:0] zext_ln392_1_fu_633_p1;
reg    ap_block_state4_pp0_stage1_iter0;
reg    ap_block_state4_io;
reg    ap_block_pp0_stage1_11001;
wire   [63:0] p_Result_4_3_fu_644_p5;
wire   [127:0] p_Result_6_7_fu_689_p10;
wire   [7:0] tmp_user_V_1_fu_713_p2;
wire   [15:0] zext_ln22_1_fu_724_p1;
wire   [0:0] tmp_last_V_fu_729_p2;
wire   [0:0] ptmp_last_V_fu_738_p2;
wire   [0:0] icmp_ln17_fu_745_p2;
reg   [0:0] icmp_ln17_reg_854;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_block_pp0_stage0_subdone;
reg   [25:0] ap_phi_mux_i_V2_phi_fu_268_p4;
reg    ap_block_pp0_stage0_01001;
reg    ap_block_pp0_stage1_01001;
wire   [29:0] mul3_fu_303_p3;
wire   [29:0] or_ln26_fu_315_p2;
wire   [29:0] or_ln26_1_fu_325_p2;
wire   [29:0] or_ln26_2_fu_335_p2;
wire   [29:0] or_ln26_3_fu_345_p2;
wire   [29:0] or_ln26_4_fu_355_p2;
wire   [29:0] or_ln26_5_fu_365_p2;
wire   [29:0] or_ln26_6_fu_375_p2;
wire   [31:0] zext_ln26_6_fu_371_p1;
wire   [31:0] zext_ln26_5_fu_361_p1;
wire   [31:0] zext_ln26_4_fu_351_p1;
wire   [31:0] zext_ln26_3_fu_341_p1;
wire   [31:0] zext_ln26_2_fu_331_p1;
wire   [31:0] zext_ln26_1_fu_321_p1;
wire   [31:0] zext_ln26_fu_311_p1;
wire   [253:0] tmp_1_fu_381_p9;
wire   [7:0] trunc_ln392_fu_410_p1;
wire   [15:0] trunc_ln674_7_fu_471_p1;
wire   [15:0] trunc_ln674_6_fu_467_p1;
wire   [15:0] trunc_ln674_5_fu_463_p1;
wire   [15:0] trunc_ln674_4_fu_459_p1;
wire   [15:0] trunc_ln674_3_fu_455_p1;
wire   [15:0] trunc_ln674_2_fu_451_p1;
wire   [15:0] trunc_ln674_1_fu_447_p1;
wire   [11:0] trunc_ln674_fu_443_p1;
wire   [6:0] trunc_ln24_fu_499_p1;
wire   [26:0] cy1_fu_530_p2;
wire   [29:0] mul_fu_535_p3;
wire   [29:0] or_ln43_fu_547_p2;
wire   [29:0] or_ln43_1_fu_557_p2;
wire   [29:0] or_ln43_2_fu_567_p2;
wire   [29:0] or_ln43_3_fu_577_p2;
wire   [29:0] or_ln43_4_fu_587_p2;
wire   [29:0] or_ln43_5_fu_597_p2;
wire   [29:0] or_ln43_6_fu_607_p2;
wire   [31:0] zext_ln43_6_fu_603_p1;
wire   [31:0] zext_ln43_5_fu_593_p1;
wire   [31:0] zext_ln43_4_fu_583_p1;
wire   [31:0] zext_ln43_3_fu_573_p1;
wire   [31:0] zext_ln43_2_fu_563_p1;
wire   [31:0] zext_ln43_1_fu_553_p1;
wire   [31:0] zext_ln43_fu_543_p1;
wire   [253:0] tmp_5_fu_613_p9;
wire   [15:0] tmp_18_trunc_fu_523_p3;
wire   [15:0] tmp_trunc37_fu_638_p2;
wire   [15:0] trunc_ln674_15_fu_685_p1;
wire   [15:0] trunc_ln674_14_fu_681_p1;
wire   [15:0] trunc_ln674_13_fu_677_p1;
wire   [15:0] trunc_ln674_12_fu_673_p1;
wire   [15:0] trunc_ln674_11_fu_669_p1;
wire   [15:0] trunc_ln674_10_fu_665_p1;
wire   [15:0] trunc_ln674_9_fu_661_p1;
wire   [12:0] trunc_ln674_8_fu_657_p1;
wire   [8:0] ptmp_user_V_1_fu_719_p2;
reg   [4:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state6_blk;
wire    regslice_both_out_V_data_V_U_apdone_blk;
wire    regslice_both_i_out_V_data_V_U_apdone_blk;
wire    regslice_both_q_out_V_data_V_U_apdone_blk;
wire    regslice_both_phase_V_data_V_U_apdone_blk;
reg    ap_block_state6;
wire    ap_CS_fsm_state6;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg   [255:0] out_r_TDATA_int_regslice;
reg    out_r_TVALID_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_V_data_V_U_vld_out;
wire    regslice_both_out_V_keep_V_U_apdone_blk;
wire    regslice_both_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_V_keep_V_U_vld_out;
wire    regslice_both_out_V_strb_V_U_apdone_blk;
wire    regslice_both_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_V_strb_V_U_vld_out;
wire    regslice_both_out_V_user_V_U_apdone_blk;
reg   [7:0] out_r_TUSER_int_regslice;
wire    regslice_both_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_out_V_user_V_U_vld_out;
wire    regslice_both_out_V_last_V_U_apdone_blk;
reg   [0:0] out_r_TLAST_int_regslice;
wire    regslice_both_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_V_last_V_U_vld_out;
reg   [127:0] i_out_TDATA_int_regslice;
reg    i_out_TVALID_int_regslice;
wire    i_out_TREADY_int_regslice;
wire    regslice_both_i_out_V_data_V_U_vld_out;
wire    regslice_both_i_out_V_keep_V_U_apdone_blk;
wire    regslice_both_i_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_i_out_V_keep_V_U_vld_out;
wire    regslice_both_i_out_V_strb_V_U_apdone_blk;
wire    regslice_both_i_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_i_out_V_strb_V_U_vld_out;
wire    regslice_both_i_out_V_last_V_U_apdone_blk;
reg   [0:0] i_out_TLAST_int_regslice;
wire    regslice_both_i_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_i_out_V_last_V_U_vld_out;
reg   [127:0] q_out_TDATA_int_regslice;
reg    q_out_TVALID_int_regslice;
wire    q_out_TREADY_int_regslice;
wire    regslice_both_q_out_V_data_V_U_vld_out;
wire    regslice_both_q_out_V_keep_V_U_apdone_blk;
wire    regslice_both_q_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_q_out_V_keep_V_U_vld_out;
wire    regslice_both_q_out_V_strb_V_U_apdone_blk;
wire    regslice_both_q_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_q_out_V_strb_V_U_vld_out;
wire    regslice_both_q_out_V_last_V_U_apdone_blk;
reg   [0:0] q_out_TLAST_int_regslice;
wire    regslice_both_q_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_q_out_V_last_V_U_vld_out;
reg   [63:0] phase_TDATA_int_regslice;
reg    phase_TVALID_int_regslice;
wire    phase_TREADY_int_regslice;
wire    regslice_both_phase_V_data_V_U_vld_out;
wire    regslice_both_phase_V_keep_V_U_apdone_blk;
wire    regslice_both_phase_V_keep_V_U_ack_in_dummy;
wire    regslice_both_phase_V_keep_V_U_vld_out;
wire    regslice_both_phase_V_strb_V_U_apdone_blk;
wire    regslice_both_phase_V_strb_V_U_ack_in_dummy;
wire    regslice_both_phase_V_strb_V_U_vld_out;
wire    regslice_both_phase_V_user_V_U_apdone_blk;
reg   [15:0] phase_TUSER_int_regslice;
wire    regslice_both_phase_V_user_V_U_ack_in_dummy;
wire    regslice_both_phase_V_user_V_U_vld_out;
wire    regslice_both_phase_V_last_V_U_apdone_blk;
reg   [0:0] phase_TLAST_int_regslice;
wire    regslice_both_phase_V_last_V_U_ack_in_dummy;
wire    regslice_both_phase_V_last_V_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

iq_gen_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .max(max),
    .run(run)
);

iq_gen_regslice_both #(
    .DataWidth( 256 ))
regslice_both_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_V_data_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_data_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(32'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_keep_V_U_ack_in_dummy),
    .data_out(out_r_TKEEP),
    .vld_out(regslice_both_out_V_keep_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_keep_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(32'd0),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_strb_V_U_ack_in_dummy),
    .data_out(out_r_TSTRB),
    .vld_out(regslice_both_out_V_strb_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_strb_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TUSER_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_user_V_U_ack_in_dummy),
    .data_out(out_r_TUSER),
    .vld_out(regslice_both_out_V_user_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_user_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TLAST_int_regslice),
    .vld_in(out_r_TVALID_int_regslice),
    .ack_in(regslice_both_out_V_last_V_U_ack_in_dummy),
    .data_out(out_r_TLAST),
    .vld_out(regslice_both_out_V_last_V_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_V_last_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 128 ))
regslice_both_i_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_out_TDATA_int_regslice),
    .vld_in(i_out_TVALID_int_regslice),
    .ack_in(i_out_TREADY_int_regslice),
    .data_out(i_out_TDATA),
    .vld_out(regslice_both_i_out_V_data_V_U_vld_out),
    .ack_out(i_out_TREADY),
    .apdone_blk(regslice_both_i_out_V_data_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 16 ))
regslice_both_i_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(16'd0),
    .vld_in(i_out_TVALID_int_regslice),
    .ack_in(regslice_both_i_out_V_keep_V_U_ack_in_dummy),
    .data_out(i_out_TKEEP),
    .vld_out(regslice_both_i_out_V_keep_V_U_vld_out),
    .ack_out(i_out_TREADY),
    .apdone_blk(regslice_both_i_out_V_keep_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 16 ))
regslice_both_i_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(16'd0),
    .vld_in(i_out_TVALID_int_regslice),
    .ack_in(regslice_both_i_out_V_strb_V_U_ack_in_dummy),
    .data_out(i_out_TSTRB),
    .vld_out(regslice_both_i_out_V_strb_V_U_vld_out),
    .ack_out(i_out_TREADY),
    .apdone_blk(regslice_both_i_out_V_strb_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_i_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(i_out_TLAST_int_regslice),
    .vld_in(i_out_TVALID_int_regslice),
    .ack_in(regslice_both_i_out_V_last_V_U_ack_in_dummy),
    .data_out(i_out_TLAST),
    .vld_out(regslice_both_i_out_V_last_V_U_vld_out),
    .ack_out(i_out_TREADY),
    .apdone_blk(regslice_both_i_out_V_last_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 128 ))
regslice_both_q_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(q_out_TDATA_int_regslice),
    .vld_in(q_out_TVALID_int_regslice),
    .ack_in(q_out_TREADY_int_regslice),
    .data_out(q_out_TDATA),
    .vld_out(regslice_both_q_out_V_data_V_U_vld_out),
    .ack_out(q_out_TREADY),
    .apdone_blk(regslice_both_q_out_V_data_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 16 ))
regslice_both_q_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(16'd0),
    .vld_in(q_out_TVALID_int_regslice),
    .ack_in(regslice_both_q_out_V_keep_V_U_ack_in_dummy),
    .data_out(q_out_TKEEP),
    .vld_out(regslice_both_q_out_V_keep_V_U_vld_out),
    .ack_out(q_out_TREADY),
    .apdone_blk(regslice_both_q_out_V_keep_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 16 ))
regslice_both_q_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(16'd0),
    .vld_in(q_out_TVALID_int_regslice),
    .ack_in(regslice_both_q_out_V_strb_V_U_ack_in_dummy),
    .data_out(q_out_TSTRB),
    .vld_out(regslice_both_q_out_V_strb_V_U_vld_out),
    .ack_out(q_out_TREADY),
    .apdone_blk(regslice_both_q_out_V_strb_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_q_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(q_out_TLAST_int_regslice),
    .vld_in(q_out_TVALID_int_regslice),
    .ack_in(regslice_both_q_out_V_last_V_U_ack_in_dummy),
    .data_out(q_out_TLAST),
    .vld_out(regslice_both_q_out_V_last_V_U_vld_out),
    .ack_out(q_out_TREADY),
    .apdone_blk(regslice_both_q_out_V_last_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 64 ))
regslice_both_phase_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase_TDATA_int_regslice),
    .vld_in(phase_TVALID_int_regslice),
    .ack_in(phase_TREADY_int_regslice),
    .data_out(phase_TDATA),
    .vld_out(regslice_both_phase_V_data_V_U_vld_out),
    .ack_out(phase_TREADY),
    .apdone_blk(regslice_both_phase_V_data_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_phase_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(phase_TVALID_int_regslice),
    .ack_in(regslice_both_phase_V_keep_V_U_ack_in_dummy),
    .data_out(phase_TKEEP),
    .vld_out(regslice_both_phase_V_keep_V_U_vld_out),
    .ack_out(phase_TREADY),
    .apdone_blk(regslice_both_phase_V_keep_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 8 ))
regslice_both_phase_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(8'd0),
    .vld_in(phase_TVALID_int_regslice),
    .ack_in(regslice_both_phase_V_strb_V_U_ack_in_dummy),
    .data_out(phase_TSTRB),
    .vld_out(regslice_both_phase_V_strb_V_U_vld_out),
    .ack_out(phase_TREADY),
    .apdone_blk(regslice_both_phase_V_strb_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 16 ))
regslice_both_phase_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase_TUSER_int_regslice),
    .vld_in(phase_TVALID_int_regslice),
    .ack_in(regslice_both_phase_V_user_V_U_ack_in_dummy),
    .data_out(phase_TUSER),
    .vld_out(regslice_both_phase_V_user_V_U_vld_out),
    .ack_out(phase_TREADY),
    .apdone_blk(regslice_both_phase_V_user_V_U_apdone_blk)
);

iq_gen_regslice_both #(
    .DataWidth( 1 ))
regslice_both_phase_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(phase_TLAST_int_regslice),
    .vld_in(phase_TVALID_int_regslice),
    .ack_in(regslice_both_phase_V_last_V_U_ack_in_dummy),
    .data_out(phase_TLAST),
    .vld_out(regslice_both_phase_V_last_V_U_vld_out),
    .ack_out(phase_TREADY),
    .apdone_blk(regslice_both_phase_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln17_1_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((icmp_ln17_1_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln17_1_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_V2_reg_264 <= 26'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_854 == 1'd0))) begin
        i_V2_reg_264 <= i_V_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cy_reg_768[26 : 1] <= cy_fu_295_p3[26 : 1];
        empty_reg_778 <= empty_fu_406_p1;
        ptmp_user_V_reg_783[8 : 1] <= ptmp_user_V_fu_414_p3[8 : 1];
        tmp_user_V_reg_799[7 : 1] <= tmp_user_V_fu_503_p3[7 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_V_reg_810 <= i_V_fu_517_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        icmp_ln17_reg_854 <= icmp_ln17_fu_745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_2_reg_758 <= {{max[26:1]}};
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_phase_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_q_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_i_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_V_data_V_U_apdone_blk == 1'b1))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1) & (icmp_ln17_fu_745_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln17_reg_854 == 1'd0))) begin
        ap_phi_mux_i_V2_phi_fu_268_p4 = i_V_reg_810;
    end else begin
        ap_phi_mux_i_V2_phi_fu_268_p4 = i_V2_reg_264;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_out_TDATA_blk_n = i_out_TREADY_int_regslice;
    end else begin
        i_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            i_out_TDATA_int_regslice = p_Result_6_7_fu_689_p10;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_out_TDATA_int_regslice = tmp2_data_V_3_7_fu_475_p10;
        end else begin
            i_out_TDATA_int_regslice = 'bx;
        end
    end else begin
        i_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            i_out_TLAST_int_regslice = tmp_last_V_fu_729_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            i_out_TLAST_int_regslice = 1'd0;
        end else begin
            i_out_TLAST_int_regslice = 'bx;
        end
    end else begin
        i_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_out_TVALID_int_regslice = 1'b1;
    end else begin
        i_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_TDATA_blk_n = out_r_TREADY_int_regslice;
    end else begin
        out_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_TDATA_int_regslice = zext_ln392_1_fu_633_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_TDATA_int_regslice = zext_ln392_fu_401_p1;
        end else begin
            out_r_TDATA_int_regslice = 'bx;
        end
    end else begin
        out_r_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_TLAST_int_regslice = tmp_last_V_fu_729_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_TLAST_int_regslice = 1'd0;
        end else begin
            out_r_TLAST_int_regslice = 'bx;
        end
    end else begin
        out_r_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            out_r_TUSER_int_regslice = tmp_user_V_1_fu_713_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            out_r_TUSER_int_regslice = tmp_user_V_fu_503_p3;
        end else begin
            out_r_TUSER_int_regslice = 'bx;
        end
    end else begin
        out_r_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        out_r_TVALID_int_regslice = 1'b1;
    end else begin
        out_r_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        phase_TDATA_blk_n = phase_TREADY_int_regslice;
    end else begin
        phase_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            phase_TDATA_int_regslice = p_Result_4_3_fu_644_p5;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phase_TDATA_int_regslice = p_Result_1_3_fu_422_p9;
        end else begin
            phase_TDATA_int_regslice = 'bx;
        end
    end else begin
        phase_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            phase_TLAST_int_regslice = ptmp_last_V_fu_738_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phase_TLAST_int_regslice = 1'd0;
        end else begin
            phase_TLAST_int_regslice = 'bx;
        end
    end else begin
        phase_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            phase_TUSER_int_regslice = zext_ln22_1_fu_724_p1;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phase_TUSER_int_regslice = zext_ln22_fu_512_p1;
        end else begin
            phase_TUSER_int_regslice = 'bx;
        end
    end else begin
        phase_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        phase_TVALID_int_regslice = 1'b1;
    end else begin
        phase_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        q_out_TDATA_blk_n = q_out_TREADY_int_regslice;
    end else begin
        q_out_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            q_out_TDATA_int_regslice = p_Result_6_7_fu_689_p10;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            q_out_TDATA_int_regslice = tmp2_data_V_3_7_fu_475_p10;
        end else begin
            q_out_TDATA_int_regslice = 'bx;
        end
    end else begin
        q_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            q_out_TLAST_int_regslice = tmp_last_V_fu_729_p2;
        end else if (((1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            q_out_TLAST_int_regslice = 1'd0;
        end else begin
            q_out_TLAST_int_regslice = 'bx;
        end
    end else begin
        q_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        q_out_TVALID_int_regslice = 1'b1;
    end else begin
        q_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln17_1_fu_290_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((regslice_both_phase_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_q_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_i_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_V_data_V_U_apdone_blk == 1'b1)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5_io))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state5_io))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state3_io))));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0) | (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_state3_io = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage1_iter0 = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter1 = ((phase_TREADY_int_regslice == 1'b0) | (q_out_TREADY_int_regslice == 1'b0) | (i_out_TREADY_int_regslice == 1'b0) | (out_r_TREADY_int_regslice == 1'b0));
end

always @ (*) begin
    ap_block_state6 = ((regslice_both_phase_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_q_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_i_out_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_out_V_data_V_U_apdone_blk == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cy1_fu_530_p2 = (cy_reg_768 | 27'd1);

assign cy_fu_295_p3 = {{ap_phi_mux_i_V2_phi_fu_268_p4}, {1'd0}};

assign empty_fu_406_p1 = ap_phi_mux_i_V2_phi_fu_268_p4[14:0];

assign i_V_fu_517_p2 = (ap_phi_mux_i_V2_phi_fu_268_p4 + 26'd1);

assign i_out_TVALID = regslice_both_i_out_V_data_V_U_vld_out;

assign icmp_ln17_1_fu_290_p2 = ((tmp_2_reg_758 == 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln17_fu_745_p2 = ((i_V_reg_810 == tmp_2_reg_758) ? 1'b1 : 1'b0);

assign mul3_fu_303_p3 = {{ap_phi_mux_i_V2_phi_fu_268_p4}, {4'd0}};

assign mul_fu_535_p3 = {{cy1_fu_530_p2}, {3'd0}};

assign or_ln26_1_fu_325_p2 = (mul3_fu_303_p3 | 30'd2);

assign or_ln26_2_fu_335_p2 = (mul3_fu_303_p3 | 30'd3);

assign or_ln26_3_fu_345_p2 = (mul3_fu_303_p3 | 30'd4);

assign or_ln26_4_fu_355_p2 = (mul3_fu_303_p3 | 30'd5);

assign or_ln26_5_fu_365_p2 = (mul3_fu_303_p3 | 30'd6);

assign or_ln26_6_fu_375_p2 = (mul3_fu_303_p3 | 30'd7);

assign or_ln26_fu_315_p2 = (mul3_fu_303_p3 | 30'd1);

assign or_ln43_1_fu_557_p2 = (mul_fu_535_p3 | 30'd2);

assign or_ln43_2_fu_567_p2 = (mul_fu_535_p3 | 30'd3);

assign or_ln43_3_fu_577_p2 = (mul_fu_535_p3 | 30'd4);

assign or_ln43_4_fu_587_p2 = (mul_fu_535_p3 | 30'd5);

assign or_ln43_5_fu_597_p2 = (mul_fu_535_p3 | 30'd6);

assign or_ln43_6_fu_607_p2 = (mul_fu_535_p3 | 30'd7);

assign or_ln43_fu_547_p2 = (mul_fu_535_p3 | 30'd1);

assign out_r_TVALID = regslice_both_out_V_data_V_U_vld_out;

assign p_Result_1_3_fu_422_p9 = {{{{{{{{empty_fu_406_p1}, {1'd0}}, {empty_fu_406_p1}}, {1'd0}}, {empty_fu_406_p1}}, {1'd0}}, {empty_fu_406_p1}}, {1'd0}};

assign p_Result_4_3_fu_644_p5 = {{{{tmp_trunc37_fu_638_p2}, {tmp_trunc37_fu_638_p2}}, {tmp_trunc37_fu_638_p2}}, {tmp_trunc37_fu_638_p2}};

assign p_Result_6_7_fu_689_p10 = {{{{{{{{{trunc_ln674_15_fu_685_p1}, {trunc_ln674_14_fu_681_p1}}, {trunc_ln674_13_fu_677_p1}}, {trunc_ln674_12_fu_673_p1}}, {trunc_ln674_11_fu_669_p1}}, {trunc_ln674_10_fu_665_p1}}, {trunc_ln674_9_fu_661_p1}}, {trunc_ln674_8_fu_657_p1}}, {3'd0}};

assign phase_TVALID = regslice_both_phase_V_data_V_U_vld_out;

assign ptmp_last_V_fu_738_p2 = ((ptmp_user_V_1_fu_719_p2 == 9'd511) ? 1'b1 : 1'b0);

assign ptmp_user_V_1_fu_719_p2 = (ptmp_user_V_reg_783 | 9'd1);

assign ptmp_user_V_fu_414_p3 = {{trunc_ln392_fu_410_p1}, {1'd0}};

assign q_out_TVALID = regslice_both_q_out_V_data_V_U_vld_out;

assign tmp2_data_V_3_7_fu_475_p10 = {{{{{{{{{trunc_ln674_7_fu_471_p1}, {trunc_ln674_6_fu_467_p1}}, {trunc_ln674_5_fu_463_p1}}, {trunc_ln674_4_fu_459_p1}}, {trunc_ln674_3_fu_455_p1}}, {trunc_ln674_2_fu_451_p1}}, {trunc_ln674_1_fu_447_p1}}, {trunc_ln674_fu_443_p1}}, {4'd0}};

assign tmp_18_trunc_fu_523_p3 = {{empty_reg_778}, {1'd0}};

assign tmp_1_fu_381_p9 = {{{{{{{{or_ln26_6_fu_375_p2}, {zext_ln26_6_fu_371_p1}}, {zext_ln26_5_fu_361_p1}}, {zext_ln26_4_fu_351_p1}}, {zext_ln26_3_fu_341_p1}}, {zext_ln26_2_fu_331_p1}}, {zext_ln26_1_fu_321_p1}}, {zext_ln26_fu_311_p1}};

assign tmp_5_fu_613_p9 = {{{{{{{{or_ln43_6_fu_607_p2}, {zext_ln43_6_fu_603_p1}}, {zext_ln43_5_fu_593_p1}}, {zext_ln43_4_fu_583_p1}}, {zext_ln43_3_fu_573_p1}}, {zext_ln43_2_fu_563_p1}}, {zext_ln43_1_fu_553_p1}}, {zext_ln43_fu_543_p1}};

assign tmp_last_V_fu_729_p2 = ((tmp_user_V_1_fu_713_p2 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_trunc37_fu_638_p2 = (tmp_18_trunc_fu_523_p3 | 16'd1);

assign tmp_user_V_1_fu_713_p2 = (tmp_user_V_reg_799 | 8'd1);

assign tmp_user_V_fu_503_p3 = {{trunc_ln24_fu_499_p1}, {1'd0}};

assign trunc_ln24_fu_499_p1 = ap_phi_mux_i_V2_phi_fu_268_p4[6:0];

assign trunc_ln392_fu_410_p1 = ap_phi_mux_i_V2_phi_fu_268_p4[7:0];

assign trunc_ln674_10_fu_665_p1 = or_ln43_1_fu_557_p2[15:0];

assign trunc_ln674_11_fu_669_p1 = or_ln43_2_fu_567_p2[15:0];

assign trunc_ln674_12_fu_673_p1 = or_ln43_3_fu_577_p2[15:0];

assign trunc_ln674_13_fu_677_p1 = or_ln43_4_fu_587_p2[15:0];

assign trunc_ln674_14_fu_681_p1 = or_ln43_5_fu_597_p2[15:0];

assign trunc_ln674_15_fu_685_p1 = or_ln43_6_fu_607_p2[15:0];

assign trunc_ln674_1_fu_447_p1 = or_ln26_fu_315_p2[15:0];

assign trunc_ln674_2_fu_451_p1 = or_ln26_1_fu_325_p2[15:0];

assign trunc_ln674_3_fu_455_p1 = or_ln26_2_fu_335_p2[15:0];

assign trunc_ln674_4_fu_459_p1 = or_ln26_3_fu_345_p2[15:0];

assign trunc_ln674_5_fu_463_p1 = or_ln26_4_fu_355_p2[15:0];

assign trunc_ln674_6_fu_467_p1 = or_ln26_5_fu_365_p2[15:0];

assign trunc_ln674_7_fu_471_p1 = or_ln26_6_fu_375_p2[15:0];

assign trunc_ln674_8_fu_657_p1 = cy1_fu_530_p2[12:0];

assign trunc_ln674_9_fu_661_p1 = or_ln43_fu_547_p2[15:0];

assign trunc_ln674_fu_443_p1 = ap_phi_mux_i_V2_phi_fu_268_p4[11:0];

assign zext_ln22_1_fu_724_p1 = ptmp_user_V_1_fu_719_p2;

assign zext_ln22_fu_512_p1 = ptmp_user_V_fu_414_p3;

assign zext_ln26_1_fu_321_p1 = or_ln26_fu_315_p2;

assign zext_ln26_2_fu_331_p1 = or_ln26_1_fu_325_p2;

assign zext_ln26_3_fu_341_p1 = or_ln26_2_fu_335_p2;

assign zext_ln26_4_fu_351_p1 = or_ln26_3_fu_345_p2;

assign zext_ln26_5_fu_361_p1 = or_ln26_4_fu_355_p2;

assign zext_ln26_6_fu_371_p1 = or_ln26_5_fu_365_p2;

assign zext_ln26_fu_311_p1 = mul3_fu_303_p3;

assign zext_ln392_1_fu_633_p1 = tmp_5_fu_613_p9;

assign zext_ln392_fu_401_p1 = tmp_1_fu_381_p9;

assign zext_ln43_1_fu_553_p1 = or_ln43_fu_547_p2;

assign zext_ln43_2_fu_563_p1 = or_ln43_1_fu_557_p2;

assign zext_ln43_3_fu_573_p1 = or_ln43_2_fu_567_p2;

assign zext_ln43_4_fu_583_p1 = or_ln43_3_fu_577_p2;

assign zext_ln43_5_fu_593_p1 = or_ln43_4_fu_587_p2;

assign zext_ln43_6_fu_603_p1 = or_ln43_5_fu_597_p2;

assign zext_ln43_fu_543_p1 = mul_fu_535_p3;

always @ (posedge ap_clk) begin
    cy_reg_768[0] <= 1'b0;
    ptmp_user_V_reg_783[0] <= 1'b0;
    tmp_user_V_reg_799[0] <= 1'b0;
end


// synthesis translate_off
`include "iq_gen_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //iq_gen

