Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 236dca1f2b3c4046a5803dda1ba8dd8f --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot RAT_wrapper_behav xil_defaultlib.RAT_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package std.textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity xil_defaultlib.mux_4to1 [mux_4to1_default]
Compiling architecture behavioral of entity xil_defaultlib.pc [pc_default]
Compiling architecture behavioral of entity xil_defaultlib.pc_wrapper [pc_wrapper_default]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(initp_00="000000000000...]
Compiling architecture ramb16_s18_v of entity unisim.RAMB16_S18 [\RAMB16_S18(initp_00="0000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.prog_rom [prog_rom_default]
Compiling architecture behavioral of entity xil_defaultlib.REG_FILE [reg_file_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_rf [mux_rf_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_alu [rat_alu_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2T1 [mux_2t1_default]
Compiling architecture behavioral of entity xil_defaultlib.control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.d_flip_flop [d_flip_flop_default]
Compiling architecture behavioral of entity xil_defaultlib.scratch_ram [scratch_ram_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.stack_pointer [stack_pointer_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_mcu [rat_mcu_default]
Compiling architecture behavioral of entity xil_defaultlib.rat_wrapper
Built simulation snapshot RAT_wrapper_behav
