Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 28 23:10:21 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postroute_timing_max.rpt
| Design       : memset
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.482ns  (required time - arrival time)
  Source:                 tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.455ns  (logic 0.789ns (54.220%)  route 0.666ns (45.780%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.534     4.316    clk_IBUF_BUFG
    SLICE_X0Y98                                                       r  tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.216     4.532 f  tmp_reg[2]/Q
                         net (fo=1, routed)           0.502     5.033    tmp[2]
    SLICE_X0Y94                                                       f  exitcond_i_16/I1
    SLICE_X0Y94          LUT3 (Prop_lut3_I1_O)        0.043     5.076 r  exitcond_i_16/O
                         net (fo=1, routed)           0.000     5.076    n_2_exitcond_i_16
    SLICE_X0Y94                                                       r  exitcond_reg_i_8/S[0]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     5.327 r  exitcond_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.327    n_2_exitcond_reg_i_8
    SLICE_X0Y95                                                       r  exitcond_reg_i_4/CI
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.376 r  exitcond_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.376    n_2_exitcond_reg_i_4
    SLICE_X0Y96                                                       r  exitcond_reg_i_2/CI
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     5.483 r  exitcond_reg_i_2/CO[2]
                         net (fo=1, routed)           0.164     5.648    n_3_exitcond_reg_i_2
    SLICE_X1Y96                                                       r  exitcond_i_1/I0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.123     5.771 r  exitcond_i_1/O
                         net (fo=1, routed)           0.000     5.771    n_2_exitcond_i_1
    SLICE_X1Y96          FDRE                                         r  exitcond_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  exitcond_reg/C
                         clock pessimism              0.317     5.293    
                         clock uncertainty           -0.035     5.257    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.032     5.289    exitcond_reg
  -------------------------------------------------------------------
                         required time                          5.289    
                         arrival time                          -5.771    
  -------------------------------------------------------------------
                         slack                                 -0.482    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.944%)  route 0.921ns (78.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.434     5.344    n_2_tmp[31]_i_1
    SLICE_X0Y94          FDRE                                         r  tmp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y94                                                       r  tmp_reg[0]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.180ns  (logic 0.259ns (21.944%)  route 0.921ns (78.056%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.434     5.344    n_2_tmp[31]_i_1
    SLICE_X0Y94          FDRE                                         r  tmp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y94                                                       r  tmp_reg[3]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y94          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.344    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.259ns (22.105%)  route 0.913ns (77.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.425     5.335    n_2_tmp[31]_i_1
    SLICE_X0Y95          FDRE                                         r  tmp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y95                                                       r  tmp_reg[6]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[6]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.172ns  (logic 0.259ns (22.105%)  route 0.913ns (77.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.425     5.335    n_2_tmp[31]_i_1
    SLICE_X0Y95          FDRE                                         r  tmp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y95                                                       r  tmp_reg[9]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y95          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.335    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.316ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            finish_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.259ns (19.100%)  route 1.097ns (80.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y100                                                      r  FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.216     4.380 r  FSM_sequential_cur_state_reg[0]/Q
                         net (fo=11, routed)          1.097     5.477    cur_state[0]
    SLICE_X1Y96                                                       r  finish_i_1/I2
    SLICE_X1Y96          LUT6 (Prop_lut6_I2_O)        0.043     5.520 r  finish_i_1/O
                         net (fo=1, routed)           0.000     5.520    n_2_finish_i_1
    SLICE_X1Y96          FDRE                                         r  finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X1Y96                                                       r  finish_reg/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X1Y96          FDRE (Setup_fdre_C_D)        0.031     5.203    finish_reg
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -5.520    
  -------------------------------------------------------------------
                         slack                                 -0.316    

Slack (VIOLATED) :        -0.288ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.259ns (23.481%)  route 0.844ns (76.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.356     5.267    n_2_tmp[31]_i_1
    SLICE_X1Y95          FDRE                                         r  tmp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X1Y95                                                       r  tmp_reg[15]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 -0.288    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.259ns (23.605%)  route 0.838ns (76.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.351     5.261    n_2_tmp[31]_i_1
    SLICE_X0Y99          FDRE                                         r  tmp_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y99                                                       r  tmp_reg[25]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[25]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.259ns (23.605%)  route 0.838ns (76.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.351     5.261    n_2_tmp[31]_i_1
    SLICE_X0Y99          FDRE                                         r  tmp_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y99                                                       r  tmp_reg[30]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[30]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.259ns (23.605%)  route 0.838ns (76.395%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 4.975 - 1.000 ) 
    Source Clock Delay      (SCD):    4.164ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.605     0.605 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.097     2.702    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.782 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.382     4.164    clk_IBUF_BUFG
    SLICE_X0Y103                                                      r  FSM_sequential_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.216     4.380 f  FSM_sequential_cur_state_reg[2]/Q
                         net (fo=11, routed)          0.488     4.867    cur_state[2]
    SLICE_X0Y99                                                       f  tmp[31]_i_1/I2
    SLICE_X0Y99          LUT5 (Prop_lut5_I2_O)        0.043     4.910 r  tmp[31]_i_1/O
                         net (fo=32, routed)          0.351     5.261    n_2_tmp[31]_i_1
    SLICE_X0Y99          FDRE                                         r  tmp_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000 r  
    AL31                                              0.000     1.000 r  clk
                         net (fo=0)                   0.000     1.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.005     3.495    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     3.567 r  clk_IBUF_BUFG_inst/O
                         net (fo=87, routed)          1.408     4.975    clk_IBUF_BUFG
    SLICE_X0Y99                                                       r  tmp_reg[31]/C
                         clock pessimism              0.232     5.208    
                         clock uncertainty           -0.035     5.172    
    SLICE_X0Y99          FDRE (Setup_fdre_C_CE)      -0.194     4.978    tmp_reg[31]
  -------------------------------------------------------------------
                         required time                          4.978    
                         arrival time                          -5.261    
  -------------------------------------------------------------------
                         slack                                 -0.283    




