0.7
2020.2
May  7 2023
15:24:31
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/tlb_top.v,1711096382,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/testbench/testbench.v,,tlb_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/sources_1/new/tlb.v,,clk_pll,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll_clk_wiz.v,1711013420,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/xilinx_ip/clk_pll.v,,clk_pll_clk_wiz,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1711013420,verilog,,,,glbl,,,,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/run_vivado/project/loongson.srcs/sources_1/new/tlb.v,1711101278,verilog,,E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/rtl/tlb_top.v,,tlb,,,../../../../loongson.ip_user_files/ipstatic,,,,,
E:/Projects/Studying/LA/CPU_design/readygo/mycpu_env/module_verify/tlb_verify/testbench/testbench.v,1711013420,verilog,,,,tb_top,,,../../../../loongson.ip_user_files/ipstatic,,,,,
