vea [[BigCores]] y [[SmallCores]]

### Family 6 [edit](https://en.wikichip.org/w/index.php?title=intel/cpuid&action=edit&section=4 "Edit section: Family 6")
#### [Big Cores](https://en.wikichip.org/wiki/Big_Cores "Big Cores") (Client) [edit](https://en.wikichip.org/w/index.php?title=intel/cpuid&action=edit&section=5 "Edit section: Big Cores (Client)")
Intel's client big cores refers to Intel mainstream SoCs that ship in most tablets, laptops, and desktop devices.

| Microarchitecture                                                                                                                                                                 | Core                                                                                                                                                                                                                                                                                                                                                                                                                                             | Extended Family | Family | Extended Model | Model |                                                                                                                                                     |
| --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ | --------------- | ------ | -------------- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------- |
| [Meteor Lake](https://en.wikichip.org/wiki/intel/microarchitectures/meteor_lake "intel/microarchitectures/meteor lake")<br><br>vea [[Meteor_Lake]]                                | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                | 0               | 0x6    | 0xA            | 0xA   | Family 6 Model 170?                                                                                                                                 |
| [Raptor Lake](https://en.wikichip.org/wiki/intel/microarchitectures/raptor_lake "intel/microarchitectures/raptor lake")<br>vea [[Raptor_Lake]]                                    | [S](https://en.wikichip.org/w/index.php?title=intel/cores/raptor_lake_s&action=edit&redlink=1 "intel/cores/raptor lake s (page does not exist)")                                                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0xB            | 0x7   | [Family 6 Model 183](https://en.wikichip.org/wiki/Family_6_Model_183 "Family 6 Model 183")                                                          |
|                                                                                                                                                                                   | [P](https://en.wikichip.org/w/index.php?title=intel/cores/raptor_lake_p&action=edit&redlink=1 "intel/cores/raptor lake p (page does not exist)")                                                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0xB            | 0xA   | [Family 6 Model 186](https://en.wikichip.org/w/index.php?title=Family_6_Model_186&action=edit&redlink=1 "Family 6 Model 186 (page does not exist)") |
| [Alder Lake](https://en.wikichip.org/wiki/intel/microarchitectures/alder_lake "intel/microarchitectures/alder lake")<br>vea [[Alder_Lake]]                                        | [S](https://en.wikichip.org/wiki/intel/cores/alder_lake_s "intel/cores/alder lake s")                                                                                                                                                                                                                                                                                                                                                            | 0               | 0x6    | 0x9            | 0x7   | [Family 6 Model 151](https://en.wikichip.org/wiki/Family_6_Model_151 "Family 6 Model 151")                                                          |
|                                                                                                                                                                                   | [P](https://en.wikichip.org/w/index.php?title=intel/cores/alder_lake_p&action=edit&redlink=1 "intel/cores/alder lake p (page does not exist)")                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x9            | 0xA   | [Family 6 Model 154](https://en.wikichip.org/wiki/Family_6_Model_154 "Family 6 Model 154")                                                          |
| [Rocket Lake](https://en.wikichip.org/wiki/intel/microarchitectures/rocket_lake "intel/microarchitectures/rocket lake")<br>vea [[Rocket_Lake]]                                    | [S](https://en.wikichip.org/w/index.php?title=intel/cores/rocket_lake_s&action=edit&redlink=1 "intel/cores/rocket lake s (page does not exist)")                                                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0xA            | 0x7   | [Family 6 Model 167](https://en.wikichip.org/w/index.php?title=Family_6_Model_167&action=edit&redlink=1 "Family 6 Model 167 (page does not exist)") |
| [Tiger Lake](https://en.wikichip.org/wiki/intel/microarchitectures/tiger_lake "intel/microarchitectures/tiger lake")<br>vea [[Tiger_Lake]]                                        | [H](https://en.wikichip.org/w/index.php?title=intel/cores/tiger_lake_h&action=edit&redlink=1 "intel/cores/tiger lake h (page does not exist)")                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x8            | 0xD   | [Family 6 Model 141](https://en.wikichip.org/w/index.php?title=Family_6_Model_141&action=edit&redlink=1 "Family 6 Model 141 (page does not exist)") |
|                                                                                                                                                                                   | [U](https://en.wikichip.org/w/index.php?title=intel/cores/tiger_lake_u&action=edit&redlink=1 "intel/cores/tiger lake u (page does not exist)")                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x8            | 0xC   | [Family 6 Model 140](https://en.wikichip.org/w/index.php?title=Family_6_Model_140&action=edit&redlink=1 "Family 6 Model 140 (page does not exist)") |
| [Ice Lake (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client) "intel/microarchitectures/ice lake (client)")<br>vea [[Ice_Lake(Client)]]             | [U](https://en.wikichip.org/wiki/intel/cores/ice_lake_u "intel/cores/ice lake u")                                                                                                                                                                                                                                                                                                                                                                | 0               | 0x6    | 0x7            | 0xE   | [Family 6 Model 126](https://en.wikichip.org/wiki/Family_6_Model_126 "Family 6 Model 126")                                                          |
|                                                                                                                                                                                   | [Y](https://en.wikichip.org/wiki/intel/cores/ice_lake_y "intel/cores/ice lake y")                                                                                                                                                                                                                                                                                                                                                                | 0               | 0x6    | 0x7            | 0xE   | [Family 6 Model 126](https://en.wikichip.org/wiki/Family_6_Model_126 "Family 6 Model 126")                                                          |
| [Comet Lake](https://en.wikichip.org/wiki/intel/microarchitectures/comet_lake "intel/microarchitectures/comet lake")<br>vea [[Comet_Lake]]                                        | [S](https://en.wikichip.org/wiki/intel/cores/comet_lake_s "intel/cores/comet lake s"), [H](https://en.wikichip.org/w/index.php?title=intel/cores/comet_lake_h&action=edit&redlink=1 "intel/cores/comet lake h (page does not exist)")                                                                                                                                                                                                            | 0               | 0x6    | 0xA            | 0x5   | [Family 6 Model 165](https://en.wikichip.org/wiki/Family_6_Model_165 "Family 6 Model 165")                                                          |
|                                                                                                                                                                                   | [U](https://en.wikichip.org/wiki/intel/cores/comet_lake_u "intel/cores/comet lake u")                                                                                                                                                                                                                                                                                                                                                            | 0               | 0x6    | 0x8            | 0xE   | [Family 6 Model 142](https://en.wikichip.org/wiki/Family_6_Model_142 "Family 6 Model 142")                                                          |
| [Amber Lake](https://en.wikichip.org/wiki/intel/microarchitectures/amber_lake "intel/microarchitectures/amber lake")<br>vea [[Amber_Lake]]                                        | [Y](https://en.wikichip.org/wiki/intel/cores/amber_lake_y "intel/cores/amber lake y")                                                                                                                                                                                                                                                                                                                                                            | 0               | 0x6    | 0x8            | 0xE   | [Family 6 Model 142](https://en.wikichip.org/wiki/Family_6_Model_142 "Family 6 Model 142")                                                          |
| [Whiskey Lake](https://en.wikichip.org/wiki/intel/microarchitectures/whiskey_lake "intel/microarchitectures/whiskey lake")<br>vea [[Whiskey_Lake]]                                | [U](https://en.wikichip.org/wiki/intel/cores/whiskey_lake_u "intel/cores/whiskey lake u")                                                                                                                                                                                                                                                                                                                                                        | 0               | 0x6    | 0x8            | 0xE   | [Family 6 Model 142](https://en.wikichip.org/wiki/Family_6_Model_142 "Family 6 Model 142")                                                          |
| [Cannon Lake](https://en.wikichip.org/wiki/intel/microarchitectures/cannon_lake "intel/microarchitectures/cannon lake")<br>vea [[Cannon_Lake]]                                    | [U](https://en.wikichip.org/wiki/intel/cores/cannon_lake_u "intel/cores/cannon lake u")                                                                                                                                                                                                                                                                                                                                                          | 0               | 0x6    | 0x6            | 0x6   | [Family 6 Model 102](https://en.wikichip.org/wiki/Family_6_Model_102 "Family 6 Model 102")                                                          |
| [Coffee Lake](https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake "intel/microarchitectures/coffee lake")<br>vea [[Coffee_Lake]]                                    | [S](https://en.wikichip.org/wiki/intel/cores/coffee_lake_s "intel/cores/coffee lake s"), [H](https://en.wikichip.org/wiki/intel/cores/coffee_lake_h "intel/cores/coffee lake h"), [E](https://en.wikichip.org/wiki/intel/cores/coffee_lake_e "intel/cores/coffee lake e")                                                                                                                                                                        | 0               | 0x6    | 0x9            | 0xE   | [Family 6 Model 158](https://en.wikichip.org/wiki/Family_6_Model_158 "Family 6 Model 158")                                                          |
|                                                                                                                                                                                   | [U](https://en.wikichip.org/wiki/intel/cores/coffee_lake_u "intel/cores/coffee lake u")                                                                                                                                                                                                                                                                                                                                                          | 0               | 0x6    | 0x8            | 0xE   | [Family 6 Model 142](https://en.wikichip.org/wiki/Family_6_Model_142 "Family 6 Model 142")                                                          |
| [Kaby Lake](https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake "intel/microarchitectures/kaby lake")<br>vea [[Kaby_Lake]]                                            | [DT](https://en.wikichip.org/wiki/intel/cores/kaby_lake_dt "intel/cores/kaby lake dt"), [H](https://en.wikichip.org/wiki/intel/cores/kaby_lake_h "intel/cores/kaby lake h"),<br> [S](https://en.wikichip.org/wiki/intel/cores/kaby_lake_s "intel/cores/kaby lake s"), [X](https://en.wikichip.org/wiki/intel/cores/kaby_lake_x "intel/cores/kaby lake x")                                                                                        | 0               | 0x6    | 0x9            | 0xE   | [Family 6 Model 158](https://en.wikichip.org/wiki/Family_6_Model_158 "Family 6 Model 158")                                                          |
|                                                                                                                                                                                   | [Y](https://en.wikichip.org/wiki/intel/cores/kaby_lake_y "intel/cores/kaby lake y"), [U](https://en.wikichip.org/wiki/intel/cores/kaby_lake_u "intel/cores/kaby lake u")                                                                                                                                                                                                                                                                         | 0               | 0x6    | 0x8            | 0xE   | [Family 6 Model 142](https://en.wikichip.org/wiki/Family_6_Model_142 "Family 6 Model 142")                                                          |
| [Skylake (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client) "intel/microarchitectures/skylake (client)")<br>vea [[Skylake(Client)]]                 | [DT](https://en.wikichip.org/wiki/intel/cores/skylake_dt "intel/cores/skylake dt"), [H](https://en.wikichip.org/wiki/intel/cores/skylake_h "intel/cores/skylake h"),<br>[S](https://en.wikichip.org/wiki/intel/cores/skylake_s "intel/cores/skylake s")                                                                                                                                                                                          | 0               | 0x6    | 0x5            | 0xE   | [Family 6 Model 94](https://en.wikichip.org/wiki/Family_6_Model_94 "Family 6 Model 94")                                                             |
|                                                                                                                                                                                   | [Y](https://en.wikichip.org/wiki/intel/cores/skylake_y "intel/cores/skylake y"), [U](https://en.wikichip.org/wiki/intel/cores/skylake_u "intel/cores/skylake u")                                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0x4            | 0xE   | [Family 6 Model 78](https://en.wikichip.org/wiki/Family_6_Model_78 "Family 6 Model 78")                                                             |
| [Broadwell (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/broadwell_(client) "intel/microarchitectures/broadwell (client)")<br>vea [[Broadwell(Client)]]         | [C](https://en.wikichip.org/wiki/intel/cores/broadwell_c "intel/cores/broadwell c"), [W](https://en.wikichip.org/w/index.php?title=intel/cores/broadwell_w&action=edit&redlink=1 "intel/cores/broadwell w (page does not exist)")                                                                                                                                                                                                                | 0               | 0x6    | 0x4            | 0x7   | [Family 6 Model 71](https://en.wikichip.org/w/index.php?title=Family_6_Model_71&action=edit&redlink=1 "Family 6 Model 71 (page does not exist)")    |
|                                                                                                                                                                                   | [U](https://en.wikichip.org/w/index.php?title=intel/cores/broadwell_u&action=edit&redlink=1 "intel/cores/broadwell u (page does not exist)"), [Y](https://en.wikichip.org/wiki/intel/cores/broadwell_y "intel/cores/broadwell y"), [S](https://en.wikichip.org/wiki/intel/cores/broadwell_s "intel/cores/broadwell s")                                                                                                                           | 0               | 0x6    | 0x3            | 0xD   | [Family 6 Model 61](https://en.wikichip.org/w/index.php?title=Family_6_Model_61&action=edit&redlink=1 "Family 6 Model 61 (page does not exist)")    |
|                                                                                                                                                                                   | [H](https://en.wikichip.org/wiki/intel/cores/broadwell_h "intel/cores/broadwell h")                                                                                                                                                                                                                                                                                                                                                              | 0               | 0x6    | 0x4            | 0x7   | [Family 6 Model 71](https://en.wikichip.org/w/index.php?title=Family_6_Model_71&action=edit&redlink=1 "Family 6 Model 71 (page does not exist)")    |
| [Haswell (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/haswell_(client) "intel/microarchitectures/haswell (client)")vea [[Haswell(Client)]]                     | [GT3E](https://en.wikichip.org/w/index.php?title=intel/cores/haswell_gt3e&action=edit&redlink=1 "intel/cores/haswell gt3e (page does not exist)")                                                                                                                                                                                                                                                                                                | 0               | 0x6    | 0x4            | 0x6   | [Family 6 Model 70](https://en.wikichip.org/w/index.php?title=Family_6_Model_70&action=edit&redlink=1 "Family 6 Model 70 (page does not exist)")    |
|                                                                                                                                                                                   | [ULT](https://en.wikichip.org/w/index.php?title=intel/cores/haswell_ult&action=edit&redlink=1 "intel/cores/haswell ult (page does not exist)")                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x4            | 0x5   | [Family 6 Model 69](https://en.wikichip.org/w/index.php?title=Family_6_Model_69&action=edit&redlink=1 "Family 6 Model 69 (page does not exist)")    |
|                                                                                                                                                                                   | [S](https://en.wikichip.org/w/index.php?title=intel/cores/haswell_s&action=edit&redlink=1 "intel/cores/haswell s (page does not exist)")                                                                                                                                                                                                                                                                                                         | 0               | 0x6    | 0x3            | 0xC   | [Family 6 Model 60](https://en.wikichip.org/w/index.php?title=Family_6_Model_60&action=edit&redlink=1 "Family 6 Model 60 (page does not exist)")    |
| [Ivy Bridge (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/ivy_bridge_(client) "intel/microarchitectures/ivy bridge (client)")vea [[Ivy_Bridge(Client)]]         | [M](https://en.wikichip.org/w/index.php?title=intel/cores/ivy_bridge_m&action=edit&redlink=1 "intel/cores/ivy bridge m (page does not exist)"), [H](https://en.wikichip.org/w/index.php?title=intel/cores/ivy_bridge_h&action=edit&redlink=1 "intel/cores/ivy bridge h (page does not exist)"), <br>[Gladden](https://en.wikichip.org/w/index.php?title=intel/cores/gladden&action=edit&redlink=1 "intel/cores/gladden (page does not exist)")   | 0               | 0x6    | 0x3            | 0xA   | [Family 6 Model 58](https://en.wikichip.org/w/index.php?title=Family_6_Model_58&action=edit&redlink=1 "Family 6 Model 58 (page does not exist)")    |
| [Sandy Bridge (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/sandy_bridge_(client) "intel/microarchitectures/sandy bridge (client)")vea [[Sandy_Bridge(Client)]] | [M](https://en.wikichip.org/wiki/intel/cores/sandy_bridge_m "intel/cores/sandy bridge m"), [H](https://en.wikichip.org/w/index.php?title=intel/cores/sandy_bridge_h&action=edit&redlink=1 "intel/cores/sandy bridge h (page does not exist)"),<br> [Celeron](https://en.wikichip.org/wiki/intel/celeron "intel/celeron")                                                                                                                         | 0               | 0x6    | 0x2            | 0xA   | [Family 6 Model 42](https://en.wikichip.org/w/index.php?title=Family_6_Model_42&action=edit&redlink=1 "Family 6 Model 42 (page does not exist)")    |
| [Westmere (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/westmere_(client) "intel/microarchitectures/westmere (client)")vea [[Westmere(Client)]]                 | [Arrandale](https://en.wikichip.org/wiki/intel/cores/arrandale "intel/cores/arrandale"), <br>[Clarkdale](https://en.wikichip.org/w/index.php?title=intel/cores/clarkdale&action=edit&redlink=1 "intel/cores/clarkdale (page does not exist)")                                                                                                                                                                                                    | 0               | 0x6    | 0x2            | 0x5   | [Family 6 Model 37](https://en.wikichip.org/w/index.php?title=Family_6_Model_37&action=edit&redlink=1 "Family 6 Model 37 (page does not exist)")    |
| [Nehalem (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/nehalem_(client) "intel/microarchitectures/nehalem (client)")vea [[Nehalem(Client)]]                     | ~~[Auburndale](https://en.wikichip.org/w/index.php?title=intel/cores/auburndale&action=edit&redlink=1 "intel/cores/auburndale (page does not exist)")~~,<br> ~~[Havendale](https://en.wikichip.org/w/index.php?title=intel/cores/havendale&action=edit&redlink=1 "intel/cores/havendale (page does not exist)")~~                                                                                                                                | 0               | 0x6    | 0x1            | 0xF   | [Family 6 Model 31](https://en.wikichip.org/w/index.php?title=Family_6_Model_31&action=edit&redlink=1 "Family 6 Model 31 (page does not exist)")    |
|                                                                                                                                                                                   | [Clarksfield](https://en.wikichip.org/wiki/intel/cores/clarksfield "intel/cores/clarksfield")                                                                                                                                                                                                                                                                                                                                                    | 0               | 0x6    | 0x1            | 0xE   | [Family 6 Model 30](https://en.wikichip.org/w/index.php?title=Family_6_Model_30&action=edit&redlink=1 "Family 6 Model 30 (page does not exist)")    |
| [Penryn (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/penryn_(client) "intel/microarchitectures/penryn (client)")vea [[Penryn(Client)]]                         | [Penryn](https://en.wikichip.org/w/index.php?title=intel/cores/penryn&action=edit&redlink=1 "intel/cores/penryn (page does not exist)"), <br>[Wolfdale](https://en.wikichip.org/w/index.php?title=intel/cores/wolfdale&action=edit&redlink=1 "intel/cores/wolfdale (page does not exist)"),<br> [Yorkfield](https://en.wikichip.org/w/index.php?title=intel/cores/yorkfield&action=edit&redlink=1 "intel/cores/yorkfield (page does not exist)") | 0               | 0x6    | 0x1            | 0x7   | [Family 6 Model 23](https://en.wikichip.org/w/index.php?title=Family_6_Model_23&action=edit&redlink=1 "Family 6 Model 23 (page does not exist)")    |
| [Core (Client)](https://en.wikichip.org/wiki/intel/microarchitectures/core_(client) "intel/microarchitectures/core (client)")vea [[Core(Client)]]                                 | [Merom L](https://en.wikichip.org/w/index.php?title=intel/cores/merom_l&action=edit&redlink=1 "intel/cores/merom l (page does not exist)")                                                                                                                                                                                                                                                                                                       | 0               | 0x6    | 0x1            | 0x6   | [Family 6 Model 22](https://en.wikichip.org/w/index.php?title=Family_6_Model_22&action=edit&redlink=1 "Family 6 Model 22 (page does not exist)")    |
|                                                                                                                                                                                   | [Merom](https://en.wikichip.org/w/index.php?title=intel/cores/merom&action=edit&redlink=1 "intel/cores/merom (page does not exist)")                                                                                                                                                                                                                                                                                                             | 0               | 0x6    | 0x0            | 0xF   | [Family 6 Model 15](https://en.wikichip.org/w/index.php?title=Family_6_Model_15&action=edit&redlink=1 "Family 6 Model 15 (page does not exist)")    |
| [Modified Pentium M](https://en.wikichip.org/wiki/intel/microarchitectures/modified_pentium_m "intel/microarchitectures/modified pentium m")vea [[Modified_Pentium_M]]            | [Yonah](https://en.wikichip.org/w/index.php?title=intel/cores/yonah&action=edit&redlink=1 "intel/cores/yonah (page does not exist)")                                                                                                                                                                                                                                                                                                             | 0               | 0x6    | 0x0            | 0xE   | [Family 6 Model 14](https://en.wikichip.org/w/index.php?title=Family_6_Model_14&action=edit&redlink=1 "Family 6 Model 14 (page does not exist)")    |
| [Pentium M](https://en.wikichip.org/wiki/intel/microarchitectures/pentium_m "intel/microarchitectures/pentium m")vea [[Pentium_M]]                                                | [Tolapai](https://en.wikichip.org/wiki/intel/cores/tolapai "intel/cores/tolapai")                                                                                                                                                                                                                                                                                                                                                                | 0               | 0x6    | 0x1            | 0x5   | [Family 6 Model 21](https://en.wikichip.org/w/index.php?title=Family_6_Model_21&action=edit&redlink=1 "Family 6 Model 21 (page does not exist)")    |
|                                                                                                                                                                                   | [Dothan](https://en.wikichip.org/wiki/intel/cores/dothan "intel/cores/dothan")                                                                                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x0            | 0xD   | [Family 6 Model 13](https://en.wikichip.org/w/index.php?title=Family_6_Model_13&action=edit&redlink=1 "Family 6 Model 13 (page does not exist)")    |
|                                                                                                                                                                                   | [Banias](https://en.wikichip.org/wiki/intel/cores/banias "intel/cores/banias")                                                                                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x0            | 0x9   | [Family 6 Model 9](https://en.wikichip.org/w/index.php?title=Family_6_Model_9&action=edit&redlink=1 "Family 6 Model 9 (page does not exist)")       |
| [P6](https://en.wikichip.org/wiki/intel/microarchitectures/p6 "intel/microarchitectures/p6")vea [[P6(Client)]]                                                                    | [Tualatin](https://en.wikichip.org/w/index.php?title=intel/cores/tualatin&action=edit&redlink=1 "intel/cores/tualatin (page does not exist)")                                                                                                                                                                                                                                                                                                    | 0               | 0x6    | 0x0            | 0xB   | [Family 6 Model 11](https://en.wikichip.org/w/index.php?title=Family_6_Model_11&action=edit&redlink=1 "Family 6 Model 11 (page does not exist)")    |
|                                                                                                                                                                                   | [Coppermine](https://en.wikichip.org/w/index.php?title=intel/cores/coppermine&action=edit&redlink=1 "intel/cores/coppermine (page does not exist)"), [Coppermine T](https://en.wikichip.org/w/index.php?title=intel/cores/coppermine_t&action=edit&redlink=1 "intel/cores/coppermine t (page does not exist)")                                                                                                                                   | 0               | 0x6    | 0x0            | 0x8   | [Family 6 Model 8](https://en.wikichip.org/w/index.php?title=Family_6_Model_8&action=edit&redlink=1 "Family 6 Model 8 (page does not exist)")       |
|                                                                                                                                                                                   | [Katmai](https://en.wikichip.org/w/index.php?title=intel/cores/katmai&action=edit&redlink=1 "intel/cores/katmai (page does not exist)")                                                                                                                                                                                                                                                                                                          | 0               | 0x6    | 0x0            | 0x7   | [Family 6 Model 7](https://en.wikichip.org/w/index.php?title=Family_6_Model_7&action=edit&redlink=1 "Family 6 Model 7 (page does not exist)")       |
|                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0               | 0x6    | 0x0            | 0x6   | [Family 6 Model 6](https://en.wikichip.org/w/index.php?title=Family_6_Model_6&action=edit&redlink=1 "Family 6 Model 6 (page does not exist)")       |
|                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0               | 0x6    | 0x0            | 0x5   | [Family 6 Model 5](https://en.wikichip.org/w/index.php?title=Family_6_Model_5&action=edit&redlink=1 "Family 6 Model 5 (page does not exist)")       |
|                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0               | 0x6    | 0x0            | 0x3   | [Family 6 Model 3](https://en.wikichip.org/w/index.php?title=Family_6_Model_3&action=edit&redlink=1 "Family 6 Model 3 (page does not exist)")       |
|                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                                                  | 0               | 0x6    | 0x0            | 0x1   | [Family 6 Model 1](https://en.wikichip.org/w/index.php?title=Family_6_Model_1&action=edit&redlink=1 "Family 6 Model 1 (page does not exist)")       |


#### [Big Cores](https://en.wikichip.org/wiki/Big_Cores "Big Cores")(Server)[edit](https://en.wikichip.org/w/index.php?title=intel/cpuid&action=edit&section=6 "Edit section: Big Cores (Server)")

Intel's server big cores refers to Intel workstation and data center SoCs that ship in most enterprise desktops, workstations, and servers.

| Microarchitecture                                                                                                                                                                                                                           | Core                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Extended Family | Family | Extended Model | Model |                                                                                                                                                     |
| ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | --------------- | ------ | -------------- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------- |
| [Diamond Rapids](https://en.wikichip.org/wiki/intel/microarchitectures/diamond_rapids "intel/microarchitectures/diamond rapids") vea [[Diamond_Rapids]]                                                                                     | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | ?               | ?      | ?              | ?     | ?                                                                                                                                                   |
| [Granite Rapids](https://en.wikichip.org/wiki/intel/microarchitectures/granite_rapids "intel/microarchitectures/granite rapids") vea [[Granite_Rapids]]                                                                                     | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | ?               | ?      | ?              | ?     | ?                                                                                                                                                   |
| [Emerald Rapids](https://en.wikichip.org/wiki/intel/microarchitectures/emerald_rapids "intel/microarchitectures/emerald rapids") vea [[Emerald_Rapids]]                                                                                     | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0               | 0x6    | 0xC            | 0xF   | [Family 6 Model 207](https://en.wikichip.org/w/index.php?title=Family_6_Model_207&action=edit&redlink=1 "Family 6 Model 207 (page does not exist)") |
| [Sapphire Rapids](https://en.wikichip.org/wiki/intel/microarchitectures/sapphire_rapids "intel/microarchitectures/sapphire rapids") vea [[Sapphire_Rapids]]                                                                                 | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0               | 0x6    | 0x8            | 0xF   | [Family 6 Model 143](https://en.wikichip.org/w/index.php?title=Family_6_Model_143&action=edit&redlink=1 "Family 6 Model 143 (page does not exist)") |
| [Ice Lake (Server)](https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server) "intel/microarchitectures/ice lake (server)") vea [[Ice_Lake(Server)]]                                                                          | [DE](https://en.wikichip.org/wiki/intel/cores/ice_lake_de "intel/cores/ice lake de")                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0               | 0x6    | 0x6            | 0xC   | [Family 6 Model 108](https://en.wikichip.org/w/index.php?title=Family_6_Model_108&action=edit&redlink=1 "Family 6 Model 108 (page does not exist)") |
|                                                                                                                                                                                                                                             | [SP](https://en.wikichip.org/wiki/intel/cores/ice_lake_sp "intel/cores/ice lake sp")                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | 0               | 0x6    | 0x6            | 0xA   | [Family 6 Model 106](https://en.wikichip.org/w/index.php?title=Family_6_Model_106&action=edit&redlink=1 "Family 6 Model 106 (page does not exist)") |
| [Cooper Lake](https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake "intel/microarchitectures/cooper lake") vea [[Cooper_Lake]]                                                                                                 | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0               | 0x6    | 0x5            | 0x5   | [Family 6 Model 85](https://en.wikichip.org/wiki/Family_6_Model_85 "Family 6 Model 85")                                                             |
| [Cascade Lake](https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake "intel/microarchitectures/cascade lake") vea [[Cascade_Lake]]                                                                                             | [SP](https://en.wikichip.org/wiki/intel/cores/cascade_lake_sp "intel/cores/cascade lake sp"), [X](https://en.wikichip.org/wiki/intel/cores/cascade_lake_x "intel/cores/cascade lake x"), [W](https://en.wikichip.org/wiki/intel/cores/cascade_lake_w "intel/cores/cascade lake w")                                                                                                                                                                                                                                                                                                                          | 0               | 0x6    | 0x5            | 0x5   | [Family 6 Model 85](https://en.wikichip.org/wiki/Family_6_Model_85 "Family 6 Model 85")                                                             |
| [Skylake (Server)](https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server) "intel/microarchitectures/skylake (server)") vea [[Skylake(Server)]]                                                                              | [SP](https://en.wikichip.org/wiki/intel/cores/skylake_sp "intel/cores/skylake sp"), [X](https://en.wikichip.org/wiki/intel/cores/skylake_x "intel/cores/skylake x"),<br>[DE](https://en.wikichip.org/wiki/intel/cores/skylake_de "intel/cores/skylake de"), [W](https://en.wikichip.org/wiki/intel/cores/skylake_w "intel/cores/skylake w")                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0x5            | 0x5   | [Family 6 Model 85](https://en.wikichip.org/wiki/Family_6_Model_85 "Family 6 Model 85")                                                             |
| [Broadwell (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/broadwell_(server)&action=edit&redlink=1 "intel/microarchitectures/broadwell (server) (page does not exist)") vea [[Broadwell(Server)]]             | [E](https://en.wikichip.org/wiki/intel/cores/broadwell_e "intel/cores/broadwell e"), [EP](https://en.wikichip.org/wiki/intel/cores/broadwell_ep "intel/cores/broadwell ep"), [EX](https://en.wikichip.org/wiki/intel/cores/broadwell_ex "intel/cores/broadwell ex")                                                                                                                                                                                                                                                                                                                                         | 0               | 0x6    | 0x4            | 0xF   | [Family 6 Model 79](https://en.wikichip.org/w/index.php?title=Family_6_Model_79&action=edit&redlink=1 "Family 6 Model 79 (page does not exist)")    |
|                                                                                                                                                                                                                                             | [DE](https://en.wikichip.org/wiki/intel/cores/broadwell_de "intel/cores/broadwell de"),<br> [Hewitt Lake](https://en.wikichip.org/wiki/intel/cores/hewitt_lake "intel/cores/hewitt lake")                                                                                                                                                                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x5            | 0x6   | [Family 6 Model 86](https://en.wikichip.org/w/index.php?title=Family_6_Model_86&action=edit&redlink=1 "Family 6 Model 86 (page does not exist)")    |
| [Haswell (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/haswell_(server)&action=edit&redlink=1 "intel/microarchitectures/haswell (server) (page does not exist)") vea [[Haswell(Server)]]                     | [E](https://en.wikichip.org/wiki/intel/cores/haswell_e "intel/cores/haswell e"), [EP](https://en.wikichip.org/wiki/intel/cores/haswell_ep "intel/cores/haswell ep"), [EX](https://en.wikichip.org/w/index.php?title=intel/cores/haswell_ex&action=edit&redlink=1 "intel/cores/haswell ex (page does not exist)")                                                                                                                                                                                                                                                                                            | 0               | 0x6    | 0x3            | 0xF   | [Family 6 Model 63](https://en.wikichip.org/w/index.php?title=Family_6_Model_63&action=edit&redlink=1 "Family 6 Model 63 (page does not exist)")    |
| [Ivy Bridge (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ivy_bridge_(server)&action=edit&redlink=1 "intel/microarchitectures/ivy bridge (server) (page does not exist)") vea [[Ivy_Bridge(Server)]]         | [E](https://en.wikichip.org/wiki/intel/cores/ivy_bridge_e "intel/cores/ivy bridge e"), [EN](https://en.wikichip.org/w/index.php?title=intel/cores/ivy_bridge_en&action=edit&redlink=1 "intel/cores/ivy bridge en (page does not exist)"),<br> [EP](https://en.wikichip.org/w/index.php?title=intel/cores/ivy_bridge_ep&action=edit&redlink=1 "intel/cores/ivy bridge ep (page does not exist)"), [EX](https://en.wikichip.org/w/index.php?title=intel/cores/ivy_bridge_ex&action=edit&redlink=1 "intel/cores/ivy bridge ex (page does not exist)")                                                          | 0               | 0x6    | 0x3            | 0xE   | [Family 6 Model 62](https://en.wikichip.org/w/index.php?title=Family_6_Model_62&action=edit&redlink=1 "Family 6 Model 62 (page does not exist)")    |
| [Sandy Bridge (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/sandy_bridge_(server)&action=edit&redlink=1 "intel/microarchitectures/sandy bridge (server) (page does not exist)") vea [[Sandy_Bridge(Server)]] | [E](https://en.wikichip.org/wiki/intel/cores/sandy_bridge_e "intel/cores/sandy bridge e"), [EN](https://en.wikichip.org/w/index.php?title=intel/cores/sandy_bridge_en&action=edit&redlink=1 "intel/cores/sandy bridge en (page does not exist)"), [EP](https://en.wikichip.org/w/index.php?title=intel/cores/sandy_bridge_ep&action=edit&redlink=1 "intel/cores/sandy bridge ep (page does not exist)")                                                                                                                                                                                                     | 0               | 0x6    | 0x2            | 0xD   | [Family 6 Model 45](https://en.wikichip.org/w/index.php?title=Family_6_Model_45&action=edit&redlink=1 "Family 6 Model 45 (page does not exist)")    |
| [Westmere (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/westmere_(server)&action=edit&redlink=1 "intel/microarchitectures/westmere (server) (page does not exist)") vea [[Westmere(Server)]]                 | [Gulftown](https://en.wikichip.org/wiki/intel/cores/gulftown "intel/cores/gulftown"), [EP](https://en.wikichip.org/w/index.php?title=intel/cores/westmere_ep&action=edit&redlink=1 "intel/cores/westmere ep (page does not exist)")                                                                                                                                                                                                                                                                                                                                                                         | 0               | 0x6    | 0x2            | 0xC   | [Family 6 Model 44](https://en.wikichip.org/w/index.php?title=Family_6_Model_44&action=edit&redlink=1 "Family 6 Model 44 (page does not exist)")    |
|                                                                                                                                                                                                                                             | [EX](https://en.wikichip.org/w/index.php?title=intel/cores/westmere_ex&action=edit&redlink=1 "intel/cores/westmere ex (page does not exist)")                                                                                                                                                                                                                                                                                                                                                                                                                                                               | 0               | 0x6    | 0x2            | 0xF   | [Family 6 Model 47](https://en.wikichip.org/w/index.php?title=Family_6_Model_47&action=edit&redlink=1 "Family 6 Model 47 (page does not exist)")    |
| [Nehalem (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/nehalem_(server)&action=edit&redlink=1 "intel/microarchitectures/nehalem (server) (page does not exist)") vea [[Nehalem(Server)]]                     | [EX](https://en.wikichip.org/w/index.php?title=intel/cores/nehalem_ex&action=edit&redlink=1 "intel/cores/nehalem ex (page does not exist)")                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | 0               | 0x6    | 0x2            | 0xE   | [Family 6 Model 46](https://en.wikichip.org/w/index.php?title=Family_6_Model_46&action=edit&redlink=1 "Family 6 Model 46 (page does not exist)")    |
|                                                                                                                                                                                                                                             | [Lynnfield](https://en.wikichip.org/w/index.php?title=intel/cores/lynnfield&action=edit&redlink=1 "intel/cores/lynnfield (page does not exist)")                                                                                                                                                                                                                                                                                                                                                                                                                                                            | 0               | 0x6    | 0x1            | 0xE   | [Family 6 Model 30](https://en.wikichip.org/w/index.php?title=Family_6_Model_30&action=edit&redlink=1 "Family 6 Model 30 (page does not exist)")    |
|                                                                                                                                                                                                                                             | [Bloomfield](https://en.wikichip.org/wiki/intel/cores/bloomfield "intel/cores/bloomfield"), <br>[EP](https://en.wikichip.org/w/index.php?title=intel/cores/nehalem_ep&action=edit&redlink=1 "intel/cores/nehalem ep (page does not exist)"), [WS](https://en.wikichip.org/w/index.php?title=intel/cores/nehalem_ws&action=edit&redlink=1 "intel/cores/nehalem ws (page does not exist)")                                                                                                                                                                                                                    | 0               | 0x6    | 0x1            | 0xA   | [Family 6 Model 26](https://en.wikichip.org/w/index.php?title=Family_6_Model_26&action=edit&redlink=1 "Family 6 Model 26 (page does not exist)")    |
| [Penryn (Server)](https://en.wikichip.org/w/index.php?title=intel/microarchitectures/penryn_(server)&action=edit&redlink=1 "intel/microarchitectures/penryn (server) (page does not exist)") vea [[Penryn(Server)]]                         | [Dunnington](https://en.wikichip.org/w/index.php?title=intel/cores/dunnington&action=edit&redlink=1 "intel/cores/dunnington (page does not exist)")                                                                                                                                                                                                                                                                                                                                                                                                                                                         | 0               | 0x6    | 0x1            | 0xD   | [Family 6 Model 29](https://en.wikichip.org/w/index.php?title=Family_6_Model_29&action=edit&redlink=1 "Family 6 Model 29 (page does not exist)")    |
|                                                                                                                                                                                                                                             | [Harpertown](https://en.wikichip.org/w/index.php?title=intel/cores/harpertown&action=edit&redlink=1 "intel/cores/harpertown (page does not exist)"), <br>[QC](https://en.wikichip.org/w/index.php?title=intel/cores/penryn_qc&action=edit&redlink=1 "intel/cores/penryn qc (page does not exist)"), <br>[Wolfdale](https://en.wikichip.org/w/index.php?title=intel/cores/wolfdale&action=edit&redlink=1 "intel/cores/wolfdale (page does not exist)"), <br>[Yorkfield](https://en.wikichip.org/w/index.php?title=intel/cores/yorkfield&action=edit&redlink=1 "intel/cores/yorkfield (page does not exist)") | 0               | 0x6    | 0x1            | 0x7   | [Family 6 Model 23](https://en.wikichip.org/w/index.php?title=Family_6_Model_23&action=edit&redlink=1 "Family 6 Model 23 (page does not exist)")    |
| [P6](https://en.wikichip.org/wiki/intel/microarchitectures/p6 "intel/microarchitectures/p6") vea [[P6(Server)]]                                                                                                                             | ?                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 0               | 0x6    | 0x0            | 0xA   | [Family 6 Model 10](https://en.wikichip.org/w/index.php?title=Family_6_Model_10&action=edit&redlink=1 "Family 6 Model 10 (page does not exist)")    |

#### [Small Cores](https://en.wikichip.org/wiki/Small_Cores "Small Cores")[[edit](https://en.wikichip.org/w/index.php?title=intel/cpuid&action=edit&section=7 "Edit section: Small Cores")]

Intel's client small cores refers to Intel low-power SoCs that ship in low power laptops, tablets, embedded devices, and low-power servers.

| Microarchitecture                                                                                                                                   | Core                                                                                                                                                                                                                                                                                                                                                      | Extended Family | Family | Extended Model | Model |                                                                                                                                                     |
| --------------------------------------------------------------------------------------------------------------------------------------------------- | --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- | --------------- | ------ | -------------- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------- |
| [Tremont](https://en.wikichip.org/wiki/intel/microarchitectures/tremont "intel/microarchitectures/tremont") vea [[Tremont]]                         | [Jasper Lake](https://en.wikichip.org/w/index.php?title=intel/cores/jasper_lake&action=edit&redlink=1 "intel/cores/jasper lake (page does not exist)")                                                                                                                                                                                                    | 0               | 0x6    | 0x9            | 0xC   | [Family 6 Model 156](https://en.wikichip.org/w/index.php?title=Family_6_Model_156&action=edit&redlink=1 "Family 6 Model 156 (page does not exist)") |
|                                                                                                                                                     | [Elkhart Lake](https://en.wikichip.org/wiki/intel/cores/elkhart_lake "intel/cores/elkhart lake")                                                                                                                                                                                                                                                          | 0               | 0x6    | 0x9            | 0x6   | [Family 6 Model 150](https://en.wikichip.org/w/index.php?title=Family_6_Model_150&action=edit&redlink=1 "Family 6 Model 150 (page does not exist)") |
|                                                                                                                                                     | [Lakefield](https://en.wikichip.org/w/index.php?title=intel/cores/lakefield&action=edit&redlink=1 "intel/cores/lakefield (page does not exist)")                                                                                                                                                                                                          | 0               | 0x6    | 0x8            | 0xA   | [Family 6 Model 138](https://en.wikichip.org/w/index.php?title=Family_6_Model_138&action=edit&redlink=1 "Family 6 Model 138 (page does not exist)") |
| [Goldmont Plus](https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus "intel/microarchitectures/goldmont plus") vea [[Goldmont_Plus]] | [Gemini Lake](https://en.wikichip.org/wiki/intel/cores/gemini_lake "intel/cores/gemini lake")                                                                                                                                                                                                                                                             | 0               | 0x6    | 0x7            | 0xA   | [Family 6 Model 122](https://en.wikichip.org/w/index.php?title=Family_6_Model_122&action=edit&redlink=1 "Family 6 Model 122 (page does not exist)") |
| [Goldmont](https://en.wikichip.org/wiki/intel/microarchitectures/goldmont "intel/microarchitectures/goldmont") vea [[Goldmont]]                     | [Denverton](https://en.wikichip.org/wiki/intel/cores/denverton "intel/cores/denverton")                                                                                                                                                                                                                                                                   | 0               | 0x6    | 0x5            | 0xF   | [Family 6 Model 95](https://en.wikichip.org/w/index.php?title=Family_6_Model_95&action=edit&redlink=1 "Family 6 Model 95 (page does not exist)")    |
|                                                                                                                                                     | [Apollo Lake](https://en.wikichip.org/wiki/intel/cores/apollo_lake "intel/cores/apollo lake"), <br>[Broxton](https://en.wikichip.org/wiki/intel/cores/broxton "intel/cores/broxton")                                                                                                                                                                      | 0               | 0x6    | 0x5            | 0xC   | [Family 6 Model 92](https://en.wikichip.org/w/index.php?title=Family_6_Model_92&action=edit&redlink=1 "Family 6 Model 92 (page does not exist)")    |
| [Airmont](https://en.wikichip.org/wiki/intel/microarchitectures/airmont "intel/microarchitectures/airmont") vea [[Airmont]]                         | [Cherry Trail](https://en.wikichip.org/wiki/intel/cores/cherry_trail "intel/cores/cherry trail"),<br> [Braswell](https://en.wikichip.org/wiki/intel/cores/braswell "intel/cores/braswell")                                                                                                                                                                | 0               | 0x6    | 0x4            | 0xC   | [Family 6 Model 76](https://en.wikichip.org/w/index.php?title=Family_6_Model_76&action=edit&redlink=1 "Family 6 Model 76 (page does not exist)")    |
| [Silvermont](https://en.wikichip.org/wiki/intel/microarchitectures/silvermont "intel/microarchitectures/silvermont") vea [[Silvermont]]             | [SoFIA](https://en.wikichip.org/w/index.php?title=intel/cores/sofia&action=edit&redlink=1 "intel/cores/sofia (page does not exist)")                                                                                                                                                                                                                      | 0               | 0x6    | 0x5            | 0xD   | [Family 6 Model 93](https://en.wikichip.org/w/index.php?title=Family_6_Model_93&action=edit&redlink=1 "Family 6 Model 93 (page does not exist)")    |
|                                                                                                                                                     | [Anniedale](https://en.wikichip.org/w/index.php?title=intel/cores/anniedale&action=edit&redlink=1 "intel/cores/anniedale (page does not exist)")                                                                                                                                                                                                          | 0               | 0x6    | 0x5            | 0xA   | [Family 6 Model 90](https://en.wikichip.org/w/index.php?title=Family_6_Model_90&action=edit&redlink=1 "Family 6 Model 90 (page does not exist)")    |
|                                                                                                                                                     | [Avoton](https://en.wikichip.org/w/index.php?title=intel/cores/avoton&action=edit&redlink=1 "intel/cores/avoton (page does not exist)"), [Rangeley](https://en.wikichip.org/w/index.php?title=intel/cores/rangeley&action=edit&redlink=1 "intel/cores/rangeley (page does not exist)")                                                                    | 0               | 0x6    | 0x4            | 0xD   | [Family 6 Model 77](https://en.wikichip.org/w/index.php?title=Family_6_Model_77&action=edit&redlink=1 "Family 6 Model 77 (page does not exist)")    |
|                                                                                                                                                     | [Tangier](https://en.wikichip.org/w/index.php?title=intel/cores/tangier&action=edit&redlink=1 "intel/cores/tangier (page does not exist)")                                                                                                                                                                                                                | 0               | 0x6    | 0x4            | 0xA   | [Family 6 Model 74](https://en.wikichip.org/w/index.php?title=Family_6_Model_74&action=edit&redlink=1 "Family 6 Model 74 (page does not exist)")    |
|                                                                                                                                                     | [Bay Trail](https://en.wikichip.org/w/index.php?title=intel/cores/bay_trail&action=edit&redlink=1 "intel/cores/bay trail (page does not exist)")                                                                                                                                                                                                          | 0               | 0x6    | 0x3            | 0x7   | [Family 6 Model 55](https://en.wikichip.org/w/index.php?title=Family_6_Model_55&action=edit&redlink=1 "Family 6 Model 55 (page does not exist)")    |
| [Saltwell](https://en.wikichip.org/wiki/intel/microarchitectures/saltwell "intel/microarchitectures/saltwell") vea [[Saltwell]]                     | [Cedarview](https://en.wikichip.org/w/index.php?title=intel/cores/cedarview&action=edit&redlink=1 "intel/cores/cedarview (page does not exist)")                                                                                                                                                                                                          | 0               | 0x6    | 0x3            | 0x6   | [Family 6 Model 54](https://en.wikichip.org/w/index.php?title=Family_6_Model_54&action=edit&redlink=1 "Family 6 Model 54 (page does not exist)")    |
|                                                                                                                                                     | [Cloverview](https://en.wikichip.org/w/index.php?title=intel/cores/cloverview&action=edit&redlink=1 "intel/cores/cloverview (page does not exist)")                                                                                                                                                                                                       | 0               | 0x6    | 0x3            | 0x5   | [Family 6 Model 53](https://en.wikichip.org/w/index.php?title=Family_6_Model_53&action=edit&redlink=1 "Family 6 Model 53 (page does not exist)")    |
|                                                                                                                                                     | [Penwell](https://en.wikichip.org/w/index.php?title=intel/cores/penwell&action=edit&redlink=1 "intel/cores/penwell (page does not exist)")                                                                                                                                                                                                                | 0               | 0x6    | 0x2            | 0x7   | [Family 6 Model 39](https://en.wikichip.org/w/index.php?title=Family_6_Model_39&action=edit&redlink=1 "Family 6 Model 39 (page does not exist)")    |
| [Bonnell](https://en.wikichip.org/wiki/intel/microarchitectures/bonnell "intel/microarchitectures/bonnell") vea [[Bonnell]]                         | [Lincroft](https://en.wikichip.org/wiki/intel/cores/lincroft "intel/cores/lincroft")                                                                                                                                                                                                                                                                      | 0               | 0x6    | 0x2            | 0x6   | [Family 6 Model 38](https://en.wikichip.org/w/index.php?title=Family_6_Model_38&action=edit&redlink=1 "Family 6 Model 38 (page does not exist)")    |
|                                                                                                                                                     | [Silverthorne](https://en.wikichip.org/wiki/intel/cores/silverthorne "intel/cores/silverthorne"),<br> [Diamondville](https://en.wikichip.org/wiki/intel/cores/diamondville "intel/cores/diamondville"),<br> [Pineview](https://en.wikichip.org/w/index.php?title=intel/cores/pineview&action=edit&redlink=1 "intel/cores/pineview (page does not exist)") | 0               | 0x6    | 0x1            | 0xC   | [Family 6 Model 28](https://en.wikichip.org/w/index.php?title=Family_6_Model_28&action=edit&redlink=1 "Family 6 Model 28 (page does not exist)")    |

#### [MIC Architecture](https://en.wikichip.org/wiki/intel/mic_architecture "intel/mic architecture")[[edit](https://en.wikichip.org/w/index.php?title=intel/cpuid&action=edit&section=8 "Edit section: MIC Architecture")]

| Microarchitecture                                                                                                                                           | Core | Extended Family | Family | Extended Model | Model |                                                                                                                                                     |
| ----------------------------------------------------------------------------------------------------------------------------------------------------------- | ---- | --------------- | ------ | -------------- | ----- | --------------------------------------------------------------------------------------------------------------------------------------------------- |
| [Knights Mill](https://en.wikichip.org/wiki/intel/microarchitectures/knights_mill "intel/microarchitectures/knights mill") vea [[Knights_Mill]]             |      | 0               | 0x6    | 0x8            | 0x5   | [Family 6 Model 133](https://en.wikichip.org/w/index.php?title=Family_6_Model_133&action=edit&redlink=1 "Family 6 Model 133 (page does not exist)") |
| [Knights Landing](https://en.wikichip.org/wiki/intel/microarchitectures/knights_landing "intel/microarchitectures/knights landing") vea [[Knights_Landing]] |      | 0               | 0x6    | 0x5            | 0x7   | [Family 6 Model 87](https://en.wikichip.org/w/index.php?title=Family_6_Model_87&action=edit&redlink=1 "Family 6 Model 87 (page does not exist)")    |
