// Seed: 117397183
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output tri1 id_3;
  output wire id_2;
  input wire id_1;
  assign (pull1, strong0) id_2 = id_1;
  assign id_3 = id_1 ? id_5 - id_6 : -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd61
) (
    input tri0 id_0
    , _id_15,
    input supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wand id_4,
    input tri1 id_5,
    input wire id_6,
    input tri0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wand id_11,
    input wor id_12,
    input uwire id_13
    , id_16
);
  wire [-1 : id_15] id_17;
  module_0 modCall_1 (
      id_17,
      id_16,
      id_16,
      id_17,
      id_16,
      id_17,
      id_16
  );
endmodule
