# 1 "../src/main.c"
# 1 "C:\\Users\\Tom\\Documents\\Projects\\Scopy_MVP_Platform\\scopy-fpga\\ps_app\\Debug//"
# 1 "<built-in>"
#define __STDC__ 1
#define __STDC_VERSION__ 201112L
#define __STDC_UTF_16__ 1
#define __STDC_UTF_32__ 1
#define __STDC_HOSTED__ 1
#define __GNUC__ 7
#define __GNUC_MINOR__ 3
#define __GNUC_PATCHLEVEL__ 1
#define __VERSION__ "7.3.1 20180314"
#define __LINARO_RELEASE__ 201804
#define __LINARO_SPIN__ 0
#define __ATOMIC_RELAXED 0
#define __ATOMIC_SEQ_CST 5
#define __ATOMIC_ACQUIRE 2
#define __ATOMIC_RELEASE 3
#define __ATOMIC_ACQ_REL 4
#define __ATOMIC_CONSUME 1
#define __FINITE_MATH_ONLY__ 0
#define __SIZEOF_INT__ 4
#define __SIZEOF_LONG__ 4
#define __SIZEOF_LONG_LONG__ 8
#define __SIZEOF_SHORT__ 2
#define __SIZEOF_FLOAT__ 4
#define __SIZEOF_DOUBLE__ 8
#define __SIZEOF_LONG_DOUBLE__ 8
#define __SIZEOF_SIZE_T__ 4
#define __CHAR_BIT__ 8
#define __BIGGEST_ALIGNMENT__ 8
#define __ORDER_LITTLE_ENDIAN__ 1234
#define __ORDER_BIG_ENDIAN__ 4321
#define __ORDER_PDP_ENDIAN__ 3412
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
#define __SIZEOF_POINTER__ 4
#define __SIZE_TYPE__ unsigned int
#define __PTRDIFF_TYPE__ int
#define __WCHAR_TYPE__ unsigned int
#define __WINT_TYPE__ unsigned int
#define __INTMAX_TYPE__ long long int
#define __UINTMAX_TYPE__ long long unsigned int
#define __CHAR16_TYPE__ short unsigned int
#define __CHAR32_TYPE__ long unsigned int
#define __SIG_ATOMIC_TYPE__ int
#define __INT8_TYPE__ signed char
#define __INT16_TYPE__ short int
#define __INT32_TYPE__ long int
#define __INT64_TYPE__ long long int
#define __UINT8_TYPE__ unsigned char
#define __UINT16_TYPE__ short unsigned int
#define __UINT32_TYPE__ long unsigned int
#define __UINT64_TYPE__ long long unsigned int
#define __INT_LEAST8_TYPE__ signed char
#define __INT_LEAST16_TYPE__ short int
#define __INT_LEAST32_TYPE__ long int
#define __INT_LEAST64_TYPE__ long long int
#define __UINT_LEAST8_TYPE__ unsigned char
#define __UINT_LEAST16_TYPE__ short unsigned int
#define __UINT_LEAST32_TYPE__ long unsigned int
#define __UINT_LEAST64_TYPE__ long long unsigned int
#define __INT_FAST8_TYPE__ int
#define __INT_FAST16_TYPE__ int
#define __INT_FAST32_TYPE__ int
#define __INT_FAST64_TYPE__ long long int
#define __UINT_FAST8_TYPE__ unsigned int
#define __UINT_FAST16_TYPE__ unsigned int
#define __UINT_FAST32_TYPE__ unsigned int
#define __UINT_FAST64_TYPE__ long long unsigned int
#define __INTPTR_TYPE__ int
#define __UINTPTR_TYPE__ unsigned int
#define __has_include(STR) __has_include__(STR)
#define __has_include_next(STR) __has_include_next__(STR)
#define __GXX_ABI_VERSION 1011
#define __SCHAR_MAX__ 0x7f
#define __SHRT_MAX__ 0x7fff
#define __INT_MAX__ 0x7fffffff
#define __LONG_MAX__ 0x7fffffffL
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
#define __WCHAR_MAX__ 0xffffffffU
#define __WCHAR_MIN__ 0U
#define __WINT_MAX__ 0xffffffffU
#define __WINT_MIN__ 0U
#define __PTRDIFF_MAX__ 0x7fffffff
#define __SIZE_MAX__ 0xffffffffU
#define __SCHAR_WIDTH__ 8
#define __SHRT_WIDTH__ 16
#define __INT_WIDTH__ 32
#define __LONG_WIDTH__ 32
#define __LONG_LONG_WIDTH__ 64
#define __WCHAR_WIDTH__ 32
#define __WINT_WIDTH__ 32
#define __PTRDIFF_WIDTH__ 32
#define __SIZE_WIDTH__ 32
#define __INTMAX_MAX__ 0x7fffffffffffffffLL
#define __INTMAX_C(c) c ## LL
#define __UINTMAX_MAX__ 0xffffffffffffffffULL
#define __UINTMAX_C(c) c ## ULL
#define __INTMAX_WIDTH__ 64
#define __SIG_ATOMIC_MAX__ 0x7fffffff
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
#define __SIG_ATOMIC_WIDTH__ 32
#define __INT8_MAX__ 0x7f
#define __INT16_MAX__ 0x7fff
#define __INT32_MAX__ 0x7fffffffL
#define __INT64_MAX__ 0x7fffffffffffffffLL
#define __UINT8_MAX__ 0xff
#define __UINT16_MAX__ 0xffff
#define __UINT32_MAX__ 0xffffffffUL
#define __UINT64_MAX__ 0xffffffffffffffffULL
#define __INT_LEAST8_MAX__ 0x7f
#define __INT8_C(c) c
#define __INT_LEAST8_WIDTH__ 8
#define __INT_LEAST16_MAX__ 0x7fff
#define __INT16_C(c) c
#define __INT_LEAST16_WIDTH__ 16
#define __INT_LEAST32_MAX__ 0x7fffffffL
#define __INT32_C(c) c ## L
#define __INT_LEAST32_WIDTH__ 32
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
#define __INT64_C(c) c ## LL
#define __INT_LEAST64_WIDTH__ 64
#define __UINT_LEAST8_MAX__ 0xff
#define __UINT8_C(c) c
#define __UINT_LEAST16_MAX__ 0xffff
#define __UINT16_C(c) c
#define __UINT_LEAST32_MAX__ 0xffffffffUL
#define __UINT32_C(c) c ## UL
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
#define __UINT64_C(c) c ## ULL
#define __INT_FAST8_MAX__ 0x7fffffff
#define __INT_FAST8_WIDTH__ 32
#define __INT_FAST16_MAX__ 0x7fffffff
#define __INT_FAST16_WIDTH__ 32
#define __INT_FAST32_MAX__ 0x7fffffff
#define __INT_FAST32_WIDTH__ 32
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
#define __INT_FAST64_WIDTH__ 64
#define __UINT_FAST8_MAX__ 0xffffffffU
#define __UINT_FAST16_MAX__ 0xffffffffU
#define __UINT_FAST32_MAX__ 0xffffffffU
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
#define __INTPTR_MAX__ 0x7fffffff
#define __INTPTR_WIDTH__ 32
#define __UINTPTR_MAX__ 0xffffffffU
#define __GCC_IEC_559 2
#define __GCC_IEC_559_COMPLEX 2
#define __FLT_EVAL_METHOD__ 0
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
#define __DEC_EVAL_METHOD__ 2
#define __FLT_RADIX__ 2
#define __FLT_MANT_DIG__ 24
#define __FLT_DIG__ 6
#define __FLT_MIN_EXP__ (-125)
#define __FLT_MIN_10_EXP__ (-37)
#define __FLT_MAX_EXP__ 128
#define __FLT_MAX_10_EXP__ 38
#define __FLT_DECIMAL_DIG__ 9
#define __FLT_MAX__ 3.4028234663852886e+38F
#define __FLT_MIN__ 1.1754943508222875e-38F
#define __FLT_EPSILON__ 1.1920928955078125e-7F
#define __FLT_DENORM_MIN__ 1.4012984643248171e-45F
#define __FLT_HAS_DENORM__ 1
#define __FLT_HAS_INFINITY__ 1
#define __FLT_HAS_QUIET_NAN__ 1
#define __DBL_MANT_DIG__ 53
#define __DBL_DIG__ 15
#define __DBL_MIN_EXP__ (-1021)
#define __DBL_MIN_10_EXP__ (-307)
#define __DBL_MAX_EXP__ 1024
#define __DBL_MAX_10_EXP__ 308
#define __DBL_DECIMAL_DIG__ 17
#define __DBL_MAX__ ((double)1.7976931348623157e+308L)
#define __DBL_MIN__ ((double)2.2250738585072014e-308L)
#define __DBL_EPSILON__ ((double)2.2204460492503131e-16L)
#define __DBL_DENORM_MIN__ ((double)4.9406564584124654e-324L)
#define __DBL_HAS_DENORM__ 1
#define __DBL_HAS_INFINITY__ 1
#define __DBL_HAS_QUIET_NAN__ 1
#define __LDBL_MANT_DIG__ 53
#define __LDBL_DIG__ 15
#define __LDBL_MIN_EXP__ (-1021)
#define __LDBL_MIN_10_EXP__ (-307)
#define __LDBL_MAX_EXP__ 1024
#define __LDBL_MAX_10_EXP__ 308
#define __DECIMAL_DIG__ 17
#define __LDBL_DECIMAL_DIG__ 17
#define __LDBL_MAX__ 1.7976931348623157e+308L
#define __LDBL_MIN__ 2.2250738585072014e-308L
#define __LDBL_EPSILON__ 2.2204460492503131e-16L
#define __LDBL_DENORM_MIN__ 4.9406564584124654e-324L
#define __LDBL_HAS_DENORM__ 1
#define __LDBL_HAS_INFINITY__ 1
#define __LDBL_HAS_QUIET_NAN__ 1
#define __FLT32_MANT_DIG__ 24
#define __FLT32_DIG__ 6
#define __FLT32_MIN_EXP__ (-125)
#define __FLT32_MIN_10_EXP__ (-37)
#define __FLT32_MAX_EXP__ 128
#define __FLT32_MAX_10_EXP__ 38
#define __FLT32_DECIMAL_DIG__ 9
#define __FLT32_MAX__ 3.4028234663852886e+38F32
#define __FLT32_MIN__ 1.1754943508222875e-38F32
#define __FLT32_EPSILON__ 1.1920928955078125e-7F32
#define __FLT32_DENORM_MIN__ 1.4012984643248171e-45F32
#define __FLT32_HAS_DENORM__ 1
#define __FLT32_HAS_INFINITY__ 1
#define __FLT32_HAS_QUIET_NAN__ 1
#define __FLT64_MANT_DIG__ 53
#define __FLT64_DIG__ 15
#define __FLT64_MIN_EXP__ (-1021)
#define __FLT64_MIN_10_EXP__ (-307)
#define __FLT64_MAX_EXP__ 1024
#define __FLT64_MAX_10_EXP__ 308
#define __FLT64_DECIMAL_DIG__ 17
#define __FLT64_MAX__ 1.7976931348623157e+308F64
#define __FLT64_MIN__ 2.2250738585072014e-308F64
#define __FLT64_EPSILON__ 2.2204460492503131e-16F64
#define __FLT64_DENORM_MIN__ 4.9406564584124654e-324F64
#define __FLT64_HAS_DENORM__ 1
#define __FLT64_HAS_INFINITY__ 1
#define __FLT64_HAS_QUIET_NAN__ 1
#define __FLT32X_MANT_DIG__ 53
#define __FLT32X_DIG__ 15
#define __FLT32X_MIN_EXP__ (-1021)
#define __FLT32X_MIN_10_EXP__ (-307)
#define __FLT32X_MAX_EXP__ 1024
#define __FLT32X_MAX_10_EXP__ 308
#define __FLT32X_DECIMAL_DIG__ 17
#define __FLT32X_MAX__ 1.7976931348623157e+308F32x
#define __FLT32X_MIN__ 2.2250738585072014e-308F32x
#define __FLT32X_EPSILON__ 2.2204460492503131e-16F32x
#define __FLT32X_DENORM_MIN__ 4.9406564584124654e-324F32x
#define __FLT32X_HAS_DENORM__ 1
#define __FLT32X_HAS_INFINITY__ 1
#define __FLT32X_HAS_QUIET_NAN__ 1
#define __DEC32_MANT_DIG__ 7
#define __DEC32_MIN_EXP__ (-94)
#define __DEC32_MAX_EXP__ 97
#define __DEC32_MIN__ 1E-95DF
#define __DEC32_MAX__ 9.999999E96DF
#define __DEC32_EPSILON__ 1E-6DF
#define __DEC32_SUBNORMAL_MIN__ 0.000001E-95DF
#define __DEC64_MANT_DIG__ 16
#define __DEC64_MIN_EXP__ (-382)
#define __DEC64_MAX_EXP__ 385
#define __DEC64_MIN__ 1E-383DD
#define __DEC64_MAX__ 9.999999999999999E384DD
#define __DEC64_EPSILON__ 1E-15DD
#define __DEC64_SUBNORMAL_MIN__ 0.000000000000001E-383DD
#define __DEC128_MANT_DIG__ 34
#define __DEC128_MIN_EXP__ (-6142)
#define __DEC128_MAX_EXP__ 6145
#define __DEC128_MIN__ 1E-6143DL
#define __DEC128_MAX__ 9.999999999999999999999999999999999E6144DL
#define __DEC128_EPSILON__ 1E-33DL
#define __DEC128_SUBNORMAL_MIN__ 0.000000000000000000000000000000001E-6143DL
#define __SFRACT_FBIT__ 7
#define __SFRACT_IBIT__ 0
#define __SFRACT_MIN__ (-0.5HR-0.5HR)
#define __SFRACT_MAX__ 0X7FP-7HR
#define __SFRACT_EPSILON__ 0x1P-7HR
#define __USFRACT_FBIT__ 8
#define __USFRACT_IBIT__ 0
#define __USFRACT_MIN__ 0.0UHR
#define __USFRACT_MAX__ 0XFFP-8UHR
#define __USFRACT_EPSILON__ 0x1P-8UHR
#define __FRACT_FBIT__ 15
#define __FRACT_IBIT__ 0
#define __FRACT_MIN__ (-0.5R-0.5R)
#define __FRACT_MAX__ 0X7FFFP-15R
#define __FRACT_EPSILON__ 0x1P-15R
#define __UFRACT_FBIT__ 16
#define __UFRACT_IBIT__ 0
#define __UFRACT_MIN__ 0.0UR
#define __UFRACT_MAX__ 0XFFFFP-16UR
#define __UFRACT_EPSILON__ 0x1P-16UR
#define __LFRACT_FBIT__ 31
#define __LFRACT_IBIT__ 0
#define __LFRACT_MIN__ (-0.5LR-0.5LR)
#define __LFRACT_MAX__ 0X7FFFFFFFP-31LR
#define __LFRACT_EPSILON__ 0x1P-31LR
#define __ULFRACT_FBIT__ 32
#define __ULFRACT_IBIT__ 0
#define __ULFRACT_MIN__ 0.0ULR
#define __ULFRACT_MAX__ 0XFFFFFFFFP-32ULR
#define __ULFRACT_EPSILON__ 0x1P-32ULR
#define __LLFRACT_FBIT__ 63
#define __LLFRACT_IBIT__ 0
#define __LLFRACT_MIN__ (-0.5LLR-0.5LLR)
#define __LLFRACT_MAX__ 0X7FFFFFFFFFFFFFFFP-63LLR
#define __LLFRACT_EPSILON__ 0x1P-63LLR
#define __ULLFRACT_FBIT__ 64
#define __ULLFRACT_IBIT__ 0
#define __ULLFRACT_MIN__ 0.0ULLR
#define __ULLFRACT_MAX__ 0XFFFFFFFFFFFFFFFFP-64ULLR
#define __ULLFRACT_EPSILON__ 0x1P-64ULLR
#define __SACCUM_FBIT__ 7
#define __SACCUM_IBIT__ 8
#define __SACCUM_MIN__ (-0X1P7HK-0X1P7HK)
#define __SACCUM_MAX__ 0X7FFFP-7HK
#define __SACCUM_EPSILON__ 0x1P-7HK
#define __USACCUM_FBIT__ 8
#define __USACCUM_IBIT__ 8
#define __USACCUM_MIN__ 0.0UHK
#define __USACCUM_MAX__ 0XFFFFP-8UHK
#define __USACCUM_EPSILON__ 0x1P-8UHK
#define __ACCUM_FBIT__ 15
#define __ACCUM_IBIT__ 16
#define __ACCUM_MIN__ (-0X1P15K-0X1P15K)
#define __ACCUM_MAX__ 0X7FFFFFFFP-15K
#define __ACCUM_EPSILON__ 0x1P-15K
#define __UACCUM_FBIT__ 16
#define __UACCUM_IBIT__ 16
#define __UACCUM_MIN__ 0.0UK
#define __UACCUM_MAX__ 0XFFFFFFFFP-16UK
#define __UACCUM_EPSILON__ 0x1P-16UK
#define __LACCUM_FBIT__ 31
#define __LACCUM_IBIT__ 32
#define __LACCUM_MIN__ (-0X1P31LK-0X1P31LK)
#define __LACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LK
#define __LACCUM_EPSILON__ 0x1P-31LK
#define __ULACCUM_FBIT__ 32
#define __ULACCUM_IBIT__ 32
#define __ULACCUM_MIN__ 0.0ULK
#define __ULACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULK
#define __ULACCUM_EPSILON__ 0x1P-32ULK
#define __LLACCUM_FBIT__ 31
#define __LLACCUM_IBIT__ 32
#define __LLACCUM_MIN__ (-0X1P31LLK-0X1P31LLK)
#define __LLACCUM_MAX__ 0X7FFFFFFFFFFFFFFFP-31LLK
#define __LLACCUM_EPSILON__ 0x1P-31LLK
#define __ULLACCUM_FBIT__ 32
#define __ULLACCUM_IBIT__ 32
#define __ULLACCUM_MIN__ 0.0ULLK
#define __ULLACCUM_MAX__ 0XFFFFFFFFFFFFFFFFP-32ULLK
#define __ULLACCUM_EPSILON__ 0x1P-32ULLK
#define __QQ_FBIT__ 7
#define __QQ_IBIT__ 0
#define __HQ_FBIT__ 15
#define __HQ_IBIT__ 0
#define __SQ_FBIT__ 31
#define __SQ_IBIT__ 0
#define __DQ_FBIT__ 63
#define __DQ_IBIT__ 0
#define __TQ_FBIT__ 127
#define __TQ_IBIT__ 0
#define __UQQ_FBIT__ 8
#define __UQQ_IBIT__ 0
#define __UHQ_FBIT__ 16
#define __UHQ_IBIT__ 0
#define __USQ_FBIT__ 32
#define __USQ_IBIT__ 0
#define __UDQ_FBIT__ 64
#define __UDQ_IBIT__ 0
#define __UTQ_FBIT__ 128
#define __UTQ_IBIT__ 0
#define __HA_FBIT__ 7
#define __HA_IBIT__ 8
#define __SA_FBIT__ 15
#define __SA_IBIT__ 16
#define __DA_FBIT__ 31
#define __DA_IBIT__ 32
#define __TA_FBIT__ 63
#define __TA_IBIT__ 64
#define __UHA_FBIT__ 8
#define __UHA_IBIT__ 8
#define __USA_FBIT__ 16
#define __USA_IBIT__ 16
#define __UDA_FBIT__ 32
#define __UDA_IBIT__ 32
#define __UTA_FBIT__ 64
#define __UTA_IBIT__ 64
#define __REGISTER_PREFIX__ 
#define __USER_LABEL_PREFIX__ 
#define __GNUC_STDC_INLINE__ 1
#define __NO_INLINE__ 1
#define __CHAR_UNSIGNED__ 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
#define __GCC_ATOMIC_INT_LOCK_FREE 2
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
#define __GCC_HAVE_DWARF2_CFI_ASM 1
#define __PRAGMA_REDEFINE_EXTNAME 1
#define __SIZEOF_WCHAR_T__ 4
#define __SIZEOF_WINT_T__ 4
#define __SIZEOF_PTRDIFF_T__ 4
#define __ARM_FEATURE_DSP 1
#define __ARM_FEATURE_QBIT 1
#define __ARM_FEATURE_SAT 1
#undef __ARM_FEATURE_CRYPTO
# 1 "<built-in>"
#define __ARM_FEATURE_UNALIGNED 1
#undef __ARM_FEATURE_QRDMX
# 1 "<built-in>"
#undef __ARM_FEATURE_CRC32
# 1 "<built-in>"
#undef __ARM_FEATURE_DOTPROD
# 1 "<built-in>"
#define __ARM_32BIT_STATE 1
#undef __ARM_FEATURE_CMSE
# 1 "<built-in>"
#define __ARM_FEATURE_LDREX 15
#define __ARM_FEATURE_CLZ 1
#undef __ARM_FEATURE_NUMERIC_MAXMIN
# 1 "<built-in>"
#define __ARM_FEATURE_SIMD32 1
#define __ARM_SIZEOF_MINIMAL_ENUM 1
#define __ARM_SIZEOF_WCHAR_T 4
#define __ARM_ARCH_PROFILE 65
#define __arm__ 1
#define __ARM_ARCH 7
#define __ARM_ARCH_ISA_ARM 1
#define __APCS_32__ 1
#undef __thumb__
# 1 "<built-in>"
#undef __thumb2__
# 1 "<built-in>"
#undef __THUMBEL__
# 1 "<built-in>"
#define __ARM_ARCH_ISA_THUMB 2
#define __ARMEL__ 1
#define __VFP_FP__ 1
#define __ARM_FP 12
#undef __ARM_FP16_FORMAT_IEEE
# 1 "<built-in>"
#undef __ARM_FP16_FORMAT_ALTERNATIVE
# 1 "<built-in>"
#undef __ARM_FP16_ARGS
# 1 "<built-in>"
#undef __ARM_FEATURE_FP16_SCALAR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_FEATURE_FP16_VECTOR_ARITHMETIC
# 1 "<built-in>"
#undef __ARM_FEATURE_FMA
# 1 "<built-in>"
#undef __ARM_NEON__
# 1 "<built-in>"
#undef __ARM_NEON
# 1 "<built-in>"
#undef __ARM_NEON_FP
# 1 "<built-in>"
#define __THUMB_INTERWORK__ 1
#define __ARM_ARCH_7A__ 1
#define __ARM_PCS_VFP 1
#define __ARM_EABI__ 1
#undef __ARM_ARCH_EXT_IDIV__
# 1 "<built-in>"
#undef __ARM_FEATURE_IDIV
# 1 "<built-in>"
#undef __ARM_ASM_SYNTAX_UNIFIED__
# 1 "<built-in>"
#define __GXX_TYPEINFO_EQUALITY_INLINE 0
#define __ELF__ 1
# 1 "<command-line>"
#define __USES_INITFINI__ 1
#define DEBUG 1
#undef NDEBUG
# 1 "../src/main.c"
# 37 "../src/main.c"
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 1 3 4
# 27 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define _STDIO_H_ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 1 3 4
# 13 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 3 4
#define _ANSIDECL_H_ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\newlib.h" 1 3 4







#define __NEWLIB_H__ 1





# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_newlib_version.h" 1 3 4



#define _NEWLIB_VERSION_H__ 1

#define _NEWLIB_VERSION "2.4.0"
#define __NEWLIB__ 2
#define __NEWLIB_MINOR__ 4
#define __NEWLIB_PATCHLEVEL__ 0
# 15 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\newlib.h" 2 3 4



#define _WANT_IO_C99_FORMATS 1


#define _WANT_IO_LONG_LONG 1
# 37 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\newlib.h" 3 4
#define _MB_CAPABLE 1


#define _MB_LEN_MAX 8
# 50 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\newlib.h" 3 4
#define HAVE_INITFINI_ARRAY 1



#define _ATEXIT_DYNAMIC_ALLOC 1


#define _HAVE_LONG_DOUBLE 1


#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1


#define _LDBL_EQ_DBL 1


#define _FVWRITE_IN_STREAMIO 1


#define _FSEEK_OPTIMIZATION 1


#define _WIDE_ORIENT 1


#define _UNBUF_STREAM_OPT 1
# 16 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\config.h" 1 3 4

#define __SYS_CONFIG_H__ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\ieeefp.h" 1 3 4
# 60 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\ieeefp.h" 3 4
#define __IEEE_LITTLE_ENDIAN 
# 5 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\config.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 1 3 4
# 22 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define _SYS_FEATURES_H 
# 33 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))






#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)
# 128 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#undef _DEFAULT_SOURCE
#define _DEFAULT_SOURCE 1



#undef _POSIX_SOURCE
#define _POSIX_SOURCE 1
#undef _POSIX_C_SOURCE
#define _POSIX_C_SOURCE 200809L
# 155 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#undef _ATFILE_SOURCE
#define _ATFILE_SOURCE 1
# 242 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define __ATFILE_VISIBLE 1





#define __BSD_VISIBLE 1







#define __GNU_VISIBLE 0




#define __ISO_C_VISIBLE 2011
# 272 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define __LARGEFILE_VISIBLE 0



#define __MISC_VISIBLE 1





#define __POSIX_VISIBLE 200809
# 298 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define __SVID_VISIBLE 1
# 314 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\features.h" 3 4
#define __XSI_VISIBLE 0
# 6 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\config.h" 2 3 4
# 220 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\config.h" 3 4
#define _POINTER_INT long





#undef __RAND_MAX



#define __RAND_MAX 0x7fffffff
# 245 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\config.h" 3 4
#define __EXPORT 



#define __IMPORT 






#define _READ_WRITE_RETURN_TYPE int





#define _READ_WRITE_BUFSIZE_TYPE int
# 17 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 2 3 4






#define _HAVE_STDC 
# 44 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 3 4
#define _BEGIN_STD_C 
#define _END_STD_C 
#define _NOTHROW 



#define _PTR void *
#define _AND ,
#define _NOARGS void
#define _CONST const
#define _VOLATILE volatile
#define _SIGNED signed
#define _DOTS , ...
#define _VOID void






#define _EXFUN_NOTHROW(name,proto) name proto _NOTHROW
#define _EXFUN(name,proto) name proto
#define _EXPARM(name,proto) (* name) proto
#define _EXFNPTR(name,proto) (* name) proto

#define _DEFUN(name,arglist,args) name(args)
#define _DEFUN_VOID(name) name(_NOARGS)
#define _CAST_VOID (void)

#define _LONG_DOUBLE long double


#define _PARAMS(paramlist) paramlist
# 101 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 3 4
#define _ATTRIBUTE(attrs) __attribute__ (attrs)
# 127 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 3 4
#define _ELIDABLE_INLINE static __inline__



#define _NOINLINE __attribute__ ((__noinline__))
#define _NOINLINE_STATIC _NOINLINE static
# 30 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4

#define _FSTDIO 

#define __need_size_t 
#define __need_NULL 
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 1 3 4
# 41 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define _SYS_CDEFS_H_ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 1 3 4





#define _MACHINE__DEFAULT_TYPES_H 
# 15 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
#define __EXP(x) __ ##x ##__
# 27 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4

# 27 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef signed char __int8_t;

typedef unsigned char __uint8_t;



#define ___int8_t_defined 1







typedef short int __int16_t;

typedef short unsigned int __uint16_t;



#define ___int16_t_defined 1
# 63 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef long int __int32_t;

typedef long unsigned int __uint32_t;



#define ___int32_t_defined 1
# 89 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef long long int __int64_t;

typedef long long unsigned int __uint64_t;



#define ___int64_t_defined 1
# 120 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef signed char __int_least8_t;

typedef unsigned char __uint_least8_t;



#define ___int_least8_t_defined 1
# 146 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef short int __int_least16_t;

typedef short unsigned int __uint_least16_t;



#define ___int_least16_t_defined 1
# 168 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef long int __int_least32_t;

typedef long unsigned int __uint_least32_t;



#define ___int_least32_t_defined 1
# 186 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
typedef long long int __int_least64_t;

typedef long long unsigned int __uint_least64_t;



#define ___int_least64_t_defined 1







typedef int __intptr_t;

typedef unsigned int __uintptr_t;
# 214 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_default_types.h" 3 4
#undef __EXP
# 44 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 2 3 4

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 187 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#define __size_t__ 
#define __SIZE_T__ 
#define _SIZE_T 
#define _SYS_SIZE_T_H 
#define _T_SIZE_ 
#define _T_SIZE 
#define __SIZE_T 
#define _SIZE_T_ 
#define _BSD_SIZE_T_ 
#define _SIZE_T_DEFINED_ 
#define _SIZE_T_DEFINED 
#define _BSD_SIZE_T_DEFINED_ 
#define _SIZE_T_DECLARED 
#define ___int_size_t_h 
#define _GCC_SIZE_T 
#define _SIZET_ 







#define __size_t 





typedef unsigned int size_t;
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 401 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL
# 46 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 2 3 4

#define __PMT(args) args
#define __DOTS , ...
#define __THROW 


#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname


#define __ptr_t void *
#define __long_double_t long double

#define __attribute_malloc__ 
#define __attribute_pure__ 
#define __attribute_format_strfmon__(a,b) 
#define __flexarr [0]


#define __bounded 
#define __unbounded 
#define __ptrvalue 
# 76 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __has_extension __has_feature


#define __has_feature(x) 0





#define __has_builtin(x) 0






#define __BEGIN_DECLS 
#define __END_DECLS 
# 105 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __GNUCLIKE_ASM 3
#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS 



#define __GNUCLIKE___TYPEOF 1
#define __GNUCLIKE___OFFSETOF 1
#define __GNUCLIKE___SECTION 1


#define __GNUCLIKE_CTOR_SECTION_HANDLING 1


#define __GNUCLIKE_BUILTIN_CONSTANT_P 1






#define __GNUCLIKE_BUILTIN_VARARGS 1
#define __GNUCLIKE_BUILTIN_STDARG 1
#define __GNUCLIKE_BUILTIN_VAALIST 1



#define __GNUC_VA_LIST_COMPATIBILITY 1






#define __compiler_membar() __asm __volatile(" " : : : "memory")



#define __GNUCLIKE_BUILTIN_NEXT_ARG 1
#define __GNUCLIKE_MATH_BUILTIN_RELOPS 


#define __GNUCLIKE_BUILTIN_MEMCPY 1


#define __CC_SUPPORTS_INLINE 1
#define __CC_SUPPORTS___INLINE 1
#define __CC_SUPPORTS___INLINE__ 1

#define __CC_SUPPORTS___FUNC__ 1
#define __CC_SUPPORTS_WARNING 1

#define __CC_SUPPORTS_VARADIC_XXX 1

#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1
# 175 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __P(protos) protos
#define __CONCAT1(x,y) x ## y
#define __CONCAT(x,y) __CONCAT1(x,y)
#define __STRING(x) #x
#define __XSTRING(x) __STRING(x)

#define __const const
#define __signed signed
#define __volatile volatile
# 239 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __weak_symbol __attribute__((__weak__))
# 252 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __dead2 __attribute__((__noreturn__))
#define __pure2 __attribute__((__const__))
#define __unused __attribute__((__unused__))
#define __used __attribute__((__used__))
#define __packed __attribute__((__packed__))
#define __aligned(x) __attribute__((__aligned__(x)))
#define __section(x) __attribute__((__section__(x)))


#define __alloc_size(x) __attribute__((__alloc_size__(x)))




#define __alloc_align(x) __attribute__((__alloc_align__(x)))
# 355 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)
# 364 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __malloc_like __attribute__((__malloc__))
#define __pure __attribute__((__pure__))






#define __always_inline __attribute__((__always_inline__))





#define __noinline __attribute__ ((__noinline__))





#define __nonnull(x) __attribute__((__nonnull__(x)))
#define __nonnull_all __attribute__((__nonnull__))






#define __fastcall __attribute__((__fastcall__))
#define __result_use_check __attribute__((__warn_unused_result__))






#define __returns_twice __attribute__((__returns_twice__))





#define __unreachable() __builtin_unreachable()
# 426 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __restrict restrict
# 459 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __predict_true(exp) __builtin_expect((exp), 1)
#define __predict_false(exp) __builtin_expect((exp), 0)






#define __sentinel __attribute__((__sentinel__))
#define __exported __attribute__((__visibility__("default")))
#define __hidden __attribute__((__visibility__("hidden")))






#define __offsetof(type,field) offsetof(type, field)
#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))
# 487 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})
# 509 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))

#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))

#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))
#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))

#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))
# 528 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __gnu_inline __attribute__((__gnu_inline__, __artificial__))
# 542 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __printf0like(fmtarg,firstvararg) 




#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))




#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)


#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")



#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)

#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)
# 596 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __FBSDID(s) struct __hack



#define __RCSID(s) struct __hack



#define __RCSID_SOURCE(s) struct __hack



#define __SCCSID(s) struct __hack



#define __COPYRIGHT(s) struct __hack



#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))



#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))



#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))
# 641 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx) 
#define __datatype_type_tag(kind,type) 
# 660 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\cdefs.h" 3 4
#define __lock_annotate(x) 



#define __lockable __lock_annotate(lockable)


#define __locks_exclusive(...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))

#define __locks_shared(...) __lock_annotate(shared_lock_function(__VA_ARGS__))



#define __trylocks_exclusive(...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))

#define __trylocks_shared(...) __lock_annotate(shared_trylock_function(__VA_ARGS__))



#define __unlocks(...) __lock_annotate(unlock_function(__VA_ARGS__))


#define __asserts_exclusive(...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))

#define __asserts_shared(...) __lock_annotate(assert_shared_lock(__VA_ARGS__))



#define __requires_exclusive(...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))

#define __requires_shared(...) __lock_annotate(shared_locks_required(__VA_ARGS__))

#define __requires_unlocked(...) __lock_annotate(locks_excluded(__VA_ARGS__))



#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)


#define __guarded_by(x) __lock_annotate(guarded_by(x))
#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))
# 36 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 39 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#define _STDDEF_H 
#define _STDDEF_H_ 

#define _ANSI_STDDEF_H 
# 137 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#define _PTRDIFF_T 
#define _T_PTRDIFF_ 
#define _T_PTRDIFF 
#define __PTRDIFF_T 
#define _PTRDIFF_T_ 
#define _BSD_PTRDIFF_T_ 
#define ___int_ptrdiff_t_h 
#define _GCC_PTRDIFF_T 
#define _PTRDIFF_T_DECLARED 



typedef int ptrdiff_t;
# 161 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 267 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#define __wchar_t__ 
#define __WCHAR_T__ 
#define _WCHAR_T 
#define _T_WCHAR_ 
#define _T_WCHAR 
#define __WCHAR_T 
#define _WCHAR_T_ 
#define _BSD_WCHAR_T_ 
#define _WCHAR_T_DEFINED_ 
#define _WCHAR_T_DEFINED 
#define _WCHAR_T_H 
#define ___int_wchar_t_h 
#define __INT_WCHAR_T_H 
#define _GCC_WCHAR_T 
#define _WCHAR_T_DECLARED 
# 294 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef _BSD_WCHAR_T_
# 328 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
typedef unsigned int wchar_t;
# 347 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 401 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)




#define _GCC_MAX_ALIGN_T 



typedef struct {
  long long __max_align_ll __attribute__((__aligned__(__alignof__(long long))));
  long double __max_align_ld __attribute__((__aligned__(__alignof__(long double))));
# 437 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
} max_align_t;
# 37 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4

#define __need___va_list 
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 1 3 4
# 34 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 3 4
#undef __need___va_list




#define __GNUC_VA_LIST 
typedef __builtin_va_list __gnuc_va_list;
# 40 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4







# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 1 3 4
# 11 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _SYS_REENT_H_ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\_ansi.h" 1 3 4
# 14 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 15 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 1 3 4
# 10 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 3 4
#define _SYS__TYPES_H 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\_types.h" 1 3 4





#define _MACHINE__TYPES_H 
# 13 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\lock.h" 1 3 4

#define __SYS_LOCK_H__ 



typedef int _LOCK_T;
typedef int _LOCK_RECURSIVE_T;



#define __LOCK_INIT(class,lock) static int lock = 0;
#define __LOCK_INIT_RECURSIVE(class,lock) static int lock = 0;
#define __lock_init(lock) (_CAST_VOID 0)
#define __lock_init_recursive(lock) (_CAST_VOID 0)
#define __lock_close(lock) (_CAST_VOID 0)
#define __lock_close_recursive(lock) (_CAST_VOID 0)
#define __lock_acquire(lock) (_CAST_VOID 0)
#define __lock_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_try_acquire(lock) (_CAST_VOID 0)
#define __lock_try_acquire_recursive(lock) (_CAST_VOID 0)
#define __lock_release(lock) (_CAST_VOID 0)
#define __lock_release_recursive(lock) (_CAST_VOID 0)
# 14 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 2 3 4


typedef long _off_t;



typedef short __dev_t;



typedef unsigned short __uid_t;


typedef unsigned short __gid_t;



__extension__ typedef long long _off64_t;







typedef long _fpos_t;
# 54 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 3 4
#define unsigned signed
typedef signed int _ssize_t;
#undef unsigned
# 66 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 3 4
#define __need_wint_t 
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 161 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 347 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t




#define _WINT_T 




typedef unsigned int wint_t;

#undef __need_wint_t
# 401 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 68 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_types.h" 2 3 4



typedef struct
{
  int __count;
  union
  {
    wint_t __wch;
    unsigned char __wchb[4];
  } __value;
} _mbstate_t;



typedef _LOCK_RECURSIVE_T _flock_t;




typedef void *_iconv_t;
# 16 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 2 3 4

#define _NULL 0



#define __Long long
typedef unsigned long __ULong;
# 38 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
struct _reent;






struct _Bigint
{
  struct _Bigint *_next;
  int _k, _maxwds, _sign, _wds;
  __ULong _x[1];
};


struct __tm
{
  int __tm_sec;
  int __tm_min;
  int __tm_hour;
  int __tm_mday;
  int __tm_mon;
  int __tm_year;
  int __tm_wday;
  int __tm_yday;
  int __tm_isdst;
};





#define _ATEXIT_SIZE 32

struct _on_exit_args {
 void * _fnargs[32];
 void * _dso_handle[32];

 __ULong _fntypes;


 __ULong _is_cxa;
};
# 91 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
struct _atexit {
 struct _atexit *_next;
 int _ind;

 void (*_fns[32])(void);
        struct _on_exit_args _on_exit_args;
};
#define _ATEXIT_INIT {_NULL, 0, {_NULL}, {{_NULL}, {_NULL}, 0, 0}}





#define _REENT_INIT_ATEXIT _NULL, _ATEXIT_INIT,
# 115 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
struct __sbuf {
 unsigned char *_base;
 int _size;
};
# 176 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _REENT_SMALL_CHECK_INIT(ptr) 


struct __sFILE {
  unsigned char *_p;
  int _r;
  int _w;
  short _flags;
  short _file;
  struct __sbuf _bf;
  int _lbfsize;






  void * _cookie;

  int (* _read) (struct _reent *, void *, char *, int)
                                          ;
  int (* _write) (struct _reent *, void *, const char *, int)

                                   ;
  _fpos_t (* _seek) (struct _reent *, void *, _fpos_t, int);
  int (* _close) (struct _reent *, void *);


  struct __sbuf _ub;
  unsigned char *_up;
  int _ur;


  unsigned char _ubuf[3];
  unsigned char _nbuf[1];


  struct __sbuf _lb;


  int _blksize;
  _off_t _offset;


  struct _reent *_data;



  _flock_t _lock;

  _mbstate_t _mbstate;
  int _flags2;
};
# 285 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
typedef struct __sFILE __FILE;



struct _glue
{
  struct _glue *_next;
  int _niobs;
  __FILE *_iobs;
};
# 310 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _RAND48_SEED_0 (0x330e)
#define _RAND48_SEED_1 (0xabcd)
#define _RAND48_SEED_2 (0x1234)
#define _RAND48_MULT_0 (0xe66d)
#define _RAND48_MULT_1 (0xdeec)
#define _RAND48_MULT_2 (0x0005)
#define _RAND48_ADD (0x000b)
struct _rand48 {
  unsigned short _seed[3];
  unsigned short _mult[3];
  unsigned short _add;




};


#define _REENT_EMERGENCY_SIZE 25
#define _REENT_ASCTIME_SIZE 26
#define _REENT_SIGNAL_SIZE 24
# 568 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
struct _reent
{
  int _errno;




  __FILE *_stdin, *_stdout, *_stderr;

  int _inc;
  char _emergency[25];

  int _current_category;
  const char *_current_locale;

  int __sdidinit;

  void (* __cleanup) (struct _reent *);


  struct _Bigint *_result;
  int _result_k;
  struct _Bigint *_p5s;
  struct _Bigint **_freelist;


  int _cvtlen;
  char *_cvtbuf;

  union
    {
      struct
        {
          unsigned int _unused_rand;
          char * _strtok_last;
          char _asctime_buf[26];
          struct __tm _localtime_buf;
          int _gamma_signgam;
          __extension__ unsigned long long _rand_next;
          struct _rand48 _r48;
          _mbstate_t _mblen_state;
          _mbstate_t _mbtowc_state;
          _mbstate_t _wctomb_state;
          char _l64a_buf[8];
          char _signal_buf[24];
          int _getdate_err;
          _mbstate_t _mbrlen_state;
          _mbstate_t _mbrtowc_state;
          _mbstate_t _mbsrtowcs_state;
          _mbstate_t _wcrtomb_state;
          _mbstate_t _wcsrtombs_state;
   int _h_errno;
        } _reent;



      struct
        {
#define _N_LISTS 30
          unsigned char * _nextf[30];
          unsigned int _nmalloc[30];
        } _unused;
    } _new;



  struct _atexit *_atexit;
  struct _atexit _atexit0;



  void (**(_sig_func))(int);




  struct _glue __sglue;
  __FILE __sf[3];
};

#define _REENT_INIT(var) { 0, &(var).__sf[0], &(var).__sf[1], &(var).__sf[2], 0, "", 0, "C", 0, _NULL, _NULL, 0, _NULL, _NULL, 0, _NULL, { { 0, _NULL, "", {0, 0, 0, 0, 0, 0, 0, 0, 0}, 0, 1, { {_RAND48_SEED_0, _RAND48_SEED_1, _RAND48_SEED_2}, {_RAND48_MULT_0, _RAND48_MULT_1, _RAND48_MULT_2}, _RAND48_ADD }, {0, {0}}, {0, {0}}, {0, {0}}, "", "", 0, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}}, {0, {0}} } }, _REENT_INIT_ATEXIT _NULL, {_NULL, 0, _NULL} }
# 696 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = &(var)->__sf[0]; (var)->_stdout = &(var)->__sf[1]; (var)->_stderr = &(var)->__sf[2]; (var)->_current_locale = "C"; (var)->_new._reent._rand_next = 1; (var)->_new._reent._r48._seed[0] = _RAND48_SEED_0; (var)->_new._reent._r48._seed[1] = _RAND48_SEED_1; (var)->_new._reent._r48._seed[2] = _RAND48_SEED_2; (var)->_new._reent._r48._mult[0] = _RAND48_MULT_0; (var)->_new._reent._r48._mult[1] = _RAND48_MULT_1; (var)->_new._reent._r48._mult[2] = _RAND48_MULT_2; (var)->_new._reent._r48._add = _RAND48_ADD; }
# 711 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _REENT_CHECK_RAND48(ptr) 
#define _REENT_CHECK_MP(ptr) 
#define _REENT_CHECK_TM(ptr) 
#define _REENT_CHECK_ASCTIME_BUF(ptr) 
#define _REENT_CHECK_EMERGENCY(ptr) 
#define _REENT_CHECK_MISC(ptr) 
#define _REENT_CHECK_SIGNAL_BUF(ptr) 

#define _REENT_SIGNGAM(ptr) ((ptr)->_new._reent._gamma_signgam)
#define _REENT_RAND_NEXT(ptr) ((ptr)->_new._reent._rand_next)
#define _REENT_RAND48_SEED(ptr) ((ptr)->_new._reent._r48._seed)
#define _REENT_RAND48_MULT(ptr) ((ptr)->_new._reent._r48._mult)
#define _REENT_RAND48_ADD(ptr) ((ptr)->_new._reent._r48._add)
#define _REENT_MP_RESULT(ptr) ((ptr)->_result)
#define _REENT_MP_RESULT_K(ptr) ((ptr)->_result_k)
#define _REENT_MP_P5S(ptr) ((ptr)->_p5s)
#define _REENT_MP_FREELIST(ptr) ((ptr)->_freelist)
#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_new._reent._asctime_buf)
#define _REENT_TM(ptr) (&(ptr)->_new._reent._localtime_buf)
#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)
#define _REENT_STRTOK_LAST(ptr) ((ptr)->_new._reent._strtok_last)
#define _REENT_MBLEN_STATE(ptr) ((ptr)->_new._reent._mblen_state)
#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_new._reent._mbtowc_state)
#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_new._reent._wctomb_state)
#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_new._reent._mbrlen_state)
#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_new._reent._mbrtowc_state)
#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_new._reent._mbsrtowcs_state)
#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_new._reent._wcrtomb_state)
#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_new._reent._wcsrtombs_state)
#define _REENT_L64A_BUF(ptr) ((ptr)->_new._reent._l64a_buf)
#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_new._reent._signal_buf)
#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_new._reent._getdate_err))



#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }







#define _Kmax (sizeof (size_t) << 3)







#define __ATTRIBUTE_IMPURE_PTR__ 


extern struct _reent *_impure_ptr ;
extern struct _reent *const _global_impure_ptr ;

void _reclaim_reent (struct _reent *);
# 778 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\reent.h" 3 4
#define _REENT _impure_ptr


#define _GLOBAL_REENT _global_impure_ptr





#define _GLOBAL_ATEXIT (_GLOBAL_REENT->_atexit)
# 48 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 1 3 4
# 28 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
typedef __uint8_t u_int8_t;


typedef __uint16_t u_int16_t;


typedef __uint32_t u_int32_t;


typedef __uint64_t u_int64_t;
# 58 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
#define _SYS_TYPES_H 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_stdint.h" 1 3 4
# 10 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_stdint.h" 3 4
#define _SYS__STDINT_H 
# 19 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_stdint.h" 3 4
typedef __int8_t int8_t ;
typedef __uint8_t uint8_t ;
#define __int8_t_defined 1



typedef __int16_t int16_t ;
typedef __uint16_t uint16_t ;
#define __int16_t_defined 1



typedef __int32_t int32_t ;
typedef __uint32_t uint32_t ;
#define __int32_t_defined 1



typedef __int64_t int64_t ;
typedef __uint64_t uint64_t ;
#define __int64_t_defined 1


typedef __intptr_t intptr_t;
typedef __uintptr_t uintptr_t;
# 61 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 2 3 4







# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 69 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\types.h" 1 3 4

#define _MACHTYPES_H_ 
# 13 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\types.h" 3 4
#define _CLOCK_T_ unsigned long
#define _TIME_T_ long
#define _CLOCKID_T_ unsigned long
#define _TIMER_T_ unsigned long


typedef long int __off_t;
typedef int __pid_t;

__extension__ typedef long long int __loff_t;





typedef long __suseconds_t;
# 70 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 2 3 4
# 79 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
#define _ST_INT32 __attribute__ ((__mode__ (__SI__)))





# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 1 3 4
# 13 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 3 4
#define _SYS_SELECT_H 
# 25 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_sigset.h" 1 3 4
# 39 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_sigset.h" 3 4
#define _SYS__SIGSET_H_ 

typedef unsigned long __sigset_t;
# 26 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timeval.h" 1 3 4
# 30 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timeval.h" 3 4
#define _SYS__TIMEVAL_H_ 




typedef __suseconds_t suseconds_t;
#define _SUSECONDS_T_DECLARED 



typedef long time_t;
#define __time_t_defined 




#define _TIMEVAL_DEFINED 




struct timeval {
 time_t tv_sec;
 suseconds_t tv_usec;
};




#define timerclear(tvp) ((tvp)->tv_sec = (tvp)->tv_usec = 0)
#define timerisset(tvp) ((tvp)->tv_sec || (tvp)->tv_usec)
#define timercmp(tvp,uvp,cmp) (((tvp)->tv_sec == (uvp)->tv_sec) ? ((tvp)->tv_usec cmp (uvp)->tv_usec) : ((tvp)->tv_sec cmp (uvp)->tv_sec))



#define timeradd(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec + (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec + (uvp)->tv_usec; if ((vvp)->tv_usec >= 1000000) { (vvp)->tv_sec++; (vvp)->tv_usec -= 1000000; } } while (0)
# 74 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timeval.h" 3 4
#define timersub(tvp,uvp,vvp) do { (vvp)->tv_sec = (tvp)->tv_sec - (uvp)->tv_sec; (vvp)->tv_usec = (tvp)->tv_usec - (uvp)->tv_usec; if ((vvp)->tv_usec < 0) { (vvp)->tv_sec--; (vvp)->tv_usec += 1000000; } } while (0)
# 27 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 2 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\timespec.h" 1 3 4
# 35 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\timespec.h" 3 4
#define _SYS_TIMESPEC_H_ 


# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timespec.h" 1 3 4
# 35 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timespec.h" 3 4
#define _SYS__TIMESPEC_H_ 
# 44 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_timespec.h" 3 4
struct timespec {
 time_t tv_sec;
 long tv_nsec;
};
# 39 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\timespec.h" 2 3 4


#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)




#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)
# 58 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\timespec.h" 3 4
struct itimerspec {
 struct timespec it_interval;
 struct timespec it_value;
};
# 28 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 2 3 4


#define _SIGSET_T_DECLARED 
typedef __sigset_t sigset_t;


#define _SYS_TYPES_FD_SET 







#define FD_SETSIZE 64


typedef unsigned long fd_mask;
#define NFDBITS (sizeof (fd_mask) * 8)

#define _howmany(x,y) (((x)+((y)-1))/(y))




typedef struct _types_fd_set {
 fd_mask fds_bits[(((64)+(((sizeof (fd_mask) * 8))-1))/((sizeof (fd_mask) * 8)))];
} _types_fd_set;

#define fd_set _types_fd_set

#define FD_SET(n,p) ((p)->fds_bits[(n)/NFDBITS] |= (1L << ((n) % NFDBITS)))
#define FD_CLR(n,p) ((p)->fds_bits[(n)/NFDBITS] &= ~(1L << ((n) % NFDBITS)))
#define FD_ISSET(n,p) ((p)->fds_bits[(n)/NFDBITS] & (1L << ((n) % NFDBITS)))
#define FD_ZERO(p) (__extension__ (void)({ size_t __i; char *__tmp = (char *)p; for (__i = 0; __i < sizeof (*(p)); ++__i) *__tmp++ = 0; }))
# 71 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\select.h" 3 4


int select (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, struct timeval *__timeout)
                                                   ;

int pselect (int __n, _types_fd_set *__readfds, _types_fd_set *__writefds, _types_fd_set *__exceptfds, const struct timespec *__timeout, const sigset_t *__set)

                           ;



# 86 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 2 3 4
#define physadr physadr_t
#define quad quad_t






typedef unsigned char u_char;
#define __u_char_defined 


typedef unsigned short u_short;
#define __u_short_defined 


typedef unsigned int u_int;
#define __u_int_defined 


typedef unsigned long u_long;
#define __u_long_defined 

#define _BSDTYPES_DEFINED 




typedef unsigned short ushort;
typedef unsigned int uint;
typedef unsigned long ulong;



typedef unsigned long clock_t;
#define __clock_t_defined 
# 130 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
typedef long daddr_t;
#define __daddr_t_defined 


typedef char * caddr_t;
#define __caddr_t_defined 







typedef unsigned short ino_t;
# 172 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
typedef _off_t off_t;
typedef __dev_t dev_t;
typedef __uid_t uid_t;
typedef __gid_t gid_t;





typedef int pid_t;







typedef long key_t;



typedef _ssize_t ssize_t;
#define _SSIZE_T_DECLARED 
# 209 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
typedef unsigned int mode_t __attribute__ ((__mode__ (__SI__)));




typedef unsigned short nlink_t;

#undef __MS_types__
#undef _ST_INT32



typedef unsigned long clockid_t;
#define __clockid_t_defined 



typedef unsigned long timer_t;
#define __timer_t_defined 


typedef unsigned long useconds_t;






typedef __int64_t sbintime_t;
# 472 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\types.h" 3 4
#undef __need_inttypes
# 49 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4




typedef __FILE FILE;
#define __FILE_defined 





typedef _fpos_t fpos_t;





# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\stdio.h" 1 3 4

#define _NEWLIB_STDIO_H 
# 13 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\stdio.h" 3 4
#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))







#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))
# 67 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 2 3 4

#define __SLBF 0x0001
#define __SNBF 0x0002
#define __SRD 0x0004
#define __SWR 0x0008

#define __SRW 0x0010
#define __SEOF 0x0020
#define __SERR 0x0040
#define __SMBF 0x0080
#define __SAPP 0x0100
#define __SSTR 0x0200
#define __SOPT 0x0400
#define __SNPT 0x0800
#define __SOFF 0x1000
#define __SORD 0x2000



#define __SL64 0x8000


#define __SNLK 0x0001
#define __SWID 0x2000
# 101 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define _IOFBF 0
#define _IOLBF 1
#define _IONBF 2

#define EOF (-1)




#define BUFSIZ 1024





#define FOPEN_MAX 20





#define FILENAME_MAX 1024





#define L_tmpnam FILENAME_MAX



#define P_tmpdir "/tmp"



#define SEEK_SET 0


#define SEEK_CUR 1


#define SEEK_END 2


#define TMP_MAX 26

#define stdin (_REENT->_stdin)
#define stdout (_REENT->_stdout)
#define stderr (_REENT->_stderr)

#define _stdin_r(x) ((x)->_stdin)
#define _stdout_r(x) ((x)->_stdout)
#define _stderr_r(x) ((x)->_stderr)







#define __VALIST __gnuc_va_list





FILE * tmpfile (void);
char * tmpnam (char *);

char * tempnam (const char *, const char *);

int fclose (FILE *);
int fflush (FILE *);
FILE * freopen (const char *restrict, const char *restrict, FILE *restrict);
void setbuf (FILE *restrict, char *restrict);
int setvbuf (FILE *restrict, char *restrict, int, size_t);
int fprintf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fscanf (FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int printf (const char *restrict, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int scanf (const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int sscanf (const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int vfprintf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int vsprintf (char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int fgetc (FILE *);
char * fgets (char *restrict, int, FILE *restrict);
int fputc (int, FILE *);
int fputs (const char *restrict, FILE *restrict);
int getc (FILE *);
int getchar (void);
char * gets (char *);
int putc (int, FILE *);
int putchar (int);
int puts (const char *);
int ungetc (int, FILE *);
size_t fread (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite (const void * restrict , size_t _size, size_t _n, FILE *);



int fgetpos (FILE *restrict, fpos_t *restrict);

int fseek (FILE *, long, int);



int fsetpos (FILE *, const fpos_t *);

long ftell ( FILE *);
void rewind (FILE *);
void clearerr (FILE *);
int feof (FILE *);
int ferror (FILE *);
void perror (const char *);

FILE * fopen (const char *restrict _name, const char *restrict _type);
int sprintf (char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int remove (const char *);
int rename (const char *, const char *);
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
int fseeko (FILE *, off_t, int);
off_t ftello ( FILE *);







int snprintf (char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int vsnprintf (char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vfscanf (FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsscanf (const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
# 265 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
int asiprintf (char **, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
char * asniprintf (char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * asnprintf (char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;

int diprintf (int, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

int fiprintf (FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int fiscanf (FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int iprintf (const char *, ...) __attribute__ ((__format__ (__printf__, 1, 2)))
                                                            ;
int iscanf (const char *, ...) __attribute__ ((__format__ (__scanf__, 1, 2)))
                                                           ;
int siprintf (char *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int siscanf (const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int sniprintf (char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int vasiprintf (char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
char * vasniprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * vasnprintf (char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int vdiprintf (int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiprintf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vfiscanf (FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int viprintf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 1, 0)))
                                                            ;
int viscanf (const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 1, 0)))
                                                           ;
int vsiprintf (char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int vsiscanf (const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int vsniprintf (char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
# 320 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
FILE * fdopen (int, const char *);

int fileno (FILE *);


int pclose (FILE *);
FILE * popen (const char *, const char *);



void setbuffer (FILE *, char *, int);
int setlinebuf (FILE *);



int getw (FILE *);
int putw (int, FILE *);


int getc_unlocked (FILE *);
int getchar_unlocked (void);
void flockfile (FILE *);
int ftrylockfile (FILE *);
void funlockfile (FILE *);
int putc_unlocked (int, FILE *);
int putchar_unlocked (int);
# 355 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
int dprintf (int, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;

FILE * fmemopen (void *restrict, size_t, const char *restrict);


FILE * open_memstream (char **, size_t *);
int vdprintf (int, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;



int renameat (int, const char *, int, const char *);






int _asiprintf_r (struct _reent *, char **, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
char * _asniprintf_r (struct _reent *, char *, size_t *, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
char * _asnprintf_r (struct _reent *, char *restrict, size_t *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _asprintf_r (struct _reent *, char **restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _diprintf_r (struct _reent *, int, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _dprintf_r (struct _reent *, int, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fclose_r (struct _reent *, FILE *);
int _fcloseall_r (struct _reent *);
FILE * _fdopen_r (struct _reent *, int, const char *);
int _fflush_r (struct _reent *, FILE *);
int _fgetc_r (struct _reent *, FILE *);
int _fgetc_unlocked_r (struct _reent *, FILE *);
char * _fgets_r (struct _reent *, char *restrict, int, FILE *restrict);
char * _fgets_unlocked_r (struct _reent *, char *restrict, int, FILE *restrict);




int _fgetpos_r (struct _reent *, FILE *, fpos_t *);
int _fsetpos_r (struct _reent *, FILE *, const fpos_t *);

int _fiprintf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fiscanf_r (struct _reent *, FILE *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
FILE * _fmemopen_r (struct _reent *, void *restrict, size_t, const char *restrict);
FILE * _fopen_r (struct _reent *, const char *restrict, const char *restrict);
FILE * _freopen_r (struct _reent *, const char *restrict, const char *restrict, FILE *restrict);
int _fprintf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _fpurge_r (struct _reent *, FILE *);
int _fputc_r (struct _reent *, int, FILE *);
int _fputc_unlocked_r (struct _reent *, int, FILE *);
int _fputs_r (struct _reent *, const char *restrict, FILE *restrict);
int _fputs_unlocked_r (struct _reent *, const char *restrict, FILE *restrict);
size_t _fread_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fread_unlocked_r (struct _reent *, void * restrict, size_t _size, size_t _n, FILE *restrict);
int _fscanf_r (struct _reent *, FILE *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _fseek_r (struct _reent *, FILE *, long, int);
int _fseeko_r (struct _reent *, FILE *, _off_t, int);
long _ftell_r (struct _reent *, FILE *);
_off_t _ftello_r (struct _reent *, FILE *);
void _rewind_r (struct _reent *, FILE *);
size_t _fwrite_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t _fwrite_unlocked_r (struct _reent *, const void * restrict, size_t _size, size_t _n, FILE *restrict);
int _getc_r (struct _reent *, FILE *);
int _getc_unlocked_r (struct _reent *, FILE *);
int _getchar_r (struct _reent *);
int _getchar_unlocked_r (struct _reent *);
char * _gets_r (struct _reent *, char *);
int _iprintf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _iscanf_r (struct _reent *, const char *, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
FILE * _open_memstream_r (struct _reent *, char **, size_t *);
void _perror_r (struct _reent *, const char *);
int _printf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 2, 3)))
                                                            ;
int _putc_r (struct _reent *, int, FILE *);
int _putc_unlocked_r (struct _reent *, int, FILE *);
int _putchar_unlocked_r (struct _reent *, int);
int _putchar_r (struct _reent *, int);
int _puts_r (struct _reent *, const char *);
int _remove_r (struct _reent *, const char *);
int _rename_r (struct _reent *, const char *_old, const char *_new)
                                          ;
int _scanf_r (struct _reent *, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 2, 3)))
                                                           ;
int _siprintf_r (struct _reent *, char *, const char *, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _siscanf_r (struct _reent *, const char *, const char *, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
int _sniprintf_r (struct _reent *, char *, size_t, const char *, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _snprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 4, 5)))
                                                            ;
int _sprintf_r (struct _reent *, char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__printf__, 3, 4)))
                                                            ;
int _sscanf_r (struct _reent *, const char *restrict, const char *restrict, ...) __attribute__ ((__format__ (__scanf__, 3, 4)))
                                                           ;
char * _tempnam_r (struct _reent *, const char *, const char *);
FILE * _tmpfile_r (struct _reent *);
char * _tmpnam_r (struct _reent *, char *);
int _ungetc_r (struct _reent *, int, FILE *);
int _vasiprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
char * _vasniprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
char * _vasnprintf_r (struct _reent*, char *, size_t *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vasprintf_r (struct _reent *, char **, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdiprintf_r (struct _reent *, int, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vdprintf_r (struct _reent *, int, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiprintf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfiscanf_r (struct _reent *, FILE *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vfprintf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vfscanf_r (struct _reent *, FILE *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _viprintf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _viscanf_r (struct _reent *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vprintf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 2, 0)))
                                                            ;
int _vscanf_r (struct _reent *, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 2, 0)))
                                                           ;
int _vsiprintf_r (struct _reent *, char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsiscanf_r (struct _reent *, const char *, const char *, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;
int _vsniprintf_r (struct _reent *, char *, size_t, const char *, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsnprintf_r (struct _reent *, char *restrict, size_t, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 4, 0)))
                                                            ;
int _vsprintf_r (struct _reent *, char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__printf__, 3, 0)))
                                                            ;
int _vsscanf_r (struct _reent *, const char *restrict, const char *restrict, __gnuc_va_list) __attribute__ ((__format__ (__scanf__, 3, 0)))
                                                           ;



int fpurge (FILE *);
ssize_t __getdelim (char **, size_t *, int, FILE *);
ssize_t __getline (char **, size_t *, FILE *);


void clearerr_unlocked (FILE *);
int feof_unlocked (FILE *);
int ferror_unlocked (FILE *);
int fileno_unlocked (FILE *);
int fflush_unlocked (FILE *);
int fgetc_unlocked (FILE *);
int fputc_unlocked (int, FILE *);
size_t fread_unlocked (void * restrict, size_t _size, size_t _n, FILE *restrict);
size_t fwrite_unlocked (const void * restrict , size_t _size, size_t _n, FILE *);
# 555 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
int __srget_r (struct _reent *, FILE *);
int __swbuf_r (struct _reent *, int, FILE *);
# 579 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
FILE *funopen (const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))





                                   ;
FILE *_funopen_r (struct _reent *, const void * __cookie, int (*__readfn)(void * __cookie, char *__buf, int __n), int (*__writefn)(void * __cookie, const char *__buf, int __n), fpos_t (*__seekfn)(void * __cookie, fpos_t __off, int __whence), int (*__closefn)(void * __cookie))





                                   ;


#define fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0)

#define fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0)
# 632 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))
# 661 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)



static __inline__ int __sputc_r(struct _reent *_ptr, int _c, FILE *_p) {




 if (--_p->_w >= 0 || (_p->_w >= _p->_lbfsize && (char)_c != '\n'))
  return (*_p->_p++ = _c);
 else
  return (__swbuf_r(_ptr, _c, _p));
}
# 697 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))
#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))
#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))
#define __sfileno(p) ((p)->_file)


#define feof(p) __sfeof(p)
#define ferror(p) __sferror(p)
#define clearerr(p) __sclearerr(p)


#define feof_unlocked(p) __sfeof(p)
#define ferror_unlocked(p) __sferror(p)
#define clearerr_unlocked(p) __sclearerr(p)
# 720 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define getc(fp) __sgetc_r(_REENT, fp)
#define putc(x,fp) __sputc_r(_REENT, x, fp)





#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))
# 740 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdio.h" 3 4
#define getchar() getc(stdin)
#define putchar(x) putc(x, stdout)


#define getchar_unlocked() getc_unlocked(stdin)
#define putchar_unlocked(x) putc_unlocked(x, stdout)



# 38 "../src/main.c" 2
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 1 3 4
# 31 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 3 4
#define _STDARG_H 
#define _ANSI_STDARG_H_ 

#undef __need___va_list
# 47 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 3 4
#define va_start(v,l) __builtin_va_start(v,l)
#define va_end(v) __builtin_va_end(v)
#define va_arg(v,l) __builtin_va_arg(v,l)


#define va_copy(d,s) __builtin_va_copy(d,s)

#define __va_copy(d,s) __builtin_va_copy(d,s)
# 99 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdarg.h" 3 4
typedef __gnuc_va_list va_list;





#define _VA_LIST_ 


#define _VA_LIST 


#define _VA_LIST_DEFINED 


#define _VA_LIST_T_H 


#define __va_list__ 
# 39 "../src/main.c" 2
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\ctype.h" 1 3 4

#define _CTYPE_H_ 






int isalnum (int __c);
int isalpha (int __c);
int iscntrl (int __c);
int isdigit (int __c);
int isgraph (int __c);
int islower (int __c);
int isprint (int __c);
int ispunct (int __c);
int isspace (int __c);
int isupper (int __c);
int isxdigit (int __c);
int tolower (int __c);
int toupper (int __c);


int isblank (int __c);



int isascii (int __c);
int toascii (int __c);
#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')
#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')


#define _U 01
#define _L 02
#define _N 04
#define _S 010
#define _P 020
#define _C 040
#define _X 0100
#define _B 0200




extern char *__ctype_ptr__;
# 58 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\ctype.h" 3 4
#define __ctype_lookup(__c) ((__ctype_ptr__+sizeof(""[__c]))[(int)(__c)])

#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))
#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)
#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)
#define isdigit(__c) (__ctype_lookup(__c)&_N)
#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))
#define isspace(__c) (__ctype_lookup(__c)&_S)
#define ispunct(__c) (__ctype_lookup(__c)&_P)
#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))
#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))
#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))
#define iscntrl(__c) (__ctype_lookup(__c)&_C)


#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})
# 84 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\ctype.h" 3 4
#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})


#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})
# 103 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\ctype.h" 3 4
#define isascii(__c) ((unsigned)(__c)<=0177)
#define toascii(__c) ((__c)&0177)





extern const char _ctype_[];


# 40 "../src/main.c" 2

# 1 "../src/platform.h" 1
# 34 "../src/platform.h"
#define __PLATFORM_H_ 

# 1 "../src/platform_config.h" 1

#define __PLATFORM_CONFIG_H_ 

#define STDOUT_IS_PS7_UART 
#define UART_DEVICE_ID 1
# 37 "../src/platform.h" 2


# 38 "../src/platform.h"
void init_platform();
void cleanup_platform();
# 42 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 1

#define XIL_PRINTF_H 






# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 1 3 4







#define _STRING_H_ 






#define __need_size_t 
#define __need_NULL 
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 161 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 347 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 401 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 18 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 2 3 4




# 21 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 3 4
void * memchr (const void *, int, size_t);
int memcmp (const void *, const void *, size_t);
void * memcpy (void * restrict, const void * restrict, size_t);
void * memmove (void *, const void *, size_t);
void * memset (void *, int, size_t);
char *strcat (char *restrict, const char *restrict);
char *strchr (const char *, int);
int strcmp (const char *, const char *);
int strcoll (const char *, const char *);
char *strcpy (char *restrict, const char *restrict);
size_t strcspn (const char *, const char *);
char *strerror (int);
size_t strlen (const char *);
char *strncat (char *restrict, const char *restrict, size_t);
int strncmp (const char *, const char *, size_t);
char *strncpy (char *restrict, const char *restrict, size_t);
char *strpbrk (const char *, const char *);
char *strrchr (const char *, int);
size_t strspn (const char *, const char *);
char *strstr (const char *, const char *);

char *strtok (char *restrict, const char *restrict);

size_t strxfrm (char *restrict, const char *restrict, size_t);


char *strtok_r (char *restrict, const char *restrict, char **restrict);


int bcmp (const void *, const void *, size_t);
void bcopy (const void *, void *, size_t);
void bzero (void *, size_t);


void explicit_bzero (void *, size_t);
int timingsafe_bcmp (const void *, const void *, size_t);
int timingsafe_memcmp (const void *, const void *, size_t);


int ffs (int);


char *index (const char *, int);


void * memccpy (void * restrict, const void * restrict, int, size_t);
# 75 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 3 4
char *rindex (const char *, int);

char *stpcpy (char *restrict, const char *restrict);
char *stpncpy (char *restrict, const char *restrict, size_t);

int strcasecmp (const char *, const char *);






char *strdup (const char *);

char *_strdup_r (struct _reent *, const char *);

char *strndup (const char *, size_t);

char *_strndup_r (struct _reent *, const char *, size_t);
# 108 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 3 4
int strerror_r (int, char *, size_t)

             __asm__ ("" "__xpg_strerror_r")

  ;







char * _strerror_r (struct _reent *, int, int, int *);


size_t strlcat (char *, const char *, size_t);
size_t strlcpy (char *, const char *, size_t);


int strncasecmp (const char *, const char *, size_t);


size_t strnlen (const char *, size_t);


char *strsep (char **, const char *);



char *strlwr (char *);
char *strupr (char *);



char *strsignal (int __signo);
# 179 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\string.h" 1 3 4
# 180 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\string.h" 2 3 4


# 10 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 2

# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h" 1
# 53 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
#define XIL_TYPES_H 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdint.h" 1 3 4
# 9 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdint.h" 3 4
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 1 3 4
# 10 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define _STDINT_H 


# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 1 3 4
# 10 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define _SYS__INTSUP_H 





#define __STDINT_EXP(x) __ ##x ##__
# 26 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __have_longlong64 1






#define __have_long32 1
# 49 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
       
       
       
       
       
       
       
#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef __int20
#undef long
#define signed +0
#define unsigned +0
#define char +0
#define short +1
#define __int20 +2
#define int +2
#define long +4
# 78 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define _INTPTR_EQ_INT 






#define _INT32_EQ_LONG 







#define __INT8 "hh"
# 104 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __INT16 "h"
# 115 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __INT32 "l"
# 124 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __INT64 "ll"






#define __FAST8 
# 140 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __FAST16 






#define __FAST32 
# 158 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __FAST64 "ll"



#define __LEAST8 "hh"
# 173 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __LEAST16 "h"
# 184 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __LEAST32 "l"
# 193 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#define __LEAST64 "ll"

#undef signed
#undef unsigned
#undef char
#undef short
#undef int
#undef long
       
       
       
       
       
# 205 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\sys\\_intsup.h" 3 4
#undef __int20
       
       
# 14 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 2 3 4







typedef __int_least8_t int_least8_t;
typedef __uint_least8_t uint_least8_t;
#define __int_least8_t_defined 1



typedef __int_least16_t int_least16_t;
typedef __uint_least16_t uint_least16_t;
#define __int_least16_t_defined 1



typedef __int_least32_t int_least32_t;
typedef __uint_least32_t uint_least32_t;
#define __int_least32_t_defined 1



typedef __int_least64_t int_least64_t;
typedef __uint_least64_t uint_least64_t;
#define __int_least64_t_defined 1
# 51 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
  typedef int int_fast8_t;
  typedef unsigned int uint_fast8_t;
#define __int_fast8_t_defined 1







  typedef int int_fast16_t;
  typedef unsigned int uint_fast16_t;
#define __int_fast16_t_defined 1







  typedef int int_fast32_t;
  typedef unsigned int uint_fast32_t;
#define __int_fast32_t_defined 1







  typedef long long int int_fast64_t;
  typedef long long unsigned int uint_fast64_t;
#define __int_fast64_t_defined 1
# 130 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
  typedef long long int intmax_t;
# 139 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
  typedef long long unsigned int uintmax_t;







#define INTPTR_MIN (-__INTPTR_MAX__ - 1)
#define INTPTR_MAX (__INTPTR_MAX__)
#define UINTPTR_MAX (__UINTPTR_MAX__)
# 171 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT8_MIN (-__INT8_MAX__ - 1)
#define INT8_MAX (__INT8_MAX__)
#define UINT8_MAX (__UINT8_MAX__)







#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)
#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)
#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)
# 193 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT16_MIN (-__INT16_MAX__ - 1)
#define INT16_MAX (__INT16_MAX__)
#define UINT16_MAX (__UINT16_MAX__)







#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)
#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)
#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)
# 215 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT32_MIN (-__INT32_MAX__ - 1)
#define INT32_MAX (__INT32_MAX__)
#define UINT32_MAX (__UINT32_MAX__)
# 231 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)
#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)
#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)
# 249 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT64_MIN (-__INT64_MAX__ - 1)
#define INT64_MAX (__INT64_MAX__)
#define UINT64_MAX (__UINT64_MAX__)
# 265 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)
#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)
#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)
# 281 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)
#define INT_FAST8_MAX (__INT_FAST8_MAX__)
#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)
# 297 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)
#define INT_FAST16_MAX (__INT_FAST16_MAX__)
#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)
# 313 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)
#define INT_FAST32_MAX (__INT_FAST32_MAX__)
#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)
# 329 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)
#define INT_FAST64_MAX (__INT_FAST64_MAX__)
#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)
# 345 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INTMAX_MAX (__INTMAX_MAX__)
#define INTMAX_MIN (-INTMAX_MAX - 1)







#define UINTMAX_MAX (__UINTMAX_MAX__)







#define SIZE_MAX (__SIZE_MAX__)





#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)
#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))



#define PTRDIFF_MAX (__PTRDIFF_MAX__)



#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)




#define WCHAR_MIN (__WCHAR_MIN__)
# 393 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define WCHAR_MAX (__WCHAR_MAX__)
# 403 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define WINT_MAX (__WINT_MAX__)




#define WINT_MIN (__WINT_MIN__)






#define INT8_C(x) __INT8_C(x)
#define UINT8_C(x) __UINT8_C(x)
# 427 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT16_C(x) __INT16_C(x)
#define UINT16_C(x) __UINT16_C(x)
# 439 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT32_C(x) __INT32_C(x)
#define UINT32_C(x) __UINT32_C(x)
# 452 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INT64_C(x) __INT64_C(x)
#define UINT64_C(x) __UINT64_C(x)
# 468 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdint.h" 3 4
#define INTMAX_C(x) __INTMAX_C(x)
#define UINTMAX_C(x) __UINTMAX_C(x)
# 10 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stdint.h" 2 3 4



#define _GCC_WRAP_STDINT_H 
# 56 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h" 2
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 57 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h" 2




#define TRUE 1U



#define FALSE 0U






#define XIL_COMPONENT_IS_READY 0x11111111U



#define XIL_COMPONENT_IS_STARTED 0x22222222U
# 90 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"

# 90 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
typedef uint8_t u8;
typedef uint16_t u16;
typedef uint32_t u32;

#define __XUINT64__ 
typedef struct
{
 u32 Upper;
 u32 Lower;
} Xuint64;
# 111 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
#define XUINT64_MSW(x) ((x).Upper)
# 122 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
#define XUINT64_LSW(x) ((x).Lower)







typedef char char8;
typedef int8_t s8;
typedef int16_t s16;
typedef int32_t s32;
typedef int64_t s64;
typedef uint64_t u64;
typedef int sint32;

typedef intptr_t INTPTR;
typedef uintptr_t UINTPTR;
typedef ptrdiff_t PTRDIFF;


typedef long LONG;
typedef unsigned long ULONG;


#define ULONG64_HI_MASK 0xFFFFFFFF00000000U
#define ULONG64_LO_MASK ~ULONG64_HI_MASK
# 159 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
typedef void (*XInterruptHandler) (void *InstancePtr);





typedef void (*XExceptionHandler) (void *InstancePtr);
# 176 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h"
#define UPPER_32_BITS(n) ((u32)(((n) >> 16) >> 16))






#define LOWER_32_BITS(n) ((u32)(n))
# 12 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters.h" 1

#define XPARAMETERS_H 


#define XPAR_CPU_ID 0U


#define XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687





#define XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ 666666687




# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters_ps.h" 1
# 55 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters_ps.h"
#define _XPARAMETERS_PS_H_ 
# 72 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters_ps.h"
#define XPAR_DDR_MEM_BASEADDR 0x00000000U
#define XPAR_DDR_MEM_HIGHADDR 0x3FFFFFFFU


#define XPAR_XUARTPS_0_INTR XPS_UART0_INT_ID
#define XPAR_XUARTPS_1_INTR XPS_UART1_INT_ID
#define XPAR_XUSBPS_0_INTR XPS_USB0_INT_ID
#define XPAR_XUSBPS_1_INTR XPS_USB1_INT_ID
#define XPAR_XIICPS_0_INTR XPS_I2C0_INT_ID
#define XPAR_XIICPS_1_INTR XPS_I2C1_INT_ID
#define XPAR_XSPIPS_0_INTR XPS_SPI0_INT_ID
#define XPAR_XSPIPS_1_INTR XPS_SPI1_INT_ID
#define XPAR_XCANPS_0_INTR XPS_CAN0_INT_ID
#define XPAR_XCANPS_1_INTR XPS_CAN1_INT_ID
#define XPAR_XGPIOPS_0_INTR XPS_GPIO_INT_ID
#define XPAR_XEMACPS_0_INTR XPS_GEM0_INT_ID
#define XPAR_XEMACPS_0_WAKE_INTR XPS_GEM0_WAKE_INT_ID
#define XPAR_XEMACPS_1_INTR XPS_GEM1_INT_ID
#define XPAR_XEMACPS_1_WAKE_INTR XPS_GEM1_WAKE_INT_ID
#define XPAR_XSDIOPS_0_INTR XPS_SDIO0_INT_ID
#define XPAR_XQSPIPS_0_INTR XPS_QSPI_INT_ID
#define XPAR_XSDIOPS_1_INTR XPS_SDIO1_INT_ID
#define XPAR_XWDTPS_0_INTR XPS_WDT_INT_ID
#define XPAR_XDCFG_0_INTR XPS_DVC_INT_ID
#define XPAR_SCUTIMER_INTR XPS_SCU_TMR_INT_ID
#define XPAR_SCUWDT_INTR XPS_SCU_WDT_INT_ID
#define XPAR_XTTCPS_0_INTR XPS_TTC0_0_INT_ID
#define XPAR_XTTCPS_1_INTR XPS_TTC0_1_INT_ID
#define XPAR_XTTCPS_2_INTR XPS_TTC0_2_INT_ID
#define XPAR_XTTCPS_3_INTR XPS_TTC1_0_INT_ID
#define XPAR_XTTCPS_4_INTR XPS_TTC1_1_INT_ID
#define XPAR_XTTCPS_5_INTR XPS_TTC1_2_INT_ID
#define XPAR_XDMAPS_0_FAULT_INTR XPS_DMA0_ABORT_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_0 XPS_DMA0_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_1 XPS_DMA1_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_2 XPS_DMA2_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_3 XPS_DMA3_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_4 XPS_DMA4_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_5 XPS_DMA5_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_6 XPS_DMA6_INT_ID
#define XPAR_XDMAPS_0_DONE_INTR_7 XPS_DMA7_INT_ID


#define XPAR_XQSPIPS_0_LINEAR_BASEADDR XPS_QSPI_LINEAR_BASEADDR
#define XPAR_XPARPORTPS_CTRL_BASEADDR XPS_PARPORT_CRTL_BASEADDR
# 126 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters_ps.h"
#define XPAR_XSLCR_NUM_INSTANCES 1U
#define XPAR_XSLCR_0_DEVICE_ID 0U
#define XPAR_XSLCR_0_BASEADDR XPS_SYS_CTRL_BASEADDR


#define XPAR_SCUGIC_NUM_INSTANCES 1U
#define XPAR_SCUGIC_SINGLE_DEVICE_ID 0U
#define XPAR_SCUGIC_CPU_BASEADDR (XPS_SCU_PERIPH_BASE + 0x00000100U)
#define XPAR_SCUGIC_DIST_BASEADDR (XPS_SCU_PERIPH_BASE + 0x00001000U)
#define XPAR_SCUGIC_ACK_BEFORE 0U


#define XPAR_GLOBAL_TMR_NUM_INSTANCES 1U
#define XPAR_GLOBAL_TMR_DEVICE_ID 0U
#define XPAR_GLOBAL_TMR_BASEADDR (XPS_SCU_PERIPH_BASE + 0x00000200U)
#define XPAR_GLOBAL_TMR_INTR XPS_GLOBAL_TMR_INT_ID



#define XPAR_AXI_EMC 


#define XPAR_CPU_CORTEXA9_CORE_CLOCK_FREQ_HZ XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ







#define XPS_PERIPHERAL_BASEADDR 0xE0000000U
#define XPS_UART0_BASEADDR 0xE0000000U
#define XPS_UART1_BASEADDR 0xE0001000U
#define XPS_USB0_BASEADDR 0xE0002000U
#define XPS_USB1_BASEADDR 0xE0003000U
#define XPS_I2C0_BASEADDR 0xE0004000U
#define XPS_I2C1_BASEADDR 0xE0005000U
#define XPS_SPI0_BASEADDR 0xE0006000U
#define XPS_SPI1_BASEADDR 0xE0007000U
#define XPS_CAN0_BASEADDR 0xE0008000U
#define XPS_CAN1_BASEADDR 0xE0009000U
#define XPS_GPIO_BASEADDR 0xE000A000U
#define XPS_GEM0_BASEADDR 0xE000B000U
#define XPS_GEM1_BASEADDR 0xE000C000U
#define XPS_QSPI_BASEADDR 0xE000D000U
#define XPS_PARPORT_CRTL_BASEADDR 0xE000E000U
#define XPS_SDIO0_BASEADDR 0xE0100000U
#define XPS_SDIO1_BASEADDR 0xE0101000U
#define XPS_IOU_BUS_CFG_BASEADDR 0xE0200000U
#define XPS_NAND_BASEADDR 0xE1000000U
#define XPS_PARPORT0_BASEADDR 0xE2000000U
#define XPS_PARPORT1_BASEADDR 0xE4000000U
#define XPS_QSPI_LINEAR_BASEADDR 0xFC000000U
#define XPS_SYS_CTRL_BASEADDR 0xF8000000U
#define XPS_TTC0_BASEADDR 0xF8001000U
#define XPS_TTC1_BASEADDR 0xF8002000U
#define XPS_DMAC0_SEC_BASEADDR 0xF8003000U
#define XPS_DMAC0_NON_SEC_BASEADDR 0xF8004000U
#define XPS_WDT_BASEADDR 0xF8005000U
#define XPS_DDR_CTRL_BASEADDR 0xF8006000U
#define XPS_DEV_CFG_APB_BASEADDR 0xF8007000U
#define XPS_AFI0_BASEADDR 0xF8008000U
#define XPS_AFI1_BASEADDR 0xF8009000U
#define XPS_AFI2_BASEADDR 0xF800A000U
#define XPS_AFI3_BASEADDR 0xF800B000U
#define XPS_OCM_BASEADDR 0xF800C000U
#define XPS_EFUSE_BASEADDR 0xF800D000U
#define XPS_CORESIGHT_BASEADDR 0xF8800000U
#define XPS_TOP_BUS_CFG_BASEADDR 0xF8900000U
#define XPS_SCU_PERIPH_BASE 0xF8F00000U
#define XPS_L2CC_BASEADDR 0xF8F02000U
#define XPS_SAM_RAM_BASEADDR 0xFFFC0000U
#define XPS_FPGA_AXI_S0_BASEADDR 0x40000000U
#define XPS_FPGA_AXI_S1_BASEADDR 0x80000000U
#define XPS_IOU_S_SWITCH_BASEADDR 0xE0000000U
#define XPS_PERIPH_APB_BASEADDR 0xF8000000U


#define XPS_CORE_PARITY0_INT_ID 32U
#define XPS_CORE_PARITY1_INT_ID 33U
#define XPS_L2CC_INT_ID 34U
#define XPS_OCMINTR_INT_ID 35U
#define XPS_ECC_INT_ID 36U
#define XPS_PMU0_INT_ID 37U
#define XPS_PMU1_INT_ID 38U
#define XPS_SYSMON_INT_ID 39U
#define XPS_DVC_INT_ID 40U
#define XPS_WDT_INT_ID 41U
#define XPS_TTC0_0_INT_ID 42U
#define XPS_TTC0_1_INT_ID 43U
#define XPS_TTC0_2_INT_ID 44U
#define XPS_DMA0_ABORT_INT_ID 45U
#define XPS_DMA0_INT_ID 46U
#define XPS_DMA1_INT_ID 47U
#define XPS_DMA2_INT_ID 48U
#define XPS_DMA3_INT_ID 49U
#define XPS_SMC_INT_ID 50U
#define XPS_QSPI_INT_ID 51U
#define XPS_GPIO_INT_ID 52U
#define XPS_USB0_INT_ID 53U
#define XPS_GEM0_INT_ID 54U
#define XPS_GEM0_WAKE_INT_ID 55U
#define XPS_SDIO0_INT_ID 56U
#define XPS_I2C0_INT_ID 57U
#define XPS_SPI0_INT_ID 58U
#define XPS_UART0_INT_ID 59U
#define XPS_CAN0_INT_ID 60U
#define XPS_FPGA0_INT_ID 61U
#define XPS_FPGA1_INT_ID 62U
#define XPS_FPGA2_INT_ID 63U
#define XPS_FPGA3_INT_ID 64U
#define XPS_FPGA4_INT_ID 65U
#define XPS_FPGA5_INT_ID 66U
#define XPS_FPGA6_INT_ID 67U
#define XPS_FPGA7_INT_ID 68U
#define XPS_TTC1_0_INT_ID 69U
#define XPS_TTC1_1_INT_ID 70U
#define XPS_TTC1_2_INT_ID 71U
#define XPS_DMA4_INT_ID 72U
#define XPS_DMA5_INT_ID 73U
#define XPS_DMA6_INT_ID 74U
#define XPS_DMA7_INT_ID 75U
#define XPS_USB1_INT_ID 76U
#define XPS_GEM1_INT_ID 77U
#define XPS_GEM1_WAKE_INT_ID 78U
#define XPS_SDIO1_INT_ID 79U
#define XPS_I2C1_INT_ID 80U
#define XPS_SPI1_INT_ID 81U
#define XPS_UART1_INT_ID 82U
#define XPS_CAN1_INT_ID 83U
#define XPS_FPGA8_INT_ID 84U
#define XPS_FPGA9_INT_ID 85U
#define XPS_FPGA10_INT_ID 86U
#define XPS_FPGA11_INT_ID 87U
#define XPS_FPGA12_INT_ID 88U
#define XPS_FPGA13_INT_ID 89U
#define XPS_FPGA14_INT_ID 90U
#define XPS_FPGA15_INT_ID 91U


#define XPS_GLOBAL_TMR_INT_ID 27U
#define XPS_FIQ_INT_ID 28U
#define XPS_SCU_TMR_INT_ID 29U
#define XPS_SCU_WDT_INT_ID 30U
#define XPS_IRQ_INT_ID 31U




#define XPAR_PS7_UART_0_INTR XPS_UART0_INT_ID
#define XPAR_PS7_UART_1_INTR XPS_UART1_INT_ID
#define XPAR_PS7_USB_0_INTR XPS_USB0_INT_ID
#define XPAR_PS7_USB_1_INTR XPS_USB1_INT_ID
#define XPAR_PS7_I2C_0_INTR XPS_I2C0_INT_ID
#define XPAR_PS7_I2C_1_INTR XPS_I2C1_INT_ID
#define XPAR_PS7_SPI_0_INTR XPS_SPI0_INT_ID
#define XPAR_PS7_SPI_1_INTR XPS_SPI1_INT_ID
#define XPAR_PS7_CAN_0_INTR XPS_CAN0_INT_ID
#define XPAR_PS7_CAN_1_INTR XPS_CAN1_INT_ID
#define XPAR_PS7_GPIO_0_INTR XPS_GPIO_INT_ID
#define XPAR_PS7_ETHERNET_0_INTR XPS_GEM0_INT_ID
#define XPAR_PS7_ETHERNET_0_WAKE_INTR XPS_GEM0_WAKE_INT_ID
#define XPAR_PS7_ETHERNET_1_INTR XPS_GEM1_INT_ID
#define XPAR_PS7_ETHERNET_1_WAKE_INTR XPS_GEM1_WAKE_INT_ID
#define XPAR_PS7_QSPI_0_INTR XPS_QSPI_INT_ID
#define XPAR_PS7_WDT_0_INTR XPS_WDT_INT_ID
#define XPAR_PS7_SCUWDT_0_INTR XPS_SCU_WDT_INT_ID
#define XPAR_PS7_SCUTIMER_0_INTR XPS_SCU_TMR_INT_ID
#define XPAR_PS7_XADC_0_INTR XPS_SYSMON_INT_ID
#define XPAR_PS7_TTC_0_INTR XPS_TTC0_0_INT_ID
#define XPAR_PS7_TTC_1_INTR XPS_TTC0_1_INT_ID
#define XPAR_PS7_TTC_2_INTR XPS_TTC0_2_INT_ID
#define XPAR_PS7_TTC_3_INTR XPS_TTC1_0_INT_ID
#define XPAR_PS7_TTC_4_INTR XPS_TTC1_1_INT_ID
#define XPAR_PS7_TTC_5_INTR XPS_TTC1_2_INT_ID

#define XPAR_XADCPS_INT_ID XPS_SYSMON_INT_ID


#define XPAR_XUARTPS_0_CLOCK_HZ XPAR_XUARTPS_0_UART_CLK_FREQ_HZ
#define XPAR_XUARTPS_1_CLOCK_HZ XPAR_XUARTPS_1_UART_CLK_FREQ_HZ
#define XPAR_XTTCPS_0_CLOCK_HZ XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_1_CLOCK_HZ XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_2_CLOCK_HZ XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_3_CLOCK_HZ XPAR_XTTCPS_3_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_4_CLOCK_HZ XPAR_XTTCPS_4_TTC_CLK_FREQ_HZ
#define XPAR_XTTCPS_5_CLOCK_HZ XPAR_XTTCPS_5_TTC_CLK_FREQ_HZ
#define XPAR_XIICPS_0_CLOCK_HZ XPAR_XIICPS_0_I2C_CLK_FREQ_HZ
#define XPAR_XIICPS_1_CLOCK_HZ XPAR_XIICPS_1_I2C_CLK_FREQ_HZ

#define XPAR_XQSPIPS_0_CLOCK_HZ XPAR_XQSPIPS_0_QSPI_CLK_FREQ_HZ


#define XPAR_CPU_CORTEXA9_CORE_CLOCK_FREQ_HZ XPAR_CPU_CORTEXA9_0_CPU_CLK_FREQ_HZ






#define XPAR_SCUTIMER_DEVICE_ID 0U
#define XPAR_SCUWDT_DEVICE_ID 0U
# 20 "../../ps_app_bsp/ps7_cortexa9_0/include/xparameters.h" 2

#define STDIN_BASEADDRESS 0xE0001000
#define STDOUT_BASEADDRESS 0xE0001000




#define PLATFORM_ZYNQ 


#define XSLEEP_TIMER_IS_DEFAULT_TIMER 




#define XPAR_XAXIDMA_NUM_INSTANCES 1


#define XPAR_AXI_DMA_DEVICE_ID 0
#define XPAR_AXI_DMA_BASEADDR 0x40400000
#define XPAR_AXI_DMA_HIGHADDR 0x4040FFFF
#define XPAR_AXI_DMA_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXI_DMA_INCLUDE_MM2S_DRE 0
#define XPAR_AXI_DMA_INCLUDE_S2MM_DRE 1
#define XPAR_AXI_DMA_INCLUDE_MM2S 1
#define XPAR_AXI_DMA_INCLUDE_S2MM 1
#define XPAR_AXI_DMA_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXI_DMA_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXI_DMA_INCLUDE_SG 0
#define XPAR_AXI_DMA_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXI_DMA_NUM_MM2S_CHANNELS 1
#define XPAR_AXI_DMA_NUM_S2MM_CHANNELS 1
#define XPAR_AXI_DMA_MM2S_BURST_SIZE 256
#define XPAR_AXI_DMA_S2MM_BURST_SIZE 256
#define XPAR_AXI_DMA_MICRO_DMA 0
#define XPAR_AXI_DMA_ADDR_WIDTH 32
#define XPAR_AXI_DMA_SG_LENGTH_WIDTH 24





#define XPAR_AXIDMA_0_DEVICE_ID XPAR_AXI_DMA_DEVICE_ID
#define XPAR_AXIDMA_0_BASEADDR 0x40400000
#define XPAR_AXIDMA_0_SG_INCLUDE_STSCNTRL_STRM 0
#define XPAR_AXIDMA_0_INCLUDE_MM2S 1
#define XPAR_AXIDMA_0_INCLUDE_MM2S_DRE 0
#define XPAR_AXIDMA_0_M_AXI_MM2S_DATA_WIDTH 64
#define XPAR_AXIDMA_0_INCLUDE_S2MM 1
#define XPAR_AXIDMA_0_INCLUDE_S2MM_DRE 1
#define XPAR_AXIDMA_0_M_AXI_S2MM_DATA_WIDTH 64
#define XPAR_AXIDMA_0_INCLUDE_SG 0
#define XPAR_AXIDMA_0_ENABLE_MULTI_CHANNEL 0
#define XPAR_AXIDMA_0_NUM_MM2S_CHANNELS 1
#define XPAR_AXIDMA_0_NUM_S2MM_CHANNELS 1
#define XPAR_AXIDMA_0_MM2S_BURST_SIZE 256
#define XPAR_AXIDMA_0_S2MM_BURST_SIZE 256
#define XPAR_AXIDMA_0_MICRO_DMA 0
#define XPAR_AXIDMA_0_c_addr_width 32
#define XPAR_AXIDMA_0_c_sg_length_width 24





#define XPAR_XBRAM_NUM_INSTANCES 1U


#define XPAR_AXI_BRAM_CTRL_0_DEVICE_ID 0U
#define XPAR_AXI_BRAM_CTRL_0_DATA_WIDTH 32U
#define XPAR_AXI_BRAM_CTRL_0_ECC 0U
#define XPAR_AXI_BRAM_CTRL_0_FAULT_INJECT 0U
#define XPAR_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS 0U
#define XPAR_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER 0U
#define XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE 0U
#define XPAR_AXI_BRAM_CTRL_0_WRITE_ACCESS 0U
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR 0x40000000U
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR 0x40001FFFU
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU
#define XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU





#define XPAR_BRAM_0_DEVICE_ID XPAR_AXI_BRAM_CTRL_0_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32U
#define XPAR_BRAM_0_ECC 0U
#define XPAR_BRAM_0_FAULT_INJECT 0U
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 0U
#define XPAR_BRAM_0_WRITE_ACCESS 0U
#define XPAR_BRAM_0_BASEADDR 0x40000000U
#define XPAR_BRAM_0_HIGHADDR 0x40001FFFU






#define XPAR_PS7_DDR_0_S_AXI_BASEADDR 0x00100000
#define XPAR_PS7_DDR_0_S_AXI_HIGHADDR 0x0FFFFFFF





#define XPAR_XDCFG_NUM_INSTANCES 1U


#define XPAR_PS7_DEV_CFG_0_DEVICE_ID 0U
#define XPAR_PS7_DEV_CFG_0_BASEADDR 0xF8007000U
#define XPAR_PS7_DEV_CFG_0_HIGHADDR 0xF80070FFU





#define XPAR_XDCFG_0_DEVICE_ID XPAR_PS7_DEV_CFG_0_DEVICE_ID
#define XPAR_XDCFG_0_BASEADDR 0xF8007000U
#define XPAR_XDCFG_0_HIGHADDR 0xF80070FFU





#define XPAR_XDMAPS_NUM_INSTANCES 2


#define XPAR_PS7_DMA_NS_DEVICE_ID 0
#define XPAR_PS7_DMA_NS_BASEADDR 0xF8004000
#define XPAR_PS7_DMA_NS_HIGHADDR 0xF8004FFF



#define XPAR_PS7_DMA_S_DEVICE_ID 1
#define XPAR_PS7_DMA_S_BASEADDR 0xF8003000
#define XPAR_PS7_DMA_S_HIGHADDR 0xF8003FFF





#define XPAR_XDMAPS_0_DEVICE_ID XPAR_PS7_DMA_NS_DEVICE_ID
#define XPAR_XDMAPS_0_BASEADDR 0xF8004000
#define XPAR_XDMAPS_0_HIGHADDR 0xF8004FFF


#define XPAR_XDMAPS_1_DEVICE_ID XPAR_PS7_DMA_S_DEVICE_ID
#define XPAR_XDMAPS_1_BASEADDR 0xF8003000
#define XPAR_XDMAPS_1_HIGHADDR 0xF8003FFF






#define XPAR_PS7_AFI_0_S_AXI_BASEADDR 0xF8008000
#define XPAR_PS7_AFI_0_S_AXI_HIGHADDR 0xF8008FFF



#define XPAR_PS7_AFI_1_S_AXI_BASEADDR 0xF8009000
#define XPAR_PS7_AFI_1_S_AXI_HIGHADDR 0xF8009FFF



#define XPAR_PS7_AFI_2_S_AXI_BASEADDR 0xF800A000
#define XPAR_PS7_AFI_2_S_AXI_HIGHADDR 0xF800AFFF



#define XPAR_PS7_AFI_3_S_AXI_BASEADDR 0xF800B000
#define XPAR_PS7_AFI_3_S_AXI_HIGHADDR 0xF800BFFF



#define XPAR_PS7_GLOBALTIMER_0_S_AXI_BASEADDR 0xF8F00200
#define XPAR_PS7_GLOBALTIMER_0_S_AXI_HIGHADDR 0xF8F002FF



#define XPAR_PS7_GPV_0_S_AXI_BASEADDR 0xF8900000
#define XPAR_PS7_GPV_0_S_AXI_HIGHADDR 0xF89FFFFF



#define XPAR_PS7_INTC_DIST_0_S_AXI_BASEADDR 0xF8F01000
#define XPAR_PS7_INTC_DIST_0_S_AXI_HIGHADDR 0xF8F01FFF



#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_BASEADDR 0xE0200000
#define XPAR_PS7_IOP_BUS_CONFIG_0_S_AXI_HIGHADDR 0xE0200FFF



#define XPAR_PS7_L2CACHEC_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_L2CACHEC_0_S_AXI_HIGHADDR 0xF8F02FFF



#define XPAR_PS7_OCMC_0_S_AXI_BASEADDR 0xF800C000
#define XPAR_PS7_OCMC_0_S_AXI_HIGHADDR 0xF800CFFF



#define XPAR_PS7_PL310_0_S_AXI_BASEADDR 0xF8F02000
#define XPAR_PS7_PL310_0_S_AXI_HIGHADDR 0xF8F02FFF



#define XPAR_PS7_PMU_0_S_AXI_BASEADDR 0xF8891000
#define XPAR_PS7_PMU_0_S_AXI_HIGHADDR 0xF8891FFF
#define XPAR_PS7_PMU_0_PMU1_S_AXI_BASEADDR 0xF8893000
#define XPAR_PS7_PMU_0_PMU1_S_AXI_HIGHADDR 0xF8893FFF



#define XPAR_PS7_RAM_0_S_AXI_BASEADDR 0x00000000
#define XPAR_PS7_RAM_0_S_AXI_HIGHADDR 0x0003FFFF



#define XPAR_PS7_RAM_1_S_AXI_BASEADDR 0xFFFC0000
#define XPAR_PS7_RAM_1_S_AXI_HIGHADDR 0xFFFFFFFF



#define XPAR_PS7_SCUC_0_S_AXI_BASEADDR 0xF8F00000
#define XPAR_PS7_SCUC_0_S_AXI_HIGHADDR 0xF8F000FC



#define XPAR_PS7_SLCR_0_S_AXI_BASEADDR 0xF8000000
#define XPAR_PS7_SLCR_0_S_AXI_HIGHADDR 0xF8000FFF



#define XPAR_PS7_DDRC_0_S_AXI_BASEADDR 0xF8006000
#define XPAR_PS7_DDRC_0_S_AXI_HIGHADDR 0xF8006FFF





#define XPAR_XGPIOPS_NUM_INSTANCES 1


#define XPAR_PS7_GPIO_0_DEVICE_ID 0
#define XPAR_PS7_GPIO_0_BASEADDR 0xE000A000
#define XPAR_PS7_GPIO_0_HIGHADDR 0xE000AFFF





#define XPAR_XGPIOPS_0_DEVICE_ID XPAR_PS7_GPIO_0_DEVICE_ID
#define XPAR_XGPIOPS_0_BASEADDR 0xE000A000
#define XPAR_XGPIOPS_0_HIGHADDR 0xE000AFFF





#define XPAR_FABRIC_AXI_DMA_MM2S_INTROUT_INTR 61U
#define XPAR_FABRIC_AXI_DMA_S2MM_INTROUT_INTR 62U




#define XPAR_FABRIC_AXIDMA_0_MM2S_INTROUT_VEC_ID XPAR_FABRIC_AXI_DMA_MM2S_INTROUT_INTR
#define XPAR_FABRIC_AXIDMA_0_S2MM_INTROUT_VEC_ID XPAR_FABRIC_AXI_DMA_S2MM_INTROUT_INTR




#define XPAR_XSCUGIC_NUM_INSTANCES 1U


#define XPAR_PS7_SCUGIC_0_DEVICE_ID 0U
#define XPAR_PS7_SCUGIC_0_BASEADDR 0xF8F00100U
#define XPAR_PS7_SCUGIC_0_HIGHADDR 0xF8F001FFU
#define XPAR_PS7_SCUGIC_0_DIST_BASEADDR 0xF8F01000U





#define XPAR_SCUGIC_0_DEVICE_ID 0U
#define XPAR_SCUGIC_0_CPU_BASEADDR 0xF8F00100U
#define XPAR_SCUGIC_0_CPU_HIGHADDR 0xF8F001FFU
#define XPAR_SCUGIC_0_DIST_BASEADDR 0xF8F01000U





#define XPAR_XSCUTIMER_NUM_INSTANCES 1


#define XPAR_PS7_SCUTIMER_0_DEVICE_ID 0
#define XPAR_PS7_SCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_PS7_SCUTIMER_0_HIGHADDR 0xF8F0061F





#define XPAR_XSCUTIMER_0_DEVICE_ID XPAR_PS7_SCUTIMER_0_DEVICE_ID
#define XPAR_XSCUTIMER_0_BASEADDR 0xF8F00600
#define XPAR_XSCUTIMER_0_HIGHADDR 0xF8F0061F





#define XPAR_XSCUWDT_NUM_INSTANCES 1


#define XPAR_PS7_SCUWDT_0_DEVICE_ID 0
#define XPAR_PS7_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_PS7_SCUWDT_0_HIGHADDR 0xF8F006FF





#define XPAR_SCUWDT_0_DEVICE_ID XPAR_PS7_SCUWDT_0_DEVICE_ID
#define XPAR_SCUWDT_0_BASEADDR 0xF8F00620
#define XPAR_SCUWDT_0_HIGHADDR 0xF8F006FF





#define XPAR_XSPIPS_NUM_INSTANCES 1


#define XPAR_PS7_SPI_0_DEVICE_ID 0
#define XPAR_PS7_SPI_0_BASEADDR 0xE0006000
#define XPAR_PS7_SPI_0_HIGHADDR 0xE0006FFF
#define XPAR_PS7_SPI_0_SPI_CLK_FREQ_HZ 160000000





#define XPAR_XSPIPS_0_DEVICE_ID XPAR_PS7_SPI_0_DEVICE_ID
#define XPAR_XSPIPS_0_BASEADDR 0xE0006000
#define XPAR_XSPIPS_0_HIGHADDR 0xE0006FFF
#define XPAR_XSPIPS_0_SPI_CLK_FREQ_HZ 160000000





#define XPAR_XTTCPS_NUM_INSTANCES 3U


#define XPAR_PS7_TTC_0_DEVICE_ID 0U
#define XPAR_PS7_TTC_0_BASEADDR 0XF8001000U
#define XPAR_PS7_TTC_0_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_PS7_TTC_0_TTC_CLK_CLKSRC 0U
#define XPAR_PS7_TTC_1_DEVICE_ID 1U
#define XPAR_PS7_TTC_1_BASEADDR 0XF8001004U
#define XPAR_PS7_TTC_1_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_PS7_TTC_1_TTC_CLK_CLKSRC 0U
#define XPAR_PS7_TTC_2_DEVICE_ID 2U
#define XPAR_PS7_TTC_2_BASEADDR 0XF8001008U
#define XPAR_PS7_TTC_2_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_PS7_TTC_2_TTC_CLK_CLKSRC 0U





#define XPAR_XTTCPS_0_DEVICE_ID XPAR_PS7_TTC_0_DEVICE_ID
#define XPAR_XTTCPS_0_BASEADDR 0xF8001000U
#define XPAR_XTTCPS_0_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_XTTCPS_0_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_1_DEVICE_ID XPAR_PS7_TTC_1_DEVICE_ID
#define XPAR_XTTCPS_1_BASEADDR 0xF8001004U
#define XPAR_XTTCPS_1_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_XTTCPS_1_TTC_CLK_CLKSRC 0U

#define XPAR_XTTCPS_2_DEVICE_ID XPAR_PS7_TTC_2_DEVICE_ID
#define XPAR_XTTCPS_2_BASEADDR 0xF8001008U
#define XPAR_XTTCPS_2_TTC_CLK_FREQ_HZ 111111115U
#define XPAR_XTTCPS_2_TTC_CLK_CLKSRC 0U





#define XPAR_XUARTPS_NUM_INSTANCES 1


#define XPAR_PS7_UART_1_DEVICE_ID 0
#define XPAR_PS7_UART_1_BASEADDR 0xE0001000
#define XPAR_PS7_UART_1_HIGHADDR 0xE0001FFF
#define XPAR_PS7_UART_1_UART_CLK_FREQ_HZ 100000000
#define XPAR_PS7_UART_1_HAS_MODEM 0





#define XPAR_XUARTPS_0_DEVICE_ID XPAR_PS7_UART_1_DEVICE_ID
#define XPAR_XUARTPS_0_BASEADDR 0xE0001000
#define XPAR_XUARTPS_0_HIGHADDR 0xE0001FFF
#define XPAR_XUARTPS_0_UART_CLK_FREQ_HZ 100000000
#define XPAR_XUARTPS_0_HAS_MODEM 0





#define XPAR_XADCPS_NUM_INSTANCES 1


#define XPAR_PS7_XADC_0_DEVICE_ID 0
#define XPAR_PS7_XADC_0_BASEADDR 0xF8007100
#define XPAR_PS7_XADC_0_HIGHADDR 0xF8007120





#define XPAR_XADCPS_0_DEVICE_ID XPAR_PS7_XADC_0_DEVICE_ID
#define XPAR_XADCPS_0_BASEADDR 0xF8007100
#define XPAR_XADCPS_0_HIGHADDR 0xF8007120
# 13 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/bspconfig.h" 1
# 37 "../../ps_app_bsp/ps7_cortexa9_0/include/bspconfig.h"
#define BSPCONFIG_H 

#define MICROBLAZE_PVR_NONE 


#define FPU_HARD_FLOAT_ABI_ENABLED 1
# 14 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 2
# 23 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h"
struct params_s;
# 34 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h"
typedef char8* charptr;
typedef s32 (*func_ptr)(int c);



void xil_printf( const char8 *ctrl1, ...);
void print( const char8 *ptr);
extern void outbyte (char8 c);
extern char8 inbyte(void);
# 43 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_types.h" 1
# 44 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_cache.h" 1
# 55 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_cache.h"
#define XIL_CACHE_H 
# 65 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_cache.h"
#define asm_cp15_inval_dc_line_mva_poc(param) __asm__ __volatile__("mcr " XREG_CP15_INVAL_DC_LINE_MVA_POC :: "r" (param));


#define asm_cp15_clean_inval_dc_line_mva_poc(param) __asm__ __volatile__("mcr " XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC :: "r" (param));


#define asm_cp15_inval_ic_line_mva_pou(param) __asm__ __volatile__("mcr " XREG_CP15_INVAL_IC_LINE_MVA_POU :: "r" (param));


#define asm_cp15_inval_dc_line_sw(param) __asm__ __volatile__("mcr " XREG_CP15_INVAL_DC_LINE_SW :: "r" (param));


#define asm_cp15_clean_inval_dc_line_sw(param) __asm__ __volatile__("mcr " XREG_CP15_CLEAN_INVAL_DC_LINE_SW :: "r" (param));
# 99 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_cache.h"
void Xil_DCacheEnable(void);
void Xil_DCacheDisable(void);
void Xil_DCacheInvalidate(void);
void Xil_DCacheInvalidateRange(INTPTR adr, u32 len);
void Xil_DCacheFlush(void);
void Xil_DCacheFlushRange(INTPTR adr, u32 len);

void Xil_ICacheEnable(void);
void Xil_ICacheDisable(void);
void Xil_ICacheInvalidate(void);
void Xil_ICacheInvalidateRange(INTPTR adr, u32 len);
# 45 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h" 1
# 52 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
#define XIL_IO_H 
# 61 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_printf.h" 1
# 62 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h" 2




# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm.h" 1
# 60 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm.h"
#define XPSEUDO_ASM_H 

# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h" 1
# 49 "../../ps_app_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h"
#define XREG_CORTEXA9_H 






#define XREG_GPR0 r0
#define XREG_GPR1 r1
#define XREG_GPR2 r2
#define XREG_GPR3 r3
#define XREG_GPR4 r4
#define XREG_GPR5 r5
#define XREG_GPR6 r6
#define XREG_GPR7 r7
#define XREG_GPR8 r8
#define XREG_GPR9 r9
#define XREG_GPR10 r10
#define XREG_GPR11 r11
#define XREG_GPR12 r12
#define XREG_GPR13 r13
#define XREG_GPR14 r14
#define XREG_GPR15 r15
#define XREG_CPSR cpsr


#define XREG_CP0 0
#define XREG_CP1 1
#define XREG_CP2 2
#define XREG_CP3 3
#define XREG_CP4 4
#define XREG_CP5 5
#define XREG_CP6 6
#define XREG_CP7 7
#define XREG_CP8 8
#define XREG_CP9 9
#define XREG_CP10 10
#define XREG_CP11 11
#define XREG_CP12 12
#define XREG_CP13 13
#define XREG_CP14 14
#define XREG_CP15 15


#define XREG_CR0 cr0
#define XREG_CR1 cr1
#define XREG_CR2 cr2
#define XREG_CR3 cr3
#define XREG_CR4 cr4
#define XREG_CR5 cr5
#define XREG_CR6 cr6
#define XREG_CR7 cr7
#define XREG_CR8 cr8
#define XREG_CR9 cr9
#define XREG_CR10 cr10
#define XREG_CR11 cr11
#define XREG_CR12 cr12
#define XREG_CR13 cr13
#define XREG_CR14 cr14
#define XREG_CR15 cr15


#define XREG_CPSR_THUMB_MODE 0x20
#define XREG_CPSR_MODE_BITS 0x1F
#define XREG_CPSR_SYSTEM_MODE 0x1F
#define XREG_CPSR_UNDEFINED_MODE 0x1B
#define XREG_CPSR_DATA_ABORT_MODE 0x17
#define XREG_CPSR_SVC_MODE 0x13
#define XREG_CPSR_IRQ_MODE 0x12
#define XREG_CPSR_FIQ_MODE 0x11
#define XREG_CPSR_USER_MODE 0x10

#define XREG_CPSR_IRQ_ENABLE 0x80
#define XREG_CPSR_FIQ_ENABLE 0x40

#define XREG_CPSR_N_BIT 0x80000000
#define XREG_CPSR_Z_BIT 0x40000000
#define XREG_CPSR_C_BIT 0x20000000
#define XREG_CPSR_V_BIT 0x10000000





#define XREG_CP15_MAIN_ID "p15, 0, %0,  c0,  c0, 0"
#define XREG_CP15_CACHE_TYPE "p15, 0, %0,  c0,  c0, 1"
#define XREG_CP15_TCM_TYPE "p15, 0, %0,  c0,  c0, 2"
#define XREG_CP15_TLB_TYPE "p15, 0, %0,  c0,  c0, 3"
#define XREG_CP15_MULTI_PROC_AFFINITY "p15, 0, %0,  c0,  c0, 5"

#define XREG_CP15_PROC_FEATURE_0 "p15, 0, %0,  c0,  c1, 0"
#define XREG_CP15_PROC_FEATURE_1 "p15, 0, %0,  c0,  c1, 1"
#define XREG_CP15_DEBUG_FEATURE_0 "p15, 0, %0,  c0,  c1, 2"
#define XREG_CP15_MEMORY_FEATURE_0 "p15, 0, %0,  c0,  c1, 4"
#define XREG_CP15_MEMORY_FEATURE_1 "p15, 0, %0,  c0,  c1, 5"
#define XREG_CP15_MEMORY_FEATURE_2 "p15, 0, %0,  c0,  c1, 6"
#define XREG_CP15_MEMORY_FEATURE_3 "p15, 0, %0,  c0,  c1, 7"

#define XREG_CP15_INST_FEATURE_0 "p15, 0, %0,  c0,  c2, 0"
#define XREG_CP15_INST_FEATURE_1 "p15, 0, %0,  c0,  c2, 1"
#define XREG_CP15_INST_FEATURE_2 "p15, 0, %0,  c0,  c2, 2"
#define XREG_CP15_INST_FEATURE_3 "p15, 0, %0,  c0,  c2, 3"
#define XREG_CP15_INST_FEATURE_4 "p15, 0, %0,  c0,  c2, 4"

#define XREG_CP15_CACHE_SIZE_ID "p15, 1, %0,  c0,  c0, 0"
#define XREG_CP15_CACHE_LEVEL_ID "p15, 1, %0,  c0,  c0, 1"
#define XREG_CP15_AUXILARY_ID "p15, 1, %0,  c0,  c0, 7"

#define XREG_CP15_CACHE_SIZE_SEL "p15, 2, %0,  c0,  c0, 0"


#define XREG_CP15_SYS_CONTROL "p15, 0, %0,  c1,  c0, 0"
#define XREG_CP15_AUX_CONTROL "p15, 0, %0,  c1,  c0, 1"
#define XREG_CP15_CP_ACCESS_CONTROL "p15, 0, %0,  c1,  c0, 2"

#define XREG_CP15_SECURE_CONFIG "p15, 0, %0,  c1,  c1, 0"
#define XREG_CP15_SECURE_DEBUG_ENABLE "p15, 0, %0,  c1,  c1, 1"
#define XREG_CP15_NS_ACCESS_CONTROL "p15, 0, %0,  c1,  c1, 2"
#define XREG_CP15_VIRTUAL_CONTROL "p15, 0, %0,  c1,  c1, 3"
# 209 "../../ps_app_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h"
#define XREG_CP15_CONTROL_TE_BIT 0x40000000U
#define XREG_CP15_CONTROL_AFE_BIT 0x20000000U
#define XREG_CP15_CONTROL_TRE_BIT 0x10000000U
#define XREG_CP15_CONTROL_NMFI_BIT 0x08000000U
#define XREG_CP15_CONTROL_EE_BIT 0x02000000U
#define XREG_CP15_CONTROL_HA_BIT 0x00020000U
#define XREG_CP15_CONTROL_RR_BIT 0x00004000U
#define XREG_CP15_CONTROL_V_BIT 0x00002000U
#define XREG_CP15_CONTROL_I_BIT 0x00001000U
#define XREG_CP15_CONTROL_Z_BIT 0x00000800U
#define XREG_CP15_CONTROL_SW_BIT 0x00000400U
#define XREG_CP15_CONTROL_B_BIT 0x00000080U
#define XREG_CP15_CONTROL_C_BIT 0x00000004U
#define XREG_CP15_CONTROL_A_BIT 0x00000002U
#define XREG_CP15_CONTROL_M_BIT 0x00000001U



#define XREG_CP15_TTBR0 "p15, 0, %0,  c2,  c0, 0"
#define XREG_CP15_TTBR1 "p15, 0, %0,  c2,  c0, 1"
#define XREG_CP15_TTB_CONTROL "p15, 0, %0,  c2,  c0, 2"


#define XREG_CP15_DOMAIN_ACCESS_CTRL "p15, 0, %0,  c3,  c0, 0"





#define XREG_CP15_DATA_FAULT_STATUS "p15, 0, %0,  c5,  c0, 0"
#define XREG_CP15_INST_FAULT_STATUS "p15, 0, %0,  c5,  c0, 1"

#define XREG_CP15_AUX_DATA_FAULT_STATUS "p15, 0, %0,  c5,  c1, 0"
#define XREG_CP15_AUX_INST_FAULT_STATUS "p15, 0, %0,  c5,  c1, 1"


#define XREG_CP15_DATA_FAULT_ADDRESS "p15, 0, %0,  c6,  c0, 0"
#define XREG_CP15_INST_FAULT_ADDRESS "p15, 0, %0,  c6,  c0, 2"


#define XREG_CP15_NOP "p15, 0, %0,  c7,  c0, 4"

#define XREG_CP15_INVAL_IC_POU_IS "p15, 0, %0,  c7,  c1, 0"
#define XREG_CP15_INVAL_BRANCH_ARRAY_IS "p15, 0, %0,  c7,  c1, 6"

#define XREG_CP15_PHYS_ADDR "p15, 0, %0,  c7,  c4, 0"

#define XREG_CP15_INVAL_IC_POU "p15, 0, %0,  c7,  c5, 0"
#define XREG_CP15_INVAL_IC_LINE_MVA_POU "p15, 0, %0,  c7,  c5, 1"




#define XREG_CP15_INST_SYNC_BARRIER "p15, 0, %0,  c7,  c5, 4"
#define XREG_CP15_INVAL_BRANCH_ARRAY "p15, 0, %0,  c7,  c5, 6"

#define XREG_CP15_INVAL_DC_LINE_MVA_POC "p15, 0, %0,  c7,  c6, 1"
#define XREG_CP15_INVAL_DC_LINE_SW "p15, 0, %0,  c7,  c6, 2"

#define XREG_CP15_VA_TO_PA_CURRENT_0 "p15, 0, %0,  c7,  c8, 0"
#define XREG_CP15_VA_TO_PA_CURRENT_1 "p15, 0, %0,  c7,  c8, 1"
#define XREG_CP15_VA_TO_PA_CURRENT_2 "p15, 0, %0,  c7,  c8, 2"
#define XREG_CP15_VA_TO_PA_CURRENT_3 "p15, 0, %0,  c7,  c8, 3"

#define XREG_CP15_VA_TO_PA_OTHER_0 "p15, 0, %0,  c7,  c8, 4"
#define XREG_CP15_VA_TO_PA_OTHER_1 "p15, 0, %0,  c7,  c8, 5"
#define XREG_CP15_VA_TO_PA_OTHER_2 "p15, 0, %0,  c7,  c8, 6"
#define XREG_CP15_VA_TO_PA_OTHER_3 "p15, 0, %0,  c7,  c8, 7"

#define XREG_CP15_CLEAN_DC_LINE_MVA_POC "p15, 0, %0,  c7, c10, 1"
#define XREG_CP15_CLEAN_DC_LINE_SW "p15, 0, %0,  c7, c10, 2"




#define XREG_CP15_DATA_SYNC_BARRIER "p15, 0, %0,  c7, c10, 4"
#define XREG_CP15_DATA_MEMORY_BARRIER "p15, 0, %0,  c7, c10, 5"

#define XREG_CP15_CLEAN_DC_LINE_MVA_POU "p15, 0, %0,  c7, c11, 1"

#define XREG_CP15_NOP2 "p15, 0, %0,  c7, c13, 1"

#define XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC "p15, 0, %0,  c7, c14, 1"
#define XREG_CP15_CLEAN_INVAL_DC_LINE_SW "p15, 0, %0,  c7, c14, 2"


#define XREG_CP15_INVAL_TLB_IS "p15, 0, %0,  c8,  c3, 0"
#define XREG_CP15_INVAL_TLB_MVA_IS "p15, 0, %0,  c8,  c3, 1"
#define XREG_CP15_INVAL_TLB_ASID_IS "p15, 0, %0,  c8,  c3, 2"
#define XREG_CP15_INVAL_TLB_MVA_ASID_IS "p15, 0, %0,  c8,  c3, 3"

#define XREG_CP15_INVAL_ITLB_UNLOCKED "p15, 0, %0,  c8,  c5, 0"
#define XREG_CP15_INVAL_ITLB_MVA "p15, 0, %0,  c8,  c5, 1"
#define XREG_CP15_INVAL_ITLB_ASID "p15, 0, %0,  c8,  c5, 2"

#define XREG_CP15_INVAL_DTLB_UNLOCKED "p15, 0, %0,  c8,  c6, 0"
#define XREG_CP15_INVAL_DTLB_MVA "p15, 0, %0,  c8,  c6, 1"
#define XREG_CP15_INVAL_DTLB_ASID "p15, 0, %0,  c8,  c6, 2"

#define XREG_CP15_INVAL_UTLB_UNLOCKED "p15, 0, %0,  c8,  c7, 0"
#define XREG_CP15_INVAL_UTLB_MVA "p15, 0, %0,  c8,  c7, 1"
#define XREG_CP15_INVAL_UTLB_ASID "p15, 0, %0,  c8,  c7, 2"
#define XREG_CP15_INVAL_UTLB_MVA_ASID "p15, 0, %0,  c8,  c7, 3"


#define XREG_CP15_PERF_MONITOR_CTRL "p15, 0, %0,  c9, c12, 0"
#define XREG_CP15_COUNT_ENABLE_SET "p15, 0, %0,  c9, c12, 1"
#define XREG_CP15_COUNT_ENABLE_CLR "p15, 0, %0,  c9, c12, 2"
#define XREG_CP15_V_FLAG_STATUS "p15, 0, %0,  c9, c12, 3"
#define XREG_CP15_SW_INC "p15, 0, %0,  c9, c12, 4"
#define XREG_CP15_EVENT_CNTR_SEL "p15, 0, %0,  c9, c12, 5"

#define XREG_CP15_PERF_CYCLE_COUNTER "p15, 0, %0,  c9, c13, 0"
#define XREG_CP15_EVENT_TYPE_SEL "p15, 0, %0,  c9, c13, 1"
#define XREG_CP15_PERF_MONITOR_COUNT "p15, 0, %0,  c9, c13, 2"

#define XREG_CP15_USER_ENABLE "p15, 0, %0,  c9, c14, 0"
#define XREG_CP15_INTR_ENABLE_SET "p15, 0, %0,  c9, c14, 1"
#define XREG_CP15_INTR_ENABLE_CLR "p15, 0, %0,  c9, c14, 2"


#define XREG_CP15_TLB_LOCKDWN "p15, 0, %0, c10,  c0, 0"

#define XREG_CP15_PRI_MEM_REMAP "p15, 0, %0, c10,  c2, 0"
#define XREG_CP15_NORM_MEM_REMAP "p15, 0, %0, c10,  c2, 1"





#define XREG_CP15_VEC_BASE_ADDR "p15, 0, %0, c12,  c0, 0"
#define XREG_CP15_MONITOR_VEC_BASE_ADDR "p15, 0, %0, c12,  c0, 1"

#define XREG_CP15_INTERRUPT_STATUS "p15, 0, %0, c12,  c1, 0"
#define XREG_CP15_VIRTUALIZATION_INTR "p15, 0, %0, c12,  c1, 1"


#define XREG_CP15_CONTEXT_ID "p15, 0, %0, c13,  c0, 1"
#define USER_RW_THREAD_PID "p15, 0, %0, c13,  c0, 2"
#define USER_RO_THREAD_PID "p15, 0, %0, c13,  c0, 3"
#define USER_PRIV_THREAD_PID "p15, 0, %0, c13,  c0, 4"





#define XREG_CP15_POWER_CTRL "p15, 0, %0, c15,  c0, 0"
#define XREG_CP15_CONFIG_BASE_ADDR "p15, 4, %0, c15,  c0, 0"

#define XREG_CP15_READ_TLB_ENTRY "p15, 5, %0, c15,  c4, 2"
#define XREG_CP15_WRITE_TLB_ENTRY "p15, 5, %0, c15,  c4, 4"

#define XREG_CP15_MAIN_TLB_VA "p15, 5, %0, c15,  c5, 2"

#define XREG_CP15_MAIN_TLB_PA "p15, 5, %0, c15,  c6, 2"

#define XREG_CP15_MAIN_TLB_ATTR "p15, 5, %0, c15,  c7, 2"
# 512 "../../ps_app_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h"
#define XREG_FPSID c0
#define XREG_FPSCR c1
#define XREG_MVFR1 c6
#define XREG_MVFR0 c7
#define XREG_FPEXC c8
#define XREG_FPINST c9
#define XREG_FPINST2 c10


#define XREG_FPSID_IMPLEMENTER_BIT (24)
#define XREG_FPSID_IMPLEMENTER_MASK (0xFF << FPSID_IMPLEMENTER_BIT)
#define XREG_FPSID_SOFTWARE (1<<23)
#define XREG_FPSID_ARCH_BIT (16)
#define XREG_FPSID_ARCH_MASK (0xF << FPSID_ARCH_BIT)
#define XREG_FPSID_PART_BIT (8)
#define XREG_FPSID_PART_MASK (0xFF << FPSID_PART_BIT)
#define XREG_FPSID_VARIANT_BIT (4)
#define XREG_FPSID_VARIANT_MASK (0xF << FPSID_VARIANT_BIT)
#define XREG_FPSID_REV_BIT (0)
#define XREG_FPSID_REV_MASK (0xF << FPSID_REV_BIT)


#define XREG_FPSCR_N_BIT (1 << 31)
#define XREG_FPSCR_Z_BIT (1 << 30)
#define XREG_FPSCR_C_BIT (1 << 29)
#define XREG_FPSCR_V_BIT (1 << 28)
#define XREG_FPSCR_QC (1 << 27)
#define XREG_FPSCR_AHP (1 << 26)
#define XREG_FPSCR_DEFAULT_NAN (1 << 25)
#define XREG_FPSCR_FLUSHTOZERO (1 << 24)
#define XREG_FPSCR_ROUND_NEAREST (0 << 22)
#define XREG_FPSCR_ROUND_PLUSINF (1 << 22)
#define XREG_FPSCR_ROUND_MINUSINF (2 << 22)
#define XREG_FPSCR_ROUND_TOZERO (3 << 22)
#define XREG_FPSCR_RMODE_BIT (22)
#define XREG_FPSCR_RMODE_MASK (3 << FPSCR_RMODE_BIT)
#define XREG_FPSCR_STRIDE_BIT (20)
#define XREG_FPSCR_STRIDE_MASK (3 << FPSCR_STRIDE_BIT)
#define XREG_FPSCR_LENGTH_BIT (16)
#define XREG_FPSCR_LENGTH_MASK (7 << FPSCR_LENGTH_BIT)
#define XREG_FPSCR_IDC (1 << 7)
#define XREG_FPSCR_IXC (1 << 4)
#define XREG_FPSCR_UFC (1 << 3)
#define XREG_FPSCR_OFC (1 << 2)
#define XREG_FPSCR_DZC (1 << 1)
#define XREG_FPSCR_IOC (1 << 0)


#define XREG_MVFR0_RMODE_BIT (28)
#define XREG_MVFR0_RMODE_MASK (0xF << XREG_MVFR0_RMODE_BIT)
#define XREG_MVFR0_SHORT_VEC_BIT (24)
#define XREG_MVFR0_SHORT_VEC_MASK (0xF << XREG_MVFR0_SHORT_VEC_BIT)
#define XREG_MVFR0_SQRT_BIT (20)
#define XREG_MVFR0_SQRT_MASK (0xF << XREG_MVFR0_SQRT_BIT)
#define XREG_MVFR0_DIVIDE_BIT (16)
#define XREG_MVFR0_DIVIDE_MASK (0xF << XREG_MVFR0_DIVIDE_BIT)
#define XREG_MVFR0_EXEC_TRAP_BIT (12)
#define XREG_MVFR0_EXEC_TRAP_MASK (0xF << XREG_MVFR0_EXEC_TRAP_BIT)
#define XREG_MVFR0_DP_BIT (8)
#define XREG_MVFR0_DP_MASK (0xF << XREG_MVFR0_DP_BIT)
#define XREG_MVFR0_SP_BIT (4)
#define XREG_MVFR0_SP_MASK (0xF << XREG_MVFR0_SP_BIT)
#define XREG_MVFR0_A_SIMD_BIT (0)
#define XREG_MVFR0_A_SIMD_MASK (0xF << MVFR0_A_SIMD_BIT)


#define XREG_FPEXC_EX (1 << 31)
#define XREG_FPEXC_EN (1 << 30)
#define XREG_FPEXC_DEX (1 << 29)
# 63 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm.h" 2

# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h" 1
# 48 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define XPSEUDO_ASM_GCC_H 
# 65 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define stringify(s) tostring(s)
#define tostring(s) #s
# 129 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define mfcpsr() ({u32 rval = 0U; __asm__ __volatile__( "mrs	%0, cpsr\n" : "=r" (rval) ); rval; })







#define mtcpsr(v) __asm__ __volatile__( "msr	cpsr,%0\n" : : "r" (v) )




#define cpsiei() __asm__ __volatile__("cpsie	i\n")
#define cpsidi() __asm__ __volatile__("cpsid	i\n")

#define cpsief() __asm__ __volatile__("cpsie	f\n")
#define cpsidf() __asm__ __volatile__("cpsid	f\n")



#define mtgpr(rn,v) __asm__ __volatile__( "mov r" stringify(rn) ", %0 \n" : : "r" (v) )




#define mfgpr(rn) ({u32 rval; __asm__ __volatile__( "mov %0,r" stringify(rn) "\n" : "=r" (rval) ); rval; })
# 166 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define isb() __asm__ __volatile__ ("isb" : : : "memory")


#define dsb() __asm__ __volatile__ ("dsb" : : : "memory")


#define dmb() __asm__ __volatile__ ("dmb" : : : "memory")



#define ldr(adr) ({u32 rval; __asm__ __volatile__( "ldr	%0,[%1]" : "=r" (rval) : "r" (adr) ); rval; })
# 186 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define ldrb(adr) ({u8 rval; __asm__ __volatile__( "ldrb	%0,[%1]" : "=r" (rval) : "r" (adr) ); rval; })







#define str(adr,val) __asm__ __volatile__( "str	%0,[%1]\n" : : "r" (val), "r" (adr) )




#define strb(adr,val) __asm__ __volatile__( "strb	%0,[%1]\n" : : "r" (val), "r" (adr) )





#define clz(arg) ({u8 rval; __asm__ __volatile__( "clz	%0,%1" : "=r" (rval) : "r" (arg) ); rval; })
# 230 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h"
#define mtcp(rn,v) __asm__ __volatile__( "mcr " rn "\n" : : "r" (v) );




#define mfcp(rn) ({u32 rval = 0U; __asm__ __volatile__( "mrc " rn "\n" : "=r" (rval) ); rval; })
# 65 "../../ps_app_bsp/ps7_cortexa9_0/include/xpseudo_asm.h" 2
# 67 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h" 2



u16 Xil_EndianSwap16(u16 Data);
u32 Xil_EndianSwap32(u32 Data);
# 82 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
#define SYNCHRONIZE_IO dmb()
#define INST_SYNC isb()
#define DATA_SYNC dsb()
# 95 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
#define INLINE inline
# 113 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u8 Xil_In8(UINTPTR Addr)
{
 return *(volatile u8 *) Addr;
}
# 130 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u16 Xil_In16(UINTPTR Addr)
{
 return *(volatile u16 *) Addr;
}
# 147 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u32 Xil_In32(UINTPTR Addr)
{
 return *(volatile u32 *) Addr;
}
# 164 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u64 Xil_In64(UINTPTR Addr)
{
 return *(volatile u64 *) Addr;
}
# 182 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out8(UINTPTR Addr, u8 Value)
{
 volatile u8 *LocalAddr = (volatile u8 *)Addr;
 *LocalAddr = Value;
}
# 200 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out16(UINTPTR Addr, u16 Value)
{
 volatile u16 *LocalAddr = (volatile u16 *)Addr;
 *LocalAddr = Value;
}
# 219 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out32(UINTPTR Addr, u32 Value)
{

 volatile u32 *LocalAddr = (volatile u32 *)Addr;
 *LocalAddr = Value;



}
# 241 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out64(UINTPTR Addr, u64 Value)
{
 volatile u64 *LocalAddr = (volatile u64 *)Addr;
 *LocalAddr = Value;
}
# 268 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
#define Xil_In16LE Xil_In16
#define Xil_In32LE Xil_In32
#define Xil_Out16LE Xil_Out16
#define Xil_Out32LE Xil_Out32
#define Xil_Htons Xil_EndianSwap16
#define Xil_Htonl Xil_EndianSwap32
#define Xil_Ntohs Xil_EndianSwap16
#define Xil_Ntohl Xil_EndianSwap32
# 285 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u16 Xil_In16BE(UINTPTR Addr)

{
 u16 value = Xil_In16(Addr);
 return Xil_EndianSwap16(value);
}
# 299 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline u32 Xil_In32BE(UINTPTR Addr)

{
 u32 value = Xil_In32(Addr);
 return Xil_EndianSwap32(value);
}
# 313 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out16BE(UINTPTR Addr, u16 Value)

{
 Value = Xil_EndianSwap16(Value);
 Xil_Out16(Addr, Value);
}
# 327 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h"
static inline void Xil_Out32BE(UINTPTR Addr, u32 Value)

{
 Value = Xil_EndianSwap32(Value);
 Xil_Out32(Addr, Value);
}
# 46 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_testmem.h" 1
# 103 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_testmem.h"
#define XIL_TESTMEM_H 
# 119 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_testmem.h"
#define XIL_TESTMEM_INIT_VALUE 1U







#define XIL_TESTMEM_ALLMEMTESTS 0x00U
#define XIL_TESTMEM_INCREMENT 0x01U
#define XIL_TESTMEM_WALKONES 0x02U
#define XIL_TESTMEM_WALKZEROS 0x03U
#define XIL_TESTMEM_INVERSEADDR 0x04U
#define XIL_TESTMEM_FIXEDPATTERN 0x05U
#define XIL_TESTMEM_MAXTEST XIL_TESTMEM_FIXEDPATTERN
# 143 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_testmem.h"
extern s32 Xil_TestMem32(u32 *Addr, u32 Words, u32 Pattern, u8 Subtest);
extern s32 Xil_TestMem16(u16 *Addr, u32 Words, u16 Pattern, u8 Subtest);
extern s32 Xil_TestMem8(u8 *Addr, u32 Words, u8 Pattern, u8 Subtest);
# 47 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h" 1
# 61 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_HW_H 
# 70 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h" 1
# 54 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define XIL_ASSERT_H 
# 68 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define XIL_ASSERT_NONE 0U
#define XIL_ASSERT_OCCURRED 1U
#define XNULL NULL

extern u32 Xil_AssertStatus;
extern s32 Xil_AssertWait;
extern void Xil_Assert(const char8 *File, s32 Line);
void XNullHandler(void *NullParameter);





typedef void (*Xil_AssertCallback) (const char8 *File, s32 Line);
# 101 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define Xil_AssertVoid(Expression) { if (Expression) { Xil_AssertStatus = XIL_ASSERT_NONE; } else { Xil_Assert(__FILE__, __LINE__); Xil_AssertStatus = XIL_ASSERT_OCCURRED; return; } }
# 126 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define Xil_AssertNonvoid(Expression) { if (Expression) { Xil_AssertStatus = XIL_ASSERT_NONE; } else { Xil_Assert(__FILE__, __LINE__); Xil_AssertStatus = XIL_ASSERT_OCCURRED; return 0; } }
# 146 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define Xil_AssertVoidAlways() { Xil_Assert(__FILE__, __LINE__); Xil_AssertStatus = XIL_ASSERT_OCCURRED; return; }
# 163 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
#define Xil_AssertNonvoidAlways() { Xil_Assert(__FILE__, __LINE__); Xil_AssertStatus = XIL_ASSERT_OCCURRED; return 0; }
# 182 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_assert.h"
void Xil_AssertSetCallback(Xil_AssertCallback Routine);
# 71 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_io.h" 1
# 72 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h" 2
# 80 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_CR_OFFSET 0x0000U
#define XUARTPS_MR_OFFSET 0x0004U
#define XUARTPS_IER_OFFSET 0x0008U
#define XUARTPS_IDR_OFFSET 0x000CU
#define XUARTPS_IMR_OFFSET 0x0010U
#define XUARTPS_ISR_OFFSET 0x0014U
#define XUARTPS_BAUDGEN_OFFSET 0x0018U
#define XUARTPS_RXTOUT_OFFSET 0x001CU
#define XUARTPS_RXWM_OFFSET 0x0020U
#define XUARTPS_MODEMCR_OFFSET 0x0024U
#define XUARTPS_MODEMSR_OFFSET 0x0028U
#define XUARTPS_SR_OFFSET 0x002CU
#define XUARTPS_FIFO_OFFSET 0x0030U
#define XUARTPS_BAUDDIV_OFFSET 0x0034U
#define XUARTPS_FLOWDEL_OFFSET 0x0038U
#define XUARTPS_TXWM_OFFSET 0x0044U
#define XUARTPS_RXBS_OFFSET 0x0048U
# 106 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_CR_STOPBRK 0x00000100U
#define XUARTPS_CR_STARTBRK 0x00000080U
#define XUARTPS_CR_TORST 0x00000040U
#define XUARTPS_CR_TX_DIS 0x00000020U
#define XUARTPS_CR_TX_EN 0x00000010U
#define XUARTPS_CR_RX_DIS 0x00000008U
#define XUARTPS_CR_RX_EN 0x00000004U
#define XUARTPS_CR_EN_DIS_MASK 0x0000003CU
#define XUARTPS_CR_TXRST 0x00000002U
#define XUARTPS_CR_RXRST 0x00000001U
# 128 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_MR_CCLK 0x00000400U
#define XUARTPS_MR_CHMODE_R_LOOP 0x00000300U
#define XUARTPS_MR_CHMODE_L_LOOP 0x00000200U
#define XUARTPS_MR_CHMODE_ECHO 0x00000100U
#define XUARTPS_MR_CHMODE_NORM 0x00000000U
#define XUARTPS_MR_CHMODE_SHIFT 8U
#define XUARTPS_MR_CHMODE_MASK 0x00000300U
#define XUARTPS_MR_STOPMODE_2_BIT 0x00000080U
#define XUARTPS_MR_STOPMODE_1_5_BIT 0x00000040U
#define XUARTPS_MR_STOPMODE_1_BIT 0x00000000U
#define XUARTPS_MR_STOPMODE_SHIFT 6U
#define XUARTPS_MR_STOPMODE_MASK 0x000000A0U
#define XUARTPS_MR_PARITY_NONE 0x00000020U
#define XUARTPS_MR_PARITY_MARK 0x00000018U
#define XUARTPS_MR_PARITY_SPACE 0x00000010U
#define XUARTPS_MR_PARITY_ODD 0x00000008U
#define XUARTPS_MR_PARITY_EVEN 0x00000000U
#define XUARTPS_MR_PARITY_SHIFT 3U
#define XUARTPS_MR_PARITY_MASK 0x00000038U
#define XUARTPS_MR_CHARLEN_6_BIT 0x00000006U
#define XUARTPS_MR_CHARLEN_7_BIT 0x00000004U
#define XUARTPS_MR_CHARLEN_8_BIT 0x00000000U
#define XUARTPS_MR_CHARLEN_SHIFT 1U
#define XUARTPS_MR_CHARLEN_MASK 0x00000006U
#define XUARTPS_MR_CLKSEL 0x00000001U
# 170 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_IXR_RBRK 0x00002000U
#define XUARTPS_IXR_TOVR 0x00001000U
#define XUARTPS_IXR_TNFUL 0x00000800U
#define XUARTPS_IXR_TTRIG 0x00000400U
#define XUARTPS_IXR_DMS 0x00000200U
#define XUARTPS_IXR_TOUT 0x00000100U
#define XUARTPS_IXR_PARITY 0x00000080U
#define XUARTPS_IXR_FRAMING 0x00000040U
#define XUARTPS_IXR_OVER 0x00000020U
#define XUARTPS_IXR_TXFULL 0x00000010U
#define XUARTPS_IXR_TXEMPTY 0x00000008U
#define XUARTPS_IXR_RXFULL 0x00000004U
#define XUARTPS_IXR_RXEMPTY 0x00000002U
#define XUARTPS_IXR_RXOVR 0x00000001U
#define XUARTPS_IXR_MASK 0x00003FFFU
# 198 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_BAUDGEN_DISABLE 0x00000000U
#define XUARTPS_BAUDGEN_MASK 0x0000FFFFU
#define XUARTPS_BAUDGEN_RESET_VAL 0x0000028BU
# 212 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_BAUDDIV_MASK 0x000000FFU
#define XUARTPS_BAUDDIV_RESET_VAL 0x0000000FU
# 224 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_RXTOUT_DISABLE 0x00000000U
#define XUARTPS_RXTOUT_MASK 0x000000FFU
# 234 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_RXWM_DISABLE 0x00000000U
#define XUARTPS_RXWM_MASK 0x0000003FU
#define XUARTPS_RXWM_RESET_VAL 0x00000020U
# 246 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_TXWM_MASK 0x0000003FU
#define XUARTPS_TXWM_RESET_VAL 0x00000020U
# 257 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_MODEMCR_FCM 0x00000020U
#define XUARTPS_MODEMCR_RTS 0x00000002U
#define XUARTPS_MODEMCR_DTR 0x00000001U
# 275 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_MODEMSR_FCMS 0x00000100U
#define XUARTPS_MODEMSR_DCD 0x00000080U
#define XUARTPS_MODEMSR_RI 0x00000040U
#define XUARTPS_MODEMSR_DSR 0x00000020U
#define XUARTPS_MODEMSR_CTS 0x00000010U
#define XUARTPS_MODEMSR_DDCD 0x00000008U
#define XUARTPS_MODEMSR_TERI 0x00000004U
#define XUARTPS_MODEMSR_DDSR 0x00000002U
#define XUARTPS_MODEMSR_DCTS 0x00000001U
# 294 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_SR_TNFUL 0x00004000U
#define XUARTPS_SR_TTRIG 0x00002000U
#define XUARTPS_SR_FLOWDEL 0x00001000U
#define XUARTPS_SR_TACTIVE 0x00000800U
#define XUARTPS_SR_RACTIVE 0x00000400U
#define XUARTPS_SR_TXFULL 0x00000010U
#define XUARTPS_SR_TXEMPTY 0x00000008U
#define XUARTPS_SR_RXFULL 0x00000004U
#define XUARTPS_SR_RXEMPTY 0x00000002U
#define XUARTPS_SR_RXOVR 0x00000001U
# 318 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_FLOWDEL_MASK XUARTPS_RXWM_MASK
# 331 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUARTPS_RXBS_BYTE3_BRKE 0x00000800U
#define XUARTPS_RXBS_BYTE3_FRME 0x00000400U
#define XUARTPS_RXBS_BYTE3_PARE 0x00000200U
#define XUARTPS_RXBS_BYTE2_BRKE 0x00000100U
#define XUARTPS_RXBS_BYTE2_FRME 0x00000080U
#define XUARTPS_RXBS_BYTE2_PARE 0x00000040U
#define XUARTPS_RXBS_BYTE1_BRKE 0x00000020U
#define XUARTPS_RXBS_BYTE1_FRME 0x00000010U
#define XUARTPS_RXBS_BYTE1_PARE 0x00000008U
#define XUARTPS_RXBS_BYTE0_BRKE 0x00000004U
#define XUARTPS_RXBS_BYTE0_FRME 0x00000002U
#define XUARTPS_RXBS_BYTE0_PARE 0x00000001U
#define XUARTPS_RXBS_MASK 0x00000007U







#define XUARTPS_MEDEMSR_DCDX XUARTPS_MODEMSR_DDCD
#define XUARTPS_MEDEMSR_RIX XUARTPS_MODEMSR_TERI
#define XUARTPS_MEDEMSR_DSRX XUARTPS_MODEMSR_DDSR
#define XUARTPS_MEDEMSR_CTSX XUARTPS_MODEMSR_DCTS
# 377 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUartPs_ReadReg(BaseAddress,RegOffset) Xil_In32((BaseAddress) + (u32)(RegOffset))
# 396 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUartPs_WriteReg(BaseAddress,RegOffset,RegisterValue) Xil_Out32((BaseAddress) + (u32)(RegOffset), (u32)(RegisterValue))
# 411 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUartPs_IsReceiveData(BaseAddress) !((Xil_In32((BaseAddress) + XUARTPS_SR_OFFSET) & (u32)XUARTPS_SR_RXEMPTY) == (u32)XUARTPS_SR_RXEMPTY)
# 428 "../../ps_app_bsp/ps7_cortexa9_0/include/xuartps_hw.h"
#define XUartPs_IsTransmitFull(BaseAddress) ((Xil_In32((BaseAddress) + XUARTPS_SR_OFFSET) & (u32)XUARTPS_SR_TXFULL) == (u32)XUARTPS_SR_TXFULL)





void XUartPs_SendByte(u32 BaseAddress, u8 Data);

u8 XUartPs_RecvByte(u32 BaseAddress);

void XUartPs_ResetHw(u32 BaseAddress);
# 48 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h" 1
# 111 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h"
#define XGPIOPS_H 







# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h" 1
# 42 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XSTATUS_H 
# 60 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_SUCCESS 0L
#define XST_FAILURE 1L
#define XST_DEVICE_NOT_FOUND 2L
#define XST_DEVICE_BLOCK_NOT_FOUND 3L
#define XST_INVALID_VERSION 4L
#define XST_DEVICE_IS_STARTED 5L
#define XST_DEVICE_IS_STOPPED 6L
#define XST_FIFO_ERROR 7L




#define XST_RESET_ERROR 8L

#define XST_DMA_ERROR 9L


#define XST_NOT_POLLED 10L

#define XST_FIFO_NO_ROOM 11L

#define XST_BUFFER_TOO_SMALL 12L

#define XST_NO_DATA 13L
#define XST_REGISTER_ERROR 14L

#define XST_INVALID_PARAM 15L

#define XST_NOT_SGDMA 16L

#define XST_LOOPBACK_ERROR 17L
#define XST_NO_CALLBACK 18L

#define XST_NO_FEATURE 19L

#define XST_NOT_INTERRUPT 20L

#define XST_DEVICE_BUSY 21L
#define XST_ERROR_COUNT_MAX 22L

#define XST_IS_STARTED 23L


#define XST_IS_STOPPED 24L


#define XST_DATA_LOST 26L
#define XST_RECV_ERROR 27L
#define XST_SEND_ERROR 28L
#define XST_NOT_ENABLED 29L
# 118 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_MEMTEST_FAILED 401L
# 128 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_PFIFO_LACK_OF_DATA 501L
#define XST_PFIFO_NO_ROOM 502L
#define XST_PFIFO_BAD_REG_VALUE 503L

#define XST_PFIFO_ERROR 504L
#define XST_PFIFO_DEADLOCK 505L
# 143 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_DMA_TRANSFER_ERROR 511L

#define XST_DMA_RESET_REGISTER_ERROR 512L

#define XST_DMA_SG_LIST_EMPTY 513L


#define XST_DMA_SG_IS_STARTED 514L
#define XST_DMA_SG_IS_STOPPED 515L
#define XST_DMA_SG_LIST_FULL 517L


#define XST_DMA_SG_BD_LOCKED 518L



#define XST_DMA_SG_NOTHING_TO_COMMIT 519L


#define XST_DMA_SG_COUNT_EXCEEDED 521L



#define XST_DMA_SG_LIST_EXISTS 522L

#define XST_DMA_SG_NO_LIST 523L

#define XST_DMA_SG_BD_NOT_COMMITTED 524L


#define XST_DMA_SG_NO_DATA 525L



#define XST_DMA_SG_LIST_ERROR 526L

#define XST_DMA_BD_ERROR 527L
# 188 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_IPIF_REG_WIDTH_ERROR 531L

#define XST_IPIF_RESET_REGISTER_ERROR 532L

#define XST_IPIF_DEVICE_STATUS_ERROR 533L


#define XST_IPIF_DEVICE_ACK_ERROR 534L


#define XST_IPIF_DEVICE_ENABLE_ERROR 535L


#define XST_IPIF_IP_STATUS_ERROR 536L


#define XST_IPIF_IP_ACK_ERROR 537L

#define XST_IPIF_IP_ENABLE_ERROR 538L


#define XST_IPIF_DEVICE_PENDING_ERROR 539L


#define XST_IPIF_DEVICE_ID_ERROR 540L


#define XST_IPIF_ERROR 541L
# 225 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_EMAC_MEMORY_SIZE_ERROR 1001L


#define XST_EMAC_MEMORY_ALLOC_ERROR 1002L
#define XST_EMAC_MII_READ_ERROR 1003L
#define XST_EMAC_MII_BUSY 1004L
#define XST_EMAC_OUT_OF_BUFFERS 1005L
#define XST_EMAC_PARSE_ERROR 1006L
#define XST_EMAC_COLLISION_ERROR 1007L







#define XST_UART 

#define XST_UART_INIT_ERROR 1051L
#define XST_UART_START_ERROR 1052L
#define XST_UART_CONFIG_ERROR 1053L
#define XST_UART_TEST_FAIL 1054L
#define XST_UART_BAUD_ERROR 1055L
#define XST_UART_BAUD_RANGE 1056L
# 257 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_IIC_SELFTEST_FAILED 1076
#define XST_IIC_BUS_BUSY 1077
#define XST_IIC_GENERAL_CALL_ADDRESS 1078

#define XST_IIC_STAND_REG_RESET_ERROR 1079

#define XST_IIC_TX_FIFO_REG_RESET_ERROR 1080

#define XST_IIC_RX_FIFO_REG_RESET_ERROR 1081

#define XST_IIC_TBA_REG_RESET_ERROR 1082

#define XST_IIC_CR_READBACK_ERROR 1083

#define XST_IIC_DTR_READBACK_ERROR 1084

#define XST_IIC_DRR_READBACK_ERROR 1085

#define XST_IIC_ADR_READBACK_ERROR 1086

#define XST_IIC_TBA_READBACK_ERROR 1087

#define XST_IIC_NOT_SLAVE 1088







#define XST_ATMC_ERROR_COUNT_MAX 1101L
# 298 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_FLASH_BUSY 1126L

#define XST_FLASH_READY 1127L
#define XST_FLASH_ERROR 1128L



#define XST_FLASH_ERASE_SUSPENDED 1129L

#define XST_FLASH_WRITE_SUSPENDED 1130L

#define XST_FLASH_PART_NOT_SUPPORTED 1131L

#define XST_FLASH_NOT_SUPPORTED 1132L
#define XST_FLASH_TOO_MANY_REGIONS 1133L
#define XST_FLASH_TIMEOUT_ERROR 1134L

#define XST_FLASH_ADDRESS_ERROR 1135L

#define XST_FLASH_ALIGNMENT_ERROR 1136L
#define XST_FLASH_BLOCKING_CALL_ERROR 1137L



#define XST_FLASH_CFI_QUERY_ERROR 1138L







#define XST_SPI_MODE_FAULT 1151
#define XST_SPI_TRANSFER_DONE 1152
#define XST_SPI_TRANSMIT_UNDERRUN 1153
#define XST_SPI_RECEIVE_OVERRUN 1154
#define XST_SPI_NO_SLAVE 1155
#define XST_SPI_TOO_MANY_SLAVES 1156

#define XST_SPI_NOT_MASTER 1157
#define XST_SPI_SLAVE_ONLY 1158

#define XST_SPI_SLAVE_MODE_FAULT 1159
#define XST_SPI_SLAVE_MODE 1160
#define XST_SPI_RECEIVE_NOT_EMPTY 1161

#define XST_SPI_COMMAND_ERROR 1162
#define XST_SPI_POLL_DONE 1163
# 354 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_OPBARB_INVALID_PRIORITY 1176




#define XST_OPBARB_NOT_SUSPENDED 1177




#define XST_OPBARB_PARK_NOT_ENABLED 1178


#define XST_OPBARB_NOT_FIXED_PRIORITY 1179
# 378 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_INTC_FAIL_SELFTEST 1201
#define XST_INTC_CONNECT_ERROR 1202







#define XST_TMRCTR_TIMER_FAILED 1226







#define XST_WDTTB_TIMER_FAILED 1251L







#define XST_PLBARB_FAIL_SELFTEST 1276L







#define XST_PLB2OPB_FAIL_SELFTEST 1301L







#define XST_OPB2PLB_FAIL_SELFTEST 1326L







#define XST_SYSACE_NO_LOCK 1351L







#define XST_PCI_INVALID_ADDRESS 1361L







#define XST_FR_TX_ERROR 1400
#define XST_FR_TX_BUSY 1401
#define XST_FR_BUF_LOCKED 1402
#define XST_FR_NO_BUF 1403







#define XST_USB_ALREADY_CONFIGURED 1410
#define XST_USB_BUF_ALIGN_ERROR 1411
#define XST_USB_NO_DESC_AVAILABLE 1412
#define XST_USB_BUF_TOO_BIG 1413
#define XST_USB_NO_BUF 1414







#define XST_HWICAP_WRITE_DONE 1421
# 475 "../../ps_app_bsp/ps7_cortexa9_0/include/xstatus.h"
#define XST_VDMA_MISMATCH_ERROR 1430







#define XST_NAND_BUSY 1441L


#define XST_NAND_READY 1442L

#define XST_NAND_ERROR 1443L


#define XST_NAND_PART_NOT_SUPPORTED 1444L


#define XST_NAND_OPT_NOT_SUPPORTED 1445L

#define XST_NAND_TIMEOUT_ERROR 1446L



#define XST_NAND_ADDRESS_ERROR 1447L


#define XST_NAND_ALIGNMENT_ERROR 1448L

#define XST_NAND_PARAM_PAGE_ERROR 1449L


#define XST_NAND_CACHE_ERROR 1450L


#define XST_NAND_WRITE_PROTECTED 1451L





typedef s32 XStatus;
# 120 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h" 1
# 53 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h"
#define XGPIOPS_HW_H 
# 70 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h"
#define XGPIOPS_DATA_LSW_OFFSET 0x00000000U
#define XGPIOPS_DATA_MSW_OFFSET 0x00000004U
#define XGPIOPS_DATA_OFFSET 0x00000040U
#define XGPIOPS_DATA_RO_OFFSET 0x00000060U
#define XGPIOPS_DIRM_OFFSET 0x00000204U
#define XGPIOPS_OUTEN_OFFSET 0x00000208U
#define XGPIOPS_INTMASK_OFFSET 0x0000020CU
#define XGPIOPS_INTEN_OFFSET 0x00000210U
#define XGPIOPS_INTDIS_OFFSET 0x00000214U
#define XGPIOPS_INTSTS_OFFSET 0x00000218U
#define XGPIOPS_INTTYPE_OFFSET 0x0000021CU
#define XGPIOPS_INTPOL_OFFSET 0x00000220U
#define XGPIOPS_INTANY_OFFSET 0x00000224U





#define XGPIOPS_DATA_MASK_OFFSET 0x00000008U
#define XGPIOPS_DATA_BANK_OFFSET 0x00000004U
#define XGPIOPS_REG_MASK_OFFSET 0x00000040U



#define XGPIOPS_BYPM_MASK_OFFSET (u32)0x40
# 104 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h"
#define XGPIOPS_INTTYPE_BANK0_RESET 0xFFFFFFFFU
#define XGPIOPS_INTTYPE_BANK1_RESET 0x003FFFFFU
#define XGPIOPS_INTTYPE_BANK2_RESET 0xFFFFFFFFU


#define XGPIOPS_INTTYPE_BANK3_RESET 0xFFFFFFFFU
#define XGPIOPS_INTTYPE_BANK4_RESET 0xFFFFFFFFU
#define XGPIOPS_INTTYPE_BANK5_RESET 0xFFFFFFFFU
# 131 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h"
#define XGpioPs_ReadReg(BaseAddr,RegOffset) Xil_In32((BaseAddr) + (u32)(RegOffset))
# 148 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops_hw.h"
#define XGpioPs_WriteReg(BaseAddr,RegOffset,Data) Xil_Out32((BaseAddr) + (u32)(RegOffset), (u32)(Data))




void XGpioPs_ResetHw(u32 BaseAddress);
# 121 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xplatform_info.h" 1
# 52 "../../ps_app_bsp/ps7_cortexa9_0/include/xplatform_info.h"
#define XPLATFORM_INFO_H 
# 64 "../../ps_app_bsp/ps7_cortexa9_0/include/xplatform_info.h"
#define XPAR_CSU_BASEADDR 0xFFCA0000U
#define XPAR_CSU_VER_OFFSET 0x00000044U

#define XPLAT_ZYNQ_ULTRA_MP_SILICON 0x0
#define XPLAT_ZYNQ_ULTRA_MP 0x1
#define XPLAT_ZYNQ_ULTRA_MPVEL 0x2
#define XPLAT_ZYNQ_ULTRA_MPQEMU 0x3
#define XPLAT_ZYNQ 0x4
#define XPLAT_MICROBLAZE 0x5

#define XPS_VERSION_1 0x0
#define XPS_VERSION_2 0x1

#define XPLAT_INFO_MASK (0xF)
#define XPLAT_INFO_SHIFT (0xC)
#define XPS_VERSION_INFO_MASK (0xF)






u32 XGetPlatform_Info(void);
# 122 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h" 2
# 130 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h"
#define XGPIOPS_IRQ_TYPE_EDGE_RISING 0x00U
#define XGPIOPS_IRQ_TYPE_EDGE_FALLING 0x01U
#define XGPIOPS_IRQ_TYPE_EDGE_BOTH 0x02U
#define XGPIOPS_IRQ_TYPE_LEVEL_HIGH 0x03U
#define XGPIOPS_IRQ_TYPE_LEVEL_LOW 0x04U


#define XGPIOPS_BANK_MAX_PINS (u32)32
#define XGPIOPS_BANK0 0x00U
#define XGPIOPS_BANK1 0x01U
#define XGPIOPS_BANK2 0x02U
#define XGPIOPS_BANK3 0x03U






#define XGPIOPS_MAX_BANKS_ZYNQMP 0x06U


#define XGPIOPS_MAX_BANKS 0x04U

#define XGPIOPS_DEVICE_MAX_PIN_NUM_ZYNQMP (u32)174
# 162 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h"
#define XGPIOPS_DEVICE_MAX_PIN_NUM (u32)118
# 188 "../../ps_app_bsp/ps7_cortexa9_0/include/xgpiops.h"
typedef void (*XGpioPs_Handler) (void *CallBackRef, u32 Bank, u32 Status);




typedef struct {
 u16 DeviceId;
 u32 BaseAddr;
} XGpioPs_Config;






typedef struct {
 XGpioPs_Config GpioConfig;
 u32 IsReady;
 XGpioPs_Handler Handler;
 void *CallBackRef;
 u32 Platform;
 u32 MaxPinNum;
 u8 MaxBanks;
} XGpioPs;






s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, XGpioPs_Config *ConfigPtr,
      u32 EffectiveAddr);


u32 XGpioPs_Read(XGpioPs *InstancePtr, u8 Bank);
void XGpioPs_Write(XGpioPs *InstancePtr, u8 Bank, u32 Data);
void XGpioPs_SetDirection(XGpioPs *InstancePtr, u8 Bank, u32 Direction);
u32 XGpioPs_GetDirection(XGpioPs *InstancePtr, u8 Bank);
void XGpioPs_SetOutputEnable(XGpioPs *InstancePtr, u8 Bank, u32 OpEnable);
u32 XGpioPs_GetOutputEnable(XGpioPs *InstancePtr, u8 Bank);
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank);


u32 XGpioPs_ReadPin(XGpioPs *InstancePtr, u32 Pin);
void XGpioPs_WritePin(XGpioPs *InstancePtr, u32 Pin, u32 Data);
void XGpioPs_SetDirectionPin(XGpioPs *InstancePtr, u32 Pin, u32 Direction);
u32 XGpioPs_GetDirectionPin(XGpioPs *InstancePtr, u32 Pin);
void XGpioPs_SetOutputEnablePin(XGpioPs *InstancePtr, u32 Pin, u32 OpEnable);
u32 XGpioPs_GetOutputEnablePin(XGpioPs *InstancePtr, u32 Pin);


s32 XGpioPs_SelfTest(XGpioPs *InstancePtr);



void XGpioPs_IntrEnable(XGpioPs *InstancePtr, u8 Bank, u32 Mask);
void XGpioPs_IntrDisable(XGpioPs *InstancePtr, u8 Bank, u32 Mask);
u32 XGpioPs_IntrGetEnabled(XGpioPs *InstancePtr, u8 Bank);
u32 XGpioPs_IntrGetStatus(XGpioPs *InstancePtr, u8 Bank);
void XGpioPs_IntrClear(XGpioPs *InstancePtr, u8 Bank, u32 Mask);
void XGpioPs_SetIntrType(XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
     u32 IntrPolarity, u32 IntrOnAny);
void XGpioPs_GetIntrType(XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
     u32 *IntrPolarity, u32 *IntrOnAny);
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
        XGpioPs_Handler FuncPointer);
void XGpioPs_IntrHandler(XGpioPs *InstancePtr);


void XGpioPs_SetIntrTypePin(XGpioPs *InstancePtr, u32 Pin, u8 IrqType);
u8 XGpioPs_GetIntrTypePin(XGpioPs *InstancePtr, u32 Pin);

void XGpioPs_IntrEnablePin(XGpioPs *InstancePtr, u32 Pin);
void XGpioPs_IntrDisablePin(XGpioPs *InstancePtr, u32 Pin);
u32 XGpioPs_IntrGetEnabledPin(XGpioPs *InstancePtr, u32 Pin);
u32 XGpioPs_IntrGetStatusPin(XGpioPs *InstancePtr, u32 Pin);
void XGpioPs_IntrClearPin(XGpioPs *InstancePtr, u32 Pin);


XGpioPs_Config *XGpioPs_LookupConfig(u16 DeviceId);
# 49 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h" 1
# 481 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAXIDMA_H_ 






# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h" 1
# 74 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAXIDMA_BDRING_H_ 
# 83 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h" 1
# 106 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAXIDMA_BD_H_ 







# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h" 1
# 58 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_HW_H_ 
# 72 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_DMA_TO_DEVICE 0x00
#define XAXIDMA_DEVICE_TO_DMA 0x01





#define XAXIDMA_BD_MINIMUM_ALIGNMENT 0x40
# 88 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_MICROMODE_MIN_BUF_ALIGN 0xFFF
# 97 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_MCHAN_MAX_TRANSFER_LEN 0x00FFFF
# 107 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_TX_OFFSET 0x00000000

#define XAXIDMA_RX_OFFSET 0x00000030






#define XAXIDMA_CR_OFFSET 0x00000000
#define XAXIDMA_SR_OFFSET 0x00000004
#define XAXIDMA_CDESC_OFFSET 0x00000008
#define XAXIDMA_CDESC_MSB_OFFSET 0x0000000C
#define XAXIDMA_TDESC_OFFSET 0x00000010
#define XAXIDMA_TDESC_MSB_OFFSET 0x00000014
#define XAXIDMA_SRCADDR_OFFSET 0x00000018

#define XAXIDMA_SRCADDR_MSB_OFFSET 0x0000001C

#define XAXIDMA_DESTADDR_OFFSET 0x00000018
#define XAXIDMA_DESTADDR_MSB_OFFSET 0x0000001C
#define XAXIDMA_BUFFLEN_OFFSET 0x00000028
#define XAXIDMA_SGCTL_OFFSET 0x0000002c


#define XAXIDMA_RX_CDESC0_OFFSET 0x00000040
#define XAXIDMA_RX_CDESC0_MSB_OFFSET 0x00000044
#define XAXIDMA_RX_TDESC0_OFFSET 0x00000048
#define XAXIDMA_RX_TDESC0_MSB_OFFSET 0x0000004C
#define XAXIDMA_RX_NDESC_OFFSET 0x00000020





#define XAXIDMA_CR_RUNSTOP_MASK 0x00000001
#define XAXIDMA_CR_RESET_MASK 0x00000004
#define XAXIDMA_CR_KEYHOLE_MASK 0x00000008
#define XAXIDMA_CR_CYCLIC_MASK 0x00000010
# 160 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_HALTED_MASK 0x00000001
#define XAXIDMA_IDLE_MASK 0x00000002
#define XAXIDMA_ERR_INTERNAL_MASK 0x00000010

#define XAXIDMA_ERR_SLAVE_MASK 0x00000020
#define XAXIDMA_ERR_DECODE_MASK 0x00000040

#define XAXIDMA_ERR_SG_INT_MASK 0x00000100
#define XAXIDMA_ERR_SG_SLV_MASK 0x00000200
#define XAXIDMA_ERR_SG_DEC_MASK 0x00000400
#define XAXIDMA_ERR_ALL_MASK 0x00000770






#define XAXIDMA_IRQ_IOC_MASK 0x00001000
#define XAXIDMA_IRQ_DELAY_MASK 0x00002000
#define XAXIDMA_IRQ_ERROR_MASK 0x00004000
#define XAXIDMA_IRQ_ALL_MASK 0x00007000







#define XAXIDMA_DELAY_MASK 0xFF000000

#define XAXIDMA_COALESCE_MASK 0x00FF0000

#define XAXIDMA_DELAY_SHIFT 24
#define XAXIDMA_COALESCE_SHIFT 16
# 206 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAXIDMA_BD_NDESC_OFFSET 0x00
#define XAXIDMA_BD_NDESC_MSB_OFFSET 0x04
#define XAXIDMA_BD_BUFA_OFFSET 0x08
#define XAXIDMA_BD_BUFA_MSB_OFFSET 0x0C
#define XAXIDMA_BD_MCCTL_OFFSET 0x10
#define XAXIDMA_BD_STRIDE_VSIZE_OFFSET 0x14
#define XAXIDMA_BD_CTRL_LEN_OFFSET 0x18
#define XAXIDMA_BD_STS_OFFSET 0x1C

#define XAXIDMA_BD_USR0_OFFSET 0x20
#define XAXIDMA_BD_USR1_OFFSET 0x24
#define XAXIDMA_BD_USR2_OFFSET 0x28
#define XAXIDMA_BD_USR3_OFFSET 0x2C
#define XAXIDMA_BD_USR4_OFFSET 0x30

#define XAXIDMA_BD_ID_OFFSET 0x34
#define XAXIDMA_BD_HAS_STSCNTRL_OFFSET 0x38
#define XAXIDMA_BD_HAS_DRE_OFFSET 0x3C

#define XAXIDMA_BD_HAS_DRE_MASK 0xF00
#define XAXIDMA_BD_WORDLEN_MASK 0xFF

#define XAXIDMA_BD_HAS_DRE_SHIFT 8
#define XAXIDMA_BD_WORDLEN_SHIFT 0

#define XAXIDMA_BD_START_CLEAR 8
#define XAXIDMA_BD_BYTES_TO_CLEAR 48


#define XAXIDMA_BD_NUM_WORDS 16U

#define XAXIDMA_BD_HW_NUM_BYTES 52



#define XAXIDMA_LAST_APPWORD 4


#define XAXIDMA_DESC_LSB_MASK (0xFFFFFFC0U)




#define XAXIDMA_BD_CTRL_TXSOF_MASK 0x08000000
#define XAXIDMA_BD_CTRL_TXEOF_MASK 0x04000000
#define XAXIDMA_BD_CTRL_ALL_MASK 0x0C000000





#define XAXIDMA_BD_STS_COMPLETE_MASK 0x80000000
#define XAXIDMA_BD_STS_DEC_ERR_MASK 0x40000000
#define XAXIDMA_BD_STS_SLV_ERR_MASK 0x20000000
#define XAXIDMA_BD_STS_INT_ERR_MASK 0x10000000
#define XAXIDMA_BD_STS_ALL_ERR_MASK 0x70000000
#define XAXIDMA_BD_STS_RXSOF_MASK 0x08000000
#define XAXIDMA_BD_STS_RXEOF_MASK 0x04000000
#define XAXIDMA_BD_STS_ALL_MASK 0xFC000000





#define XAXIDMA_BD_TDEST_FIELD_MASK 0x0000000F
#define XAXIDMA_BD_TID_FIELD_MASK 0x00000F00
#define XAXIDMA_BD_TUSER_FIELD_MASK 0x000F0000
#define XAXIDMA_BD_ARCACHE_FIELD_MASK 0x0F000000
#define XAXIDMA_BD_ARUSER_FIELD_MASK 0xF0000000

#define XAXIDMA_BD_TDEST_FIELD_SHIFT 0
#define XAXIDMA_BD_TID_FIELD_SHIFT 8
#define XAXIDMA_BD_TUSER_FIELD_SHIFT 16
#define XAXIDMA_BD_ARCACHE_FIELD_SHIFT 24
#define XAXIDMA_BD_ARUSER_FIELD_SHIFT 28





#define XAXIDMA_BD_STRIDE_FIELD_MASK 0x0000FFFF
#define XAXIDMA_BD_VSIZE_FIELD_MASK 0xFFF80000

#define XAXIDMA_BD_STRIDE_FIELD_SHIFT 0
#define XAXIDMA_BD_VSIZE_FIELD_SHIFT 19






#define XAxiDma_In32 Xil_In32
#define XAxiDma_Out32 Xil_Out32
# 315 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAxiDma_ReadReg(BaseAddress,RegOffset) XAxiDma_In32((BaseAddress) + (RegOffset))
# 334 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_hw.h"
#define XAxiDma_WriteReg(BaseAddress,RegOffset,Data) XAxiDma_Out32((BaseAddress) + (RegOffset), (Data))
# 115 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h" 2

# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xdebug.h" 1

#define XDEBUG 




#define XDEBUG_WARNING 



int printf(const char *format, ...);

#define XDBG_DEBUG_ERROR 0x00000001U
#define XDBG_DEBUG_GENERAL 0x00000002U
#define XDBG_DEBUG_ALL 0xFFFFFFFFU

#define xdbg_current_types (XDBG_DEBUG_GENERAL)

#define xdbg_stmnt(x) x

#define xdbg_printf(type,...) (((type) & xdbg_current_types) ? printf (__VA_ARGS__) : 0)
# 117 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_cache.h" 1
# 118 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h" 2
# 133 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
typedef u32 XAxiDma_Bd[16U];
# 146 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAXIDMA_CACHE_FLUSH(BdPtr) Xil_DCacheFlushRange((UINTPTR)(BdPtr), XAXIDMA_BD_HW_NUM_BYTES)


#define XAXIDMA_CACHE_INVALIDATE(BdPtr) Xil_DCacheInvalidateRange((UINTPTR)(BdPtr), XAXIDMA_BD_HW_NUM_BYTES)
# 168 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdRead(BaseAddress,Offset) (*(u32 *)((UINTPTR)(BaseAddress) + (u32)(Offset)))
# 187 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdWrite(BaseAddress,Offset,Data) (*(u32 *)((UINTPTR)(void *)(BaseAddress) + (u32)(Offset))) = (u32)(Data)
# 206 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdWrite64(BaseAddress,Offset,Data) (*(u64 *)((UINTPTR)(void *)(BaseAddress) + (u32)(Offset))) = (u64)(Data)
# 223 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdClear(BdPtr) memset((void *)(((UINTPTR)(BdPtr)) + XAXIDMA_BD_START_CLEAR), 0, XAXIDMA_BD_BYTES_TO_CLEAR)
# 240 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetCtrl(BdPtr) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_CTRL_LEN_OFFSET) & XAXIDMA_BD_CTRL_ALL_MASK)
# 257 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetSts(BdPtr) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET) & XAXIDMA_BD_STS_ALL_MASK)
# 278 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetLength(BdPtr,LengthMask) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_CTRL_LEN_OFFSET) & LengthMask)
# 298 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetId(BdPtr,Id) (XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_ID_OFFSET, (UINTPTR)(Id)))
# 315 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetId(BdPtr) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_ID_OFFSET))
# 330 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetBufAddr(BdPtr) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_BUFA_OFFSET))
# 353 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdHwCompleted(BdPtr) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET) & XAXIDMA_BD_STS_COMPLETE_MASK)
# 373 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetActualLength(BdPtr,LengthMask) (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET) & LengthMask)
# 394 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetTId(BdPtr,TId) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET) & ~XAXIDMA_BD_TID_FIELD_MASK); val |= ((u32)(TId) << XAXIDMA_BD_TID_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_MCCTL_OFFSET, val); }
# 416 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetTId(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET)) & XAXIDMA_BD_TID_FIELD_MASK)
# 435 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetTDest(BdPtr,TDest) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET) & ~XAXIDMA_BD_TDEST_FIELD_MASK); val |= ((u32)(TDest) << XAXIDMA_BD_TDEST_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_MCCTL_OFFSET, val); }
# 458 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetTDest(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET)) & XAXIDMA_BD_TDEST_FIELD_MASK)
# 477 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetTUser(BdPtr,TUser) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET) & ~XAXIDMA_BD_TUSER_FIELD_MASK); val |= ((u32)(TUser) << XAXIDMA_BD_TUSER_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_MCCTL_OFFSET, val); }
# 500 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetTUser(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STS_OFFSET)) & XAXIDMA_BD_TUSER_FIELD_MASK)
# 520 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetARCache(BdPtr,ARCache) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET) & ~XAXIDMA_BD_ARCACHE_FIELD_MASK); val |= ((u32)(ARCache) << XAXIDMA_BD_ARCACHE_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_MCCTL_OFFSET, val); }
# 543 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetARCache(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET)) & XAXIDMA_BD_ARCACHE_FIELD_MASK)
# 563 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetARUser(BdPtr,ARUser) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET) & ~XAXIDMA_BD_ARUSER_FIELD_MASK); val |= ((u32)(ARUser) << XAXIDMA_BD_ARUSER_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_MCCTL_OFFSET, val); }
# 587 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetARUser(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_MCCTL_OFFSET)) & XAXIDMA_BD_ARUSER_FIELD_MASK)
# 607 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetStride(BdPtr,Stride) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET) & ~XAXIDMA_BD_STRIDE_FIELD_MASK); val |= ((u32)(Stride) << XAXIDMA_BD_STRIDE_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET, val); }
# 630 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetStride(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET)) & XAXIDMA_BD_STRIDE_FIELD_MASK)
# 649 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdSetVSize(BdPtr,VSize) { u32 val; val = (XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET) & ~XAXIDMA_BD_VSIZE_FIELD_MASK); val |= ((u32)(VSize) << XAXIDMA_BD_VSIZE_FIELD_SHIFT); XAxiDma_BdWrite((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET, val); }
# 672 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bd.h"
#define XAxiDma_BdGetVSize(BdPtr) ((XAxiDma_BdRead((BdPtr), XAXIDMA_BD_STRIDE_VSIZE_OFFSET)) & XAXIDMA_BD_VSIZE_FIELD_MASK)







int XAxiDma_BdSetLength(XAxiDma_Bd* BdPtr, u32 LenBytes, u32 LengthMask);
u32 XAxiDma_BdSetBufAddr(XAxiDma_Bd* BdPtr, UINTPTR Addr);
u32 XAxiDma_BdSetBufAddrMicroMode(XAxiDma_Bd* BdPtr, UINTPTR Addr);
int XAxiDma_BdSetAppWord(XAxiDma_Bd * BdPtr, int Offset, u32 Word);
u32 XAxiDma_BdGetAppWord(XAxiDma_Bd * BdPtr, int Offset, int *Valid);
void XAxiDma_BdSetCtrl(XAxiDma_Bd *BdPtr, u32 Data);



void XAxiDma_DumpBd(XAxiDma_Bd* BdPtr);
# 84 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h" 2
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 1 3 4







#define _STDLIB_H_ 

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\ieeefp.h" 1 3 4
# 11 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 2 3 4


#define __need_size_t 
#define __need_wchar_t 
#define __need_NULL 
# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 1 3 4
# 161 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_ptrdiff_t
# 238 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_size_t
# 347 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef __need_wchar_t
# 401 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\lib\\gcc\\arm-none-eabi\\7.3.1\\include\\stddef.h" 3 4
#undef NULL




#define NULL ((void *)0)





#undef __need_NULL




#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)
# 17 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 2 3 4



# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\machine\\stdlib.h" 1 3 4

#define _MACHSTDLIB_H_ 
# 21 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 2 3 4

# 1 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\alloca.h" 1 3 4







#define _NEWLIB_ALLOCA_H 




#undef alloca


#define alloca(size) __builtin_alloca(size)
# 23 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 2 3 4









# 31 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 3 4
typedef struct
{
  int quot;
  int rem;
} div_t;

typedef struct
{
  long quot;
  long rem;
} ldiv_t;


typedef struct
{
  long long int quot;
  long long int rem;
} lldiv_t;



#define __compar_fn_t_defined 
typedef int (*__compar_fn_t) (const void *, const void *);


#define EXIT_FAILURE 1
#define EXIT_SUCCESS 0

#define RAND_MAX __RAND_MAX

int __locale_mb_cur_max (void);

#define MB_CUR_MAX __locale_mb_cur_max()

void abort (void) __attribute__ ((__noreturn__));
int abs (int);

__uint32_t arc4random (void);
__uint32_t arc4random_uniform (__uint32_t);
void arc4random_buf (void *, size_t);

int atexit (void (*__func)(void));
double atof (const char *__nptr);

float atoff (const char *__nptr);

int atoi (const char *__nptr);
int _atoi_r (struct _reent *, const char *__nptr);
long atol (const char *__nptr);
long _atol_r (struct _reent *, const char *__nptr);
void * bsearch (const void * __key, const void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar)



                                ;
void * calloc (size_t __nmemb, size_t __size) ;
div_t div (int __numer, int __denom);
void exit (int __status) __attribute__ ((__noreturn__));
void free (void *) ;
char * getenv (const char *__string);
char * _getenv_r (struct _reent *, const char *__string);
char * _findenv (const char *, int *);
char * _findenv_r (struct _reent *, const char *, int *);

extern char *suboptarg;
int getsubopt (char **, char * const *, char **);

long labs (long);
ldiv_t ldiv (long __numer, long __denom);
void * malloc (size_t __size) ;
int mblen (const char *, size_t);
int _mblen_r (struct _reent *, const char *, size_t, _mbstate_t *);
int mbtowc (wchar_t *restrict, const char *restrict, size_t);
int _mbtowc_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
int wctomb (char *, wchar_t);
int _wctomb_r (struct _reent *, char *, wchar_t, _mbstate_t *);
size_t mbstowcs (wchar_t *restrict, const char *restrict, size_t);
size_t _mbstowcs_r (struct _reent *, wchar_t *restrict, const char *restrict, size_t, _mbstate_t *);
size_t wcstombs (char *restrict, const wchar_t *restrict, size_t);
size_t _wcstombs_r (struct _reent *, char *restrict, const wchar_t *restrict, size_t, _mbstate_t *);


char * mkdtemp (char *);






int mkstemp (char *);


int mkstemps (char *, int);


char * mktemp (char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));


char * _mkdtemp_r (struct _reent *, char *);
int _mkostemp_r (struct _reent *, char *, int);
int _mkostemps_r (struct _reent *, char *, int, int);
int _mkstemp_r (struct _reent *, char *);
int _mkstemps_r (struct _reent *, char *, int);
char * _mktemp_r (struct _reent *, char *) __attribute__ ((__deprecated__("the use of `mktemp' is dangerous; use `mkstemp' instead")));
void qsort (void * __base, size_t __nmemb, size_t __size, __compar_fn_t _compar);
int rand (void);
void * realloc (void * __r, size_t __size) ;

void * reallocf (void * __r, size_t __size);


char * realpath (const char *restrict path, char *restrict resolved_path);


int rpmatch (const char *response);

void srand (unsigned __seed);
double strtod (const char *restrict __n, char **restrict __end_PTR);
double _strtod_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR);

float strtof (const char *restrict __n, char **restrict __end_PTR);




#define strtodf strtof


long strtol (const char *restrict __n, char **restrict __end_PTR, int __base);
long _strtol_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long strtoul (const char *restrict __n, char **restrict __end_PTR, int __base);
unsigned long _strtoul_r (struct _reent *,const char *restrict __n, char **restrict __end_PTR, int __base);

int system (const char *__string);


long a64l (const char *__input);
char * l64a (long __input);
char * _l64a_r (struct _reent *,long __input);


int on_exit (void (*__func)(int, void *),void * __arg);


void _Exit (int __status) __attribute__ ((__noreturn__));


int putenv (char *__string);

int _putenv_r (struct _reent *, char *__string);
void * _reallocf_r (struct _reent *, void *, size_t);

int setenv (const char *__string, const char *__value, int __overwrite);

int _setenv_r (struct _reent *, const char *__string, const char *__value, int __overwrite);
# 197 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 3 4
char * __itoa (int, char *, int);
char * __utoa (unsigned, char *, int);

char * itoa (int, char *, int);
char * utoa (unsigned, char *, int);


int rand_r (unsigned *__seed);



double drand48 (void);
double _drand48_r (struct _reent *);
double erand48 (unsigned short [3]);
double _erand48_r (struct _reent *, unsigned short [3]);
long jrand48 (unsigned short [3]);
long _jrand48_r (struct _reent *, unsigned short [3]);
void lcong48 (unsigned short [7]);
void _lcong48_r (struct _reent *, unsigned short [7]);
long lrand48 (void);
long _lrand48_r (struct _reent *);
long mrand48 (void);
long _mrand48_r (struct _reent *);
long nrand48 (unsigned short [3]);
long _nrand48_r (struct _reent *, unsigned short [3]);
unsigned short *
       seed48 (unsigned short [3]);
unsigned short *
       _seed48_r (struct _reent *, unsigned short [3]);
void srand48 (long);
void _srand48_r (struct _reent *, long);


char * initstate (unsigned, char *, size_t);
long random (void);
char * setstate (char *);
void srandom (unsigned);


long long atoll (const char *__nptr);

long long _atoll_r (struct _reent *, const char *__nptr);

long long llabs (long long);
lldiv_t lldiv (long long __numer, long long __denom);
long long strtoll (const char *restrict __n, char **restrict __end_PTR, int __base);

long long _strtoll_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long strtoull (const char *restrict __n, char **restrict __end_PTR, int __base);

unsigned long long _strtoull_r (struct _reent *, const char *restrict __n, char **restrict __end_PTR, int __base);



void cfree (void *);


int unsetenv (const char *__string);

int _unsetenv_r (struct _reent *, const char *__string);



int __attribute__((__nonnull__(1))) posix_memalign (void **, size_t, size_t);


char * _dtoa_r (struct _reent *, double, int, int, int *, int*, char**);

void * _malloc_r (struct _reent *, size_t) ;
void * _calloc_r (struct _reent *, size_t, size_t) ;
void _free_r (struct _reent *, void *) ;
void * _realloc_r (struct _reent *, void *, size_t) ;
void _mstats_r (struct _reent *, char *);

int _system_r (struct _reent *, const char *);

void __eprintf (const char *, const char *, unsigned int, const char *);
# 284 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 3 4
void qsort_r (void * __base, size_t __nmemb, size_t __size, void * __thunk, int (*_compar)(void *, const void *, const void *))
             __asm__ ("" "__bsd_qsort_r");
# 294 "g:\\xilinx\\sdk\\2018.3\\gnu\\aarch32\\nt\\gcc-arm-none-eabi\\arm-none-eabi\\libc\\usr\\include\\stdlib.h" 3 4
extern long double _strtold_r (struct _reent *, const char *restrict, char **restrict);

extern long double strtold (const char *restrict, char **restrict);







void * aligned_alloc(size_t, size_t) __attribute__((__malloc__)) __attribute__((__alloc_align__(1)))
     __attribute__((__alloc_size__(2)));
int at_quick_exit(void (*)(void));
_Noreturn void
 quick_exit(int);



# 85 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h" 2




#define AXIDMA_CHANNEL_NOT_HALTED 1
#define AXIDMA_CHANNEL_HALTED 2



#define XAXIDMA_NO_CHANGE 0xFFFFFFFF
#define XAXIDMA_ALL_BDS 0x0FFFFFFF








# 103 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
typedef struct {
 UINTPTR ChanBase;

 int IsRxChannel;
 volatile int RunState;
 int HasStsCntrlStrm;
 int HasDRE;
 int DataWidth;
 int Addr_ext;
 u32 MaxTransferLen;

 UINTPTR FirstBdPhysAddr;
 UINTPTR FirstBdAddr;
 UINTPTR LastBdAddr;
 u32 Length;
 UINTPTR Separation;

 XAxiDma_Bd *FreeHead;
 XAxiDma_Bd *PreHead;
 XAxiDma_Bd *HwHead;
 XAxiDma_Bd *HwTail;
 XAxiDma_Bd *PostHead;
 XAxiDma_Bd *BdaRestart;
 XAxiDma_Bd *CyclicBd;
 int FreeCnt;
 int PreCnt;
 int HwCnt;
 int PostCnt;
 int AllCnt;
 int RingIndex;
 int Cyclic;
} XAxiDma_BdRing;
# 158 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingCntCalc(Alignment,Bytes) (uint32_t)((Bytes)/((sizeof(XAxiDma_Bd)+((Alignment)-1))&~((Alignment)-1)))
# 181 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingMemCalc(Alignment,NumBd) (int)((sizeof(XAxiDma_Bd)+((Alignment)-1)) & ~((Alignment)-1))*(NumBd)
# 199 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetCnt(RingPtr) ((RingPtr)->AllCnt)
# 216 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetFreeCnt(RingPtr) ((RingPtr)->FreeCnt)
# 233 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingSnapShotCurrBd(RingPtr) { if (!RingPtr->IsRxChannel) { (RingPtr)->BdaRestart = (XAxiDma_Bd *)(UINTPTR)XAxiDma_ReadReg( (RingPtr)->ChanBase, XAXIDMA_CDESC_OFFSET); } else { if (!RingPtr->RingIndex) { (RingPtr)->BdaRestart = (XAxiDma_Bd *)(UINTPTR)XAxiDma_ReadReg( (RingPtr)->ChanBase, XAXIDMA_CDESC_OFFSET); } else { (RingPtr)->BdaRestart = (XAxiDma_Bd *)(UINTPTR)XAxiDma_ReadReg( (RingPtr)->ChanBase, (XAXIDMA_RX_CDESC0_OFFSET + (RingPtr->RingIndex - 1) * XAXIDMA_RX_NDESC_OFFSET)); } } }
# 271 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetCurrBd(RingPtr) (XAxiDma_Bd *)XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_CDESC_OFFSET)
# 291 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingNext(RingPtr,BdPtr) (((UINTPTR)(BdPtr) >= (RingPtr)->LastBdAddr) ? (UINTPTR)(RingPtr)->FirstBdAddr : (UINTPTR)((UINTPTR)(BdPtr) + (RingPtr)->Separation))
# 312 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingPrev(RingPtr,BdPtr) (((u32)(BdPtr) <= (RingPtr)->FirstBdAddr) ? (XAxiDma_Bd*)(RingPtr)->LastBdAddr : (XAxiDma_Bd*)((u32)(BdPtr) - (RingPtr)->Separation))
# 331 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetSr(RingPtr) XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET)
# 349 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetError(RingPtr) (XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET) & XAXIDMA_ERR_ALL_MASK)
# 368 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingHwIsStarted(RingPtr) ((XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK) ? FALSE : TRUE)
# 388 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingBusy(RingPtr) (XAxiDma_BdRingHwIsStarted(RingPtr) && ((XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET) & XAXIDMA_IDLE_MASK) ? FALSE : TRUE))
# 408 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingIntEnable(RingPtr,Mask) (XAxiDma_WriteReg((RingPtr)->ChanBase, XAXIDMA_CR_OFFSET, XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_CR_OFFSET) | ((Mask) & XAXIDMA_IRQ_ALL_MASK)))
# 427 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingIntGetEnabled(RingPtr) (XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_CR_OFFSET) & XAXIDMA_IRQ_ALL_MASK)
# 447 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingIntDisable(RingPtr,Mask) (XAxiDma_WriteReg((RingPtr)->ChanBase, XAXIDMA_CR_OFFSET, XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_CR_OFFSET) & ~((Mask) & XAXIDMA_IRQ_ALL_MASK)))
# 469 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingGetIrq(RingPtr) (XAxiDma_ReadReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET) & XAXIDMA_IRQ_ALL_MASK)
# 487 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingAckIrq(RingPtr,Mask) XAxiDma_WriteReg((RingPtr)->ChanBase, XAXIDMA_SR_OFFSET, (Mask) & XAXIDMA_IRQ_ALL_MASK)
# 503 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
#define XAxiDma_BdRingEnableCyclicDMA(RingPtr) (RingPtr->Cyclic = 1)
# 513 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma_bdring.h"
int XAxiDma_StartBdRingHw(XAxiDma_BdRing* RingPtr);
int XAxiDma_UpdateBdRingCDesc(XAxiDma_BdRing* RingPtr);
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing * RingPtr, UINTPTR PhysAddr,
  UINTPTR VirtAddr, u32 Alignment, int BdCount);
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr);
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
  XAxiDma_Bd ** BdSetPtr);
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
  XAxiDma_Bd * BdSetPtr);
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
  XAxiDma_Bd * BdSetPtr);
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
  XAxiDma_Bd ** BdSetPtr);
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
  XAxiDma_Bd * BdSetPtr);
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr);
int XAxiDma_BdRingSetCoalesce(XAxiDma_BdRing * RingPtr, u32 Counter, u32 Timer);
void XAxiDma_BdRingGetCoalesce(XAxiDma_BdRing * RingPtr,
  u32 *CounterPtr, u32 *TimerPtr);



int XAxiDma_BdRingCheck(XAxiDma_BdRing * RingPtr);
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr);
# 489 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h" 2
# 505 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
typedef struct XAxiDma {
 UINTPTR RegBase;

 int HasMm2S;
 int HasS2Mm;
 int Initialized;
 int HasSg;

 XAxiDma_BdRing TxBdRing;
 XAxiDma_BdRing RxBdRing[16];
 int TxNumChannels;
 int RxNumChannels;
 int MicroDmaMode;
 int AddrWidth;
} XAxiDma;






typedef struct {
 u32 DeviceId;
 UINTPTR BaseAddr;

 int HasStsCntrlStrm;
 int HasMm2S;
 int HasMm2SDRE;
 int Mm2SDataWidth;
 int HasS2Mm;
 int HasS2MmDRE;
 int S2MmDataWidth;
 int HasSg;
 int Mm2sNumChannels;
 int S2MmNumChannels;
 int Mm2SBurstSize;
 int S2MmBurstSize;
 int MicroDmaMode;
 int AddrWidth;
 int SgLengthWidth;
} XAxiDma_Config;
# 566 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_GetTxRing(InstancePtr) (&((InstancePtr)->TxBdRing))
# 587 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_GetRxRing(InstancePtr) (&((InstancePtr)->RxBdRing[0]))
# 610 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_GetRxIndexRing(InstancePtr,RingIndex) (&((InstancePtr)->RxBdRing[RingIndex]))
# 628 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_HasSg(InstancePtr) ((InstancePtr)->HasSg) ? TRUE : FALSE
# 645 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_IntrEnable(InstancePtr,Mask,Direction) XAxiDma_WriteReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_CR_OFFSET, (XAxiDma_ReadReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_CR_OFFSET)) | (Mask & XAXIDMA_IRQ_ALL_MASK))
# 667 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_IntrGetEnabled(InstancePtr,Direction) XAxiDma_ReadReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_CR_OFFSET) & XAXIDMA_IRQ_ALL_MASK)
# 689 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_IntrDisable(InstancePtr,Mask,Direction) XAxiDma_WriteReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_CR_OFFSET, (XAxiDma_ReadReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_CR_OFFSET)) & ~(Mask & XAXIDMA_IRQ_ALL_MASK))
# 711 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_IntrGetIrq(InstancePtr,Direction) (XAxiDma_ReadReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_SR_OFFSET) & XAXIDMA_IRQ_ALL_MASK)
# 731 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
#define XAxiDma_IntrAckIrq(InstancePtr,Mask,Direction) XAxiDma_WriteReg((InstancePtr)->RegBase + (XAXIDMA_RX_OFFSET * Direction), XAXIDMA_SR_OFFSET, (Mask) & XAXIDMA_IRQ_ALL_MASK)
# 743 "../../ps_app_bsp/ps7_cortexa9_0/include/xaxidma.h"
XAxiDma_Config *XAxiDma_LookupConfig(u32 DeviceId);
XAxiDma_Config *XAxiDma_LookupConfigBaseAddr(UINTPTR Baseaddr);
int XAxiDma_CfgInitialize(XAxiDma * InstancePtr, XAxiDma_Config *Config);
void XAxiDma_Reset(XAxiDma * InstancePtr);
int XAxiDma_ResetIsDone(XAxiDma * InstancePtr);
int XAxiDma_Pause(XAxiDma * InstancePtr);
int XAxiDma_Resume(XAxiDma * InstancePtr);
u32 XAxiDma_Busy(XAxiDma *InstancePtr,int Direction);
u32 XAxiDma_SimpleTransfer(XAxiDma *InstancePtr, UINTPTR BuffAddr, u32 Length,
 int Direction);
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select);
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select);
int XAxiDma_Selftest(XAxiDma * InstancePtr);
# 50 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h" 1
# 185 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
#define XSCUGIC_H 
# 196 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h" 1
# 82 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_HW_H 
# 93 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h" 1
# 57 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define XIL_EXCEPTION_H 
# 70 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define XIL_EXCEPTION_FIQ XREG_CPSR_FIQ_ENABLE
#define XIL_EXCEPTION_IRQ XREG_CPSR_IRQ_ENABLE
#define XIL_EXCEPTION_ALL (XREG_CPSR_FIQ_ENABLE | XREG_CPSR_IRQ_ENABLE)

#define XIL_EXCEPTION_ID_FIRST 0U







#define XIL_EXCEPTION_ID_RESET 0U
#define XIL_EXCEPTION_ID_UNDEFINED_INT 1U
#define XIL_EXCEPTION_ID_SWI_INT 2U
#define XIL_EXCEPTION_ID_PREFETCH_ABORT_INT 3U
#define XIL_EXCEPTION_ID_DATA_ABORT_INT 4U
#define XIL_EXCEPTION_ID_IRQ_INT 5U
#define XIL_EXCEPTION_ID_FIQ_INT 6U
#define XIL_EXCEPTION_ID_LAST 6U





#define XIL_EXCEPTION_ID_INT XIL_EXCEPTION_ID_IRQ_INT






typedef void (*Xil_ExceptionHandler)(void *data);
typedef void (*Xil_InterruptHandler)(void *data);
# 120 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_ExceptionEnableMask(Mask) mtcpsr(mfcpsr() & ~ ((Mask) & XIL_EXCEPTION_ALL))
# 138 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_ExceptionEnable() Xil_ExceptionEnableMask(XIL_EXCEPTION_IRQ)
# 154 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_ExceptionDisableMask(Mask) mtcpsr(mfcpsr() | ((Mask) & XIL_EXCEPTION_ALL))
# 172 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_ExceptionDisable() Xil_ExceptionDisableMask(XIL_EXCEPTION_IRQ)
# 196 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_EnableNestedInterrupts() __asm__ __volatile__ ("stmfd   sp!, {lr}"); __asm__ __volatile__ ("mrs     lr, spsr"); __asm__ __volatile__ ("stmfd   sp!, {lr}"); __asm__ __volatile__ ("msr     cpsr_c, #0x1F"); __asm__ __volatile__ ("stmfd   sp!, {lr}");
# 219 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
#define Xil_DisableNestedInterrupts() __asm__ __volatile__ ("ldmfd   sp!, {lr}"); __asm__ __volatile__ ("msr     cpsr_c, #0x92"); __asm__ __volatile__ ("ldmfd   sp!, {lr}"); __asm__ __volatile__ ("msr     spsr_cxsf, lr"); __asm__ __volatile__ ("ldmfd   sp!, {lr}");
# 231 "../../ps_app_bsp/ps7_cortexa9_0/include/xil_exception.h"
extern void Xil_ExceptionRegisterHandler(u32 Exception_id,
      Xil_ExceptionHandler Handler,
      void *Data);

extern void Xil_ExceptionRemoveHandler(u32 Exception_id);
extern void Xil_GetExceptionRegisterHandler(u32 Exception_id,
     Xil_ExceptionHandler *Handler, void **Data);

extern void Xil_ExceptionInit(void);




extern void Xil_DataAbortHandler(void *CallBackRef);
extern void Xil_PrefetchAbortHandler(void *CallBackRef);
extern void Xil_UndefinedExceptionHandler(void *CallBackRef);
# 94 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h" 2







#define XSCUGIC_MAX_NUM_INTR_INPUTS 95U







#define XSCUGIC_MAX_INTR_PRIO_VAL 248U
#define XSCUGIC_INTR_PRIO_MASK 0x000000F8U
# 119 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_DIST_EN_OFFSET 0x00000000U

#define XSCUGIC_IC_TYPE_OFFSET 0x00000004U

#define XSCUGIC_DIST_IDENT_OFFSET 0x00000008U

#define XSCUGIC_SECURITY_OFFSET 0x00000080U

#define XSCUGIC_ENABLE_SET_OFFSET 0x00000100U

#define XSCUGIC_DISABLE_OFFSET 0x00000180U
#define XSCUGIC_PENDING_SET_OFFSET 0x00000200U

#define XSCUGIC_PENDING_CLR_OFFSET 0x00000280U

#define XSCUGIC_ACTIVE_OFFSET 0x00000300U
#define XSCUGIC_PRIORITY_OFFSET 0x00000400U
#define XSCUGIC_SPI_TARGET_OFFSET 0x00000800U

#define XSCUGIC_INT_CFG_OFFSET 0x00000C00U

#define XSCUGIC_PPI_STAT_OFFSET 0x00000D00U
#define XSCUGIC_SPI_STAT_OFFSET 0x00000D04U

#define XSCUGIC_AHB_CONFIG_OFFSET 0x00000D80U

#define XSCUGIC_SFI_TRIG_OFFSET 0x00000F00U

#define XSCUGIC_PERPHID_OFFSET 0x00000FD0U
#define XSCUGIC_PCELLID_OFFSET 0x00000FF0U






#define XSCUGIC_EN_INT_MASK 0x00000001U





#define XSCUGIC_LSPI_MASK 0x0000F800U


#define XSCUGIC_DOMAIN_MASK 0x00000400U
#define XSCUGIC_CPU_NUM_MASK 0x000000E0U
#define XSCUGIC_NUM_INT_MASK 0x0000001FU






#define XSCUGIC_REV_MASK 0x00FFF000U
#define XSCUGIC_IMPL_MASK 0x00000FFFU
# 185 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_INT_NS_MASK 0x00000001U
# 199 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_INT_EN_MASK 0x00000001U
# 213 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_INT_CLR_MASK 0x00000001U
# 227 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_PEND_SET_MASK 0x00000001U
# 241 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_PEND_CLR_MASK 0x00000001U
# 254 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_ACTIVE_MASK 0x00000001U
# 268 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_PRIORITY_MASK 0x000000FFU

#define XSCUGIC_PRIORITY_MAX 0x000000FFU
# 286 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_SPI_CPU7_MASK 0x00000080U
#define XSCUGIC_SPI_CPU6_MASK 0x00000040U
#define XSCUGIC_SPI_CPU5_MASK 0x00000020U
#define XSCUGIC_SPI_CPU4_MASK 0x00000010U
#define XSCUGIC_SPI_CPU3_MASK 0x00000008U
#define XSCUGIC_SPI_CPU2_MASK 0x00000004U
#define XSCUGIC_SPI_CPU1_MASK 0x00000002U
#define XSCUGIC_SPI_CPU0_MASK 0x00000001U
# 313 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_INT_CFG_MASK 0x00000003U
# 323 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_PPI_C15_MASK 0x00008000U
#define XSCUGIC_PPI_C14_MASK 0x00004000U
#define XSCUGIC_PPI_C13_MASK 0x00002000U
#define XSCUGIC_PPI_C12_MASK 0x00001000U
#define XSCUGIC_PPI_C11_MASK 0x00000800U
#define XSCUGIC_PPI_C10_MASK 0x00000400U
#define XSCUGIC_PPI_C09_MASK 0x00000200U
#define XSCUGIC_PPI_C08_MASK 0x00000100U
#define XSCUGIC_PPI_C07_MASK 0x00000080U
#define XSCUGIC_PPI_C06_MASK 0x00000040U
#define XSCUGIC_PPI_C05_MASK 0x00000020U
#define XSCUGIC_PPI_C04_MASK 0x00000010U
#define XSCUGIC_PPI_C03_MASK 0x00000008U
#define XSCUGIC_PPI_C02_MASK 0x00000004U
#define XSCUGIC_PPI_C01_MASK 0x00000002U
#define XSCUGIC_PPI_C00_MASK 0x00000001U
# 347 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_SPI_N_MASK 0x00000001U
# 356 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_AHB_END_MASK 0x00000004U

#define XSCUGIC_AHB_ENDOVR_MASK 0x00000002U

#define XSCUGIC_AHB_TIE_OFF_MASK 0x00000001U







#define XSCUGIC_SFI_SELFTRIG_MASK 0x02010000U
#define XSCUGIC_SFI_TRIG_TRGFILT_MASK 0x03000000U




#define XSCUGIC_SFI_TRIG_CPU_MASK 0x00FF0000U
#define XSCUGIC_SFI_TRIG_SATT_MASK 0x00008000U
#define XSCUGIC_SFI_TRIG_INTID_MASK 0x0000000FU
# 386 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_CONTROL_OFFSET 0x00000000U

#define XSCUGIC_CPU_PRIOR_OFFSET 0x00000004U
#define XSCUGIC_BIN_PT_OFFSET 0x00000008U
#define XSCUGIC_INT_ACK_OFFSET 0x0000000CU
#define XSCUGIC_EOI_OFFSET 0x00000010U
#define XSCUGIC_RUN_PRIOR_OFFSET 0x00000014U
#define XSCUGIC_HI_PEND_OFFSET 0x00000018U

#define XSCUGIC_ALIAS_BIN_PT_OFFSET 0x0000001CU
# 409 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_CNTR_SBPR_MASK 0x00000010U


#define XSCUGIC_CNTR_FIQEN_MASK 0x00000008U



#define XSCUGIC_CNTR_ACKCTL_MASK 0x00000004U
#define XSCUGIC_CNTR_EN_NS_MASK 0x00000002U
#define XSCUGIC_CNTR_EN_S_MASK 0x00000001U
# 435 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_BIN_PT_MASK 0x00000007U
# 453 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_ACK_INTID_MASK 0x000003FFU
#define XSCUGIC_CPUID_MASK 0x00000C00U







#define XSCUGIC_EOI_INTID_MASK 0x000003FFU
# 471 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_RUN_PRIORITY_MASK 0x000000FFU






#define XSCUGIC_PEND_INTID_MASK 0x000003FFU
# 496 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_INT_CFG_OFFSET_CALC(InterruptID) ((u32)XSCUGIC_INT_CFG_OFFSET + (((InterruptID)/16U) * 4U))
# 511 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_PRIORITY_OFFSET_CALC(InterruptID) ((u32)XSCUGIC_PRIORITY_OFFSET + (((InterruptID)/4U) * 4U))
# 526 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_SPI_TARGET_OFFSET_CALC(InterruptID) ((u32)XSCUGIC_SPI_TARGET_OFFSET + (((InterruptID)/4U) * 4U))
# 542 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XSCUGIC_EN_DIS_OFFSET_CALC(Register,InterruptID) ((Register) + (((InterruptID)/32U) * 4U))
# 560 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XScuGic_ReadReg(BaseAddress,RegOffset) (Xil_In32((BaseAddress) + (RegOffset)))
# 580 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XScuGic_WriteReg(BaseAddress,RegOffset,Data) (Xil_Out32(((BaseAddress) + (RegOffset)), ((u32)(Data))))
# 600 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XScuGic_EnableIntr(DistBaseAddress,Int_Id) XScuGic_WriteReg((DistBaseAddress), XSCUGIC_ENABLE_SET_OFFSET + (((Int_Id) / 32U) * 4U), (0x00000001U << ((Int_Id) % 32U)))
# 622 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic_hw.h"
#define XScuGic_DisableIntr(DistBaseAddress,Int_Id) XScuGic_WriteReg((DistBaseAddress), XSCUGIC_DISABLE_OFFSET + (((Int_Id) / 32U) * 4U), (0x00000001U << ((Int_Id) % 32U)))







void XScuGic_DeviceInterruptHandler(void *DeviceId);
s32 XScuGic_DeviceInitialize(u32 DeviceId);
void XScuGic_RegisterHandler(u32 BaseAddress, s32 InterruptID,
        Xil_InterruptHandler Handler, void *CallBackRef);
void XScuGic_SetPriTrigTypeByDistAddr(u32 DistBaseAddress, u32 Int_Id,
                                        u8 Priority, u8 Trigger);
void XScuGic_GetPriTrigTypeByDistAddr(u32 DistBaseAddress, u32 Int_Id,
     u8 *Priority, u8 *Trigger);
void XScuGic_InterruptUnmapFromCpuByDistAddr(u32 DistBaseAddress,
           u8 Cpu_Id, u32 Int_Id);
void XScuGic_UnmapAllInterruptsFromCpuByDistAddr(u32 DistBaseAddress,
            u8 Cpu_Id);
# 197 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h" 2




#define EFUSE_STATUS_OFFSET 0x10
#define EFUSE_STATUS_CPU_MASK 0x80


#define ARMA9 







typedef struct
{
 Xil_InterruptHandler Handler;
 void *CallBackRef;
} XScuGic_VectorTableEntry;




typedef struct
{
 u16 DeviceId;
 u32 CpuBaseAddress;
 u32 DistBaseAddress;
 XScuGic_VectorTableEntry HandlerTable[95U];

} XScuGic_Config;






typedef struct
{
 XScuGic_Config *Config;
 u32 IsReady;
 u32 UnhandledInterrupts;
} XScuGic;
# 261 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
#define XScuGic_CPUWriteReg(InstancePtr,RegOffset,Data) (XScuGic_WriteReg(((InstancePtr)->Config->CpuBaseAddress), (RegOffset), ((u32)(Data))))
# 280 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
#define XScuGic_CPUReadReg(InstancePtr,RegOffset) (XScuGic_ReadReg(((InstancePtr)->Config->CpuBaseAddress), (RegOffset)))
# 299 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
#define XScuGic_DistWriteReg(InstancePtr,RegOffset,Data) (XScuGic_WriteReg(((InstancePtr)->Config->DistBaseAddress), (RegOffset), ((u32)(Data))))
# 318 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
#define XScuGic_DistReadReg(InstancePtr,RegOffset) (XScuGic_ReadReg(((InstancePtr)->Config->DistBaseAddress), (RegOffset)))
# 327 "../../ps_app_bsp/ps7_cortexa9_0/include/xscugic.h"
s32 XScuGic_Connect(XScuGic *InstancePtr, u32 Int_Id,
   Xil_InterruptHandler Handler, void *CallBackRef);
void XScuGic_Disconnect(XScuGic *InstancePtr, u32 Int_Id);

void XScuGic_Enable(XScuGic *InstancePtr, u32 Int_Id);
void XScuGic_Disable(XScuGic *InstancePtr, u32 Int_Id);

s32 XScuGic_CfgInitialize(XScuGic *InstancePtr, XScuGic_Config *ConfigPtr,
       u32 EffectiveAddr);

s32 XScuGic_SoftwareIntr(XScuGic *InstancePtr, u32 Int_Id, u32 Cpu_Id);

void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
     u8 *Priority, u8 *Trigger);
void XScuGic_SetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
     u8 Priority, u8 Trigger);
void XScuGic_InterruptMaptoCpu(XScuGic *InstancePtr, u8 Cpu_Id, u32 Int_Id);
void XScuGic_InterruptUnmapFromCpu(XScuGic *InstancePtr, u8 Cpu_Id, u32 Int_Id);
void XScuGic_UnmapAllInterruptsFromCpu(XScuGic *InstancePtr, u8 Cpu_Id);
void XScuGic_Stop(XScuGic *InstancePtr);
void XScuGic_SetCpuID(u32 CpuCoreId);
u32 XScuGic_GetCpuID(void);



XScuGic_Config *XScuGic_LookupConfig(u16 DeviceId);




void XScuGic_InterruptHandler(XScuGic *InstancePtr);




s32 XScuGic_SelfTest(XScuGic *InstancePtr);
# 51 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h" 1
# 108 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XSCUTIMER_H 




# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h" 1
# 54 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XSCUTIMER_HW_H 
# 71 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XSCUTIMER_LOAD_OFFSET 0x00U
#define XSCUTIMER_COUNTER_OFFSET 0x04U
#define XSCUTIMER_CONTROL_OFFSET 0x08U
#define XSCUTIMER_ISR_OFFSET 0x0CU
# 84 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XSCUTIMER_CONTROL_PRESCALER_MASK 0x0000FF00U
#define XSCUTIMER_CONTROL_PRESCALER_SHIFT 8U
#define XSCUTIMER_CONTROL_IRQ_ENABLE_MASK 0x00000004U
#define XSCUTIMER_CONTROL_AUTO_RELOAD_MASK 0x00000002U
#define XSCUTIMER_CONTROL_ENABLE_MASK 0x00000001U







#define XSCUTIMER_ISR_EVENT_FLAG_MASK 0x00000001U
# 119 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_SetLoadReg(BaseAddr,Value) XScuTimer_WriteReg(BaseAddr, XSCUTIMER_LOAD_OFFSET, (Value))
# 135 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_GetLoadReg(BaseAddr) XScuTimer_ReadReg(BaseAddr, XSCUTIMER_LOAD_OFFSET)
# 152 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_SetCounterReg(BaseAddr,Value) XScuTimer_WriteReg(BaseAddr, XSCUTIMER_COUNTER_OFFSET, (Value))
# 168 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_GetCounterReg(BaseAddr) XScuTimer_ReadReg(BaseAddr, XSCUTIMER_COUNTER_OFFSET)
# 187 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_SetControlReg(BaseAddr,Value) XScuTimer_WriteReg(BaseAddr, XSCUTIMER_CONTROL_OFFSET, (Value))
# 203 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_GetControlReg(BaseAddr) XScuTimer_ReadReg(BaseAddr, XSCUTIMER_CONTROL_OFFSET)
# 220 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_SetIntrReg(BaseAddr,Value) XScuTimer_WriteReg(BaseAddr, XSCUTIMER_ISR_OFFSET, (Value))
# 236 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_GetIntrReg(BaseAddr) XScuTimer_ReadReg(BaseAddr, XSCUTIMER_ISR_OFFSET)
# 253 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_ReadReg(BaseAddr,RegOffset) Xil_In32((BaseAddr) + (RegOffset))
# 271 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer_hw.h"
#define XScuTimer_WriteReg(BaseAddr,RegOffset,Data) Xil_Out32((BaseAddr) + (RegOffset), (Data))
# 114 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h" 2
# 126 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
typedef struct {
 u16 DeviceId;
 u32 BaseAddr;
} XScuTimer_Config;







typedef struct {
 XScuTimer_Config Config;
 u32 IsReady;
 u32 IsStarted;
} XScuTimer;
# 160 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_IsExpired(InstancePtr) ((XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_ISR_OFFSET) & XSCUTIMER_ISR_EVENT_FLAG_MASK) == XSCUTIMER_ISR_EVENT_FLAG_MASK)
# 180 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_RestartTimer(InstancePtr) XScuTimer_LoadTimer((InstancePtr), XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_LOAD_OFFSET))
# 201 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_LoadTimer(InstancePtr,Value) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_LOAD_OFFSET, (Value))
# 219 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_GetCounterValue(InstancePtr) XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_COUNTER_OFFSET)
# 236 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_EnableAutoReload(InstancePtr) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET, (XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET) | XSCUTIMER_CONTROL_AUTO_RELOAD_MASK))
# 256 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_DisableAutoReload(InstancePtr) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET, (XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET) & ~(XSCUTIMER_CONTROL_AUTO_RELOAD_MASK)))
# 276 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_EnableInterrupt(InstancePtr) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET, (XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET) | XSCUTIMER_CONTROL_IRQ_ENABLE_MASK))
# 296 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_DisableInterrupt(InstancePtr) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET, (XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_CONTROL_OFFSET) & ~(XSCUTIMER_CONTROL_IRQ_ENABLE_MASK)))
# 316 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_GetInterruptStatus(InstancePtr) XScuTimer_ReadReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_ISR_OFFSET)
# 333 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
#define XScuTimer_ClearInterruptStatus(InstancePtr) XScuTimer_WriteReg((InstancePtr)->Config.BaseAddr, XSCUTIMER_ISR_OFFSET, XSCUTIMER_ISR_EVENT_FLAG_MASK)
# 342 "../../ps_app_bsp/ps7_cortexa9_0/include/xscutimer.h"
XScuTimer_Config *XScuTimer_LookupConfig(u16 DeviceId);




s32 XScuTimer_SelfTest(XScuTimer *InstancePtr);




s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
       XScuTimer_Config *ConfigPtr, u32 EffectiveAddress);
void XScuTimer_Start(XScuTimer *InstancePtr);
void XScuTimer_Stop(XScuTimer *InstancePtr);
void XScuTimer_SetPrescaler(XScuTimer *InstancePtr, u8 PrescalerValue);
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr);
# 52 "../src/main.c" 2
# 1 "../../ps_app_bsp/ps7_cortexa9_0/include/xdebug.h" 1
# 53 "../src/main.c" 2

uint32_t *mem_addr;
uint32_t *base;

#define PACKET_MAXSIZE 16383

#define INTC XScuGic
#define INTC_HANDLER XScuGic_InterruptHandler
#define RESET_TIMEOUT_COUNTER 10000

#define RX_INTR_ID XPAR_FABRIC_AXIDMA_0_S2MM_INTROUT_VEC_ID
#define TX_INTR_ID XPAR_FABRIC_AXIDMA_0_MM2S_INTROUT_VEC_ID

#define INTC_DEVICE_ID XPAR_SCUGIC_SINGLE_DEVICE_ID

static XScuGic Intc;

#define TIMER_TICKS_TO_S (2.0f / XPAR_PS7_CORTEXA9_0_CPU_CLK_FREQ_HZ)
#define TIMER_TICKS_TO_US (TIMER_TICKS_TO_S * 1e6)



uint8_t rx_buffer[1 << 23] __attribute__((aligned (1048576)));
uint8_t tx_buffer[1 << 23] __attribute__((aligned (1048576)));



XAxiDma dma0_pointer;
XAxiDma_Config *dma0_config;
XGpioPs gpio;
XGpioPs_Config *gpio_config;

XScuTimer xscu_timer;
XScuTimer_Config *xscu_timer_cfg;

uint32_t timer0, timer1;
uint32_t tdelta;

volatile uint32_t ioc_flag = 0;
volatile uint32_t err_flag = 0;

#define MARK_UNCACHEABLE 0x701

void debug_printf(char *fmt, ...)
{
 char buffer[1024];

 va_list args;
 
# 101 "../src/main.c" 3 4
__builtin_va_start(
# 101 "../src/main.c"
args
# 101 "../src/main.c" 3 4
,
# 101 "../src/main.c"
fmt
# 101 "../src/main.c" 3 4
)
# 101 "../src/main.c"
                   ;

 vsnprintf(buffer, 1024, fmt, args);
 print(buffer);

 
# 106 "../src/main.c" 3 4
__builtin_va_end(
# 106 "../src/main.c"
args
# 106 "../src/main.c" 3 4
)
# 106 "../src/main.c"
            ;
}

void arb_delay(uint32_t n)
{
 while(n--) {
  __asm__("nop");
 }
}






static void RxIntrHandler(void *Callback)
{
 XAxiDma_BdRing *RxRingPtr = (XAxiDma_BdRing *) Callback;
 u32 IrqStatus;
 u32 AxiStatus;
 int TimeOut;


 IrqStatus = (Xil_In32(((RxRingPtr)->ChanBase) + (0x00000004)) & 0x00007000);





 Xil_Out32(((RxRingPtr)->ChanBase) + (0x00000004), ((IrqStatus) & 0x00007000));
# 155 "../src/main.c"
 if ((IrqStatus & 0x00004000)) {
  err_flag = 1;
# 188 "../src/main.c"
 }






 if ((IrqStatus & (0x00002000 | 0x00001000))) {

  ioc_flag = 1;
 }
}

static int SetupIntrSystem(XScuGic * IntcInstancePtr,
      XAxiDma * AxiDmaPtr, u16 TxIntrId, u16 RxIntrId)
{
 XAxiDma_BdRing *TxRingPtr = (&((AxiDmaPtr)->TxBdRing));
 XAxiDma_BdRing *RxRingPtr = (&((AxiDmaPtr)->RxBdRing[0]));
 int Status;

 XScuGic_Config *IntcConfig;





 IntcConfig = XScuGic_LookupConfig(0U);
 if (
# 215 "../src/main.c" 3 4
    ((void *)0) 
# 215 "../src/main.c"
         == IntcConfig) {
  return 1L;
 }

 Status = XScuGic_CfgInitialize(IntcInstancePtr, IntcConfig,
     IntcConfig->CpuBaseAddress);
 if (Status != 0L) {
  return 1L;
 }




 XScuGic_SetPriorityTriggerType(IntcInstancePtr, RxIntrId, 0xA0, 0x3);
# 244 "../src/main.c"
 Status = XScuGic_Connect(IntcInstancePtr, RxIntrId,
    (Xil_InterruptHandler)RxIntrHandler,
    RxRingPtr);
 if (Status != 0L) {
  return Status;
 }


 XScuGic_Enable(IntcInstancePtr, RxIntrId);



 Xil_ExceptionInit();
 Xil_ExceptionRegisterHandler(5U,
   (Xil_ExceptionHandler)XScuGic_InterruptHandler,
   (void *)IntcInstancePtr);

 __asm__ __volatile__( "msr	cpsr,%0\n" : : "r" (({u32 rval = 0U; __asm__ __volatile__( "mrs	%0, cpsr\n" : "=r" (rval) ); rval; }) & ~ ((0x80) & (0x40 | 0x80))) );

 return 0L;
}

void start_timing()
{
 Xil_Out32(((&xscu_timer)->Config.BaseAddr) + (0x00U), ((0xffffffff)));
 XScuTimer_Start(&xscu_timer);

 timer1 = 0;
 timer0 = Xil_In32(((&xscu_timer)->Config.BaseAddr) + (0x04U));
}

void stop_timing()
{
 timer1 = Xil_In32(((&xscu_timer)->Config.BaseAddr) + (0x04U));
 tdelta = timer0 - timer1;
}

void dump_timing(char *s)
{
 debug_printf("%s [~%d CPU cycles (~%4.1f us)]\r\n", s, 2 * tdelta, tdelta * ((2.0f / 666666687) * 1e6));
}

int main()
{
 uint32_t counter = 0, tog = 0;
 int32_t error;
 uint32_t t0, t1;
 uint32_t sz, i;
 uint32_t error_ctr = 0, success_ctr = 0;
 uint32_t this_value, last_value, last_error;
 uint32_t *ptr;
 float err_rate = 0.0f;

    init_platform();

 debug_printf("\033[2J\033[0m");
 debug_printf("\r\n\r\nDemoApp v1.0 - DMA controlled transfers\r\n");

 debug_printf("\r\n\r\nPress any key to start\r\n");
 inbyte();


 xscu_timer_cfg = XScuTimer_LookupConfig(0);
 error = XScuTimer_CfgInitialize(&xscu_timer, xscu_timer_cfg, xscu_timer_cfg->BaseAddr);

 if (error != 0L) {
  xil_printf("ERROR: Initialising timer failed\r\n");
  while(1) ;
 }

 debug_printf("Timer ready\r\n");


 gpio_config = XGpioPs_LookupConfig(0);
 error = XGpioPs_CfgInitialize(&gpio, gpio_config, gpio_config->BaseAddr);

 if (error != 0L) {
  xil_printf("ERROR: Initialising GPIO failed\r\n");
  while(1) ;
 }

 XGpioPs_SetDirectionPin(&gpio, 9, 1);
 XGpioPs_SetOutputEnablePin(&gpio, 9, 1);
 XGpioPs_WritePin(&gpio, 9, 1);

 XGpioPs_SetDirectionPin(&gpio, 37, 1);
 XGpioPs_SetOutputEnablePin(&gpio, 37, 1);
 XGpioPs_WritePin(&gpio, 37, 1);


 XGpioPs_SetDirection(&gpio, 2, 0xffffffff);
 XGpioPs_SetDirection(&gpio, 3, 0xffffffff);

 debug_printf("GPIO block configured\r\n");
# 361 "../src/main.c"
 dma0_config = XAxiDma_LookupConfig(0);
 error = XAxiDma_CfgInitialize(&dma0_pointer, dma0_config);







 SetupIntrSystem(&Intc, &dma0_pointer, 61U, 62U);




 while(1) {
  counter = 0;
  sz = (1 << 22);

  debug_printf("\r\n\r\nPress any key to START\r\n");
  inbyte();


  XGpioPs_Write(&gpio, 2, 0x00000000);
  XGpioPs_Write(&gpio, 3, 0x00000000);

  start_timing();
  Xil_DCacheInvalidateRange(rx_buffer, 16383);
  stop_timing();
  dump_timing("Invalidate cache");

  start_timing();
  XAxiDma_Reset(&dma0_pointer);
  stop_timing();
  dump_timing("Reset AXIDMA");


  start_timing();
  Xil_Out32(((&dma0_pointer)->RegBase + (0x00000030 * 0x01)) + (0x00000000), ((Xil_In32(((&dma0_pointer)->RegBase + (0x00000030 * 0x01)) + (0x00000000))) & ~(0x00007000 & 0x00007000)));
  Xil_Out32(((&dma0_pointer)->RegBase + (0x00000030 * 0x01)) + (0x00000000), ((Xil_In32(((&dma0_pointer)->RegBase + (0x00000030 * 0x01)) + (0x00000000))) | (0x00007000 & 0x00007000)));
  stop_timing();
  dump_timing("Setup interrupts");

  error = XAxiDma_SimpleTransfer(&dma0_pointer, (uint8_t *) rx_buffer, sz, 0x01);

  XGpioPs_Write(&gpio, 2, 0xffffffff);
  XGpioPs_Write(&gpio, 3, 0xffffffff);

  debug_printf("Waiting, Err=%d...\r\n", error);

  XGpioPs_WritePin(&gpio, 9, 1);
  start_timing();
  while(!ioc_flag) ;
  ioc_flag = 0;
  stop_timing();
  XGpioPs_WritePin(&gpio, 9, 0);
  dump_timing("Transfer interrupt");



  debug_printf("TransferRate=%2.2f MiB/s\r\n", (sz * 1e-6) / (tdelta * (2.0f / 666666687)));

  if(err_flag) {
   debug_printf("\033[91mERROR:\033[0m err_flag in interrupt was set\r\n");
  }

  err_flag = 0;
  debug_printf("Starting to verify memory...\r\n");


  ptr = rx_buffer;
  last_value = *ptr++;
  error_ctr = 0;
  success_ctr = 0;
  last_error = 0;

  start_timing();
  for(i = 1; i < (sz / 8); i++) {
   this_value = *ptr;

   if(((int32_t)this_value - (int32_t)last_value) != 1) {
    debug_printf("this_value: 0x%08x, last_value: 0x%08x, delta=%d, error_at_word=%d, since_last_error=%d\r\n",
      this_value, last_value, (int32_t)this_value - (int32_t)last_value, i, i - last_error);
    error_ctr++;
    last_error = i;
   } else {
    success_ctr++;
   }







   if(1) {
    debug_printf("this_value: 0x%08x, last_value: 0x%08x, delta=%d\r\n", this_value, last_value, (int32_t)this_value - (int32_t)last_value);
   }

   last_value = this_value;
   ptr += 2;
  }

  stop_timing();
  dump_timing("Verify process");

  err_rate = (error_ctr * 100.0f) / (error_ctr + success_ctr);

  if(error_ctr > 0) {
   debug_printf("\033[91mERROR:\033[0m %d word errors (%d words OK, %2.5f%% error rate)\r\n",
     error_ctr, success_ctr, err_rate);
  } else {
   debug_printf("\033[92mPASS: \033[0m %d words OK\r\n", success_ctr);
  }

  ioc_flag = 0;


  start_timing();
  XAxiDma_Reset(&dma0_pointer);
  stop_timing();
  dump_timing("Controller reset");
# 493 "../src/main.c"
 }

    cleanup_platform();

    return 0;
}
