<stg><name>example_Pipeline_RECEIVING_INPUT</name>


<trans_list>

<trans id="45" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ii = alloca i32 1

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="5" op_3_bw="1" op_4_bw="2" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %A_V_dest_V, i5 %A_V_id_V, i1 %A_V_last_V, i2 %A_V_user_V, i4 %A_V_strb_V, i4 %A_V_keep_V, i32 %A_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i32 0, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i64 0, i64 %ii

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader2:0 %ii_1 = load i64 %ii

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
.preheader2:1 %empty = trunc i64 %ii_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader2:3 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
.preheader2:4 %empty_14 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="54">
<![CDATA[
.preheader2:5 %tmp_data_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="54">
<![CDATA[
.preheader2:6 %tmp_keep_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="54">
<![CDATA[
.preheader2:7 %tmp_strb_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="54">
<![CDATA[
.preheader2:8 %tmp_user_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="54">
<![CDATA[
.preheader2:9 %tmp_last_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="54">
<![CDATA[
.preheader2:10 %tmp_id_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="54">
<![CDATA[
.preheader2:11 %tmp_dest_V = extractvalue i54 %empty_14

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2:12 %icmp_ln58 = icmp_sgt  i64 %ii_1, i64 899

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader2:13 %add_ln60 = add i64 %ii_1, i64 1

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:14 %br_ln58 = br i1 %icmp_ln58, void, void

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %local_in_buffer_addr = getelementptr i32 %local_in_buffer, i64 0, i64 %ii_1

]]></Node>
<StgValue><ssdm name="local_in_buffer_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM_1WnR</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:1 %store_ln63 = store i32 %tmp_data_V, i14 %local_in_buffer_addr

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0 %jj_load = load i32 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %jj_2 = add i32 %jj_load, i32 1

]]></Node>
<StgValue><ssdm name="jj_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
:2 %zext_ln59 = zext i32 %jj_load

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %kernel_addr = getelementptr i32 %kernel, i64 0, i64 %zext_ln59

]]></Node>
<StgValue><ssdm name="kernel_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4 %store_ln59 = store i32 %tmp_data_V, i4 %kernel_addr

]]></Node>
<StgValue><ssdm name="store_ln59"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:5 %store_ln61 = store i32 %jj_2, i32 %jj

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln61 = br void

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln66 = br i1 %tmp_last_V, void, void %.preheader1.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln55 = store i64 %add_ln60, i64 %ii

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln55 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader1.preheader.exitStub:0 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %ii_out, i32 %empty

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader.exitStub:1 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_keep_V_out, i4 %tmp_keep_V

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader1.preheader.exitStub:2 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %tmp_strb_V_out, i4 %tmp_strb_V

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader1.preheader.exitStub:3 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %tmp_user_V_out, i2 %tmp_user_V

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader1.preheader.exitStub:4 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %tmp_id_V_out, i5 %tmp_id_V

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader1.preheader.exitStub:5 %write_ln283 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %tmp_dest_V_out, i6 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln283"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0">
<![CDATA[
.preheader1.preheader.exitStub:6 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="A_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_data_V"/></StgValue>
</port>
<port id="53" name="A_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_keep_V"/></StgValue>
</port>
<port id="54" name="A_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_strb_V"/></StgValue>
</port>
<port id="55" name="A_V_user_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_user_V"/></StgValue>
</port>
<port id="56" name="A_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_last_V"/></StgValue>
</port>
<port id="57" name="A_V_id_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_id_V"/></StgValue>
</port>
<port id="58" name="A_V_dest_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="A_V_dest_V"/></StgValue>
</port>
<port id="59" name="kernel" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="kernel"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="local_in_buffer" dir="1" iftype="1">
<core>RAM_1WnR</core><StgValue><ssdm name="local_in_buffer"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="ii_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="ii_out"/></StgValue>
</port>
<port id="62" name="tmp_keep_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_keep_V_out"/></StgValue>
</port>
<port id="63" name="tmp_strb_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_strb_V_out"/></StgValue>
</port>
<port id="64" name="tmp_user_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_user_V_out"/></StgValue>
</port>
<port id="65" name="tmp_id_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_id_V_out"/></StgValue>
</port>
<port id="66" name="tmp_dest_V_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_dest_V_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="StgValue_67" to="ii" fromId="67" toId="4">
</dataflow>
<dataflow id="69" from="StgValue_67" to="jj" fromId="67" toId="5">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="70" toId="6">
</dataflow>
<dataflow id="72" from="A_V_dest_V" to="specinterface_ln0" fromId="58" toId="6">
</dataflow>
<dataflow id="73" from="A_V_id_V" to="specinterface_ln0" fromId="57" toId="6">
</dataflow>
<dataflow id="74" from="A_V_last_V" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="75" from="A_V_user_V" to="specinterface_ln0" fromId="55" toId="6">
</dataflow>
<dataflow id="76" from="A_V_strb_V" to="specinterface_ln0" fromId="54" toId="6">
</dataflow>
<dataflow id="77" from="A_V_keep_V" to="specinterface_ln0" fromId="53" toId="6">
</dataflow>
<dataflow id="78" from="A_V_data_V" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="80" from="empty" to="specinterface_ln0" fromId="79" toId="6">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="84" toId="6">
</dataflow>
<dataflow id="86" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="87" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="91" from="empty_1" to="specinterface_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="92" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="93" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="94" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="95" from="StgValue_81" to="specinterface_ln0" fromId="81" toId="6">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="97" from="empty_1" to="specinterface_ln0" fromId="88" toId="6">
</dataflow>
<dataflow id="98" from="StgValue_81" to="store_ln0" fromId="81" toId="7">
</dataflow>
<dataflow id="99" from="jj" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="101" from="StgValue_100" to="store_ln0" fromId="100" toId="8">
</dataflow>
<dataflow id="102" from="ii" to="store_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="103" from="ii" to="ii_1" fromId="4" toId="10">
</dataflow>
<dataflow id="104" from="ii_1" to="empty" fromId="10" toId="11">
</dataflow>
<dataflow id="106" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="105" toId="12">
</dataflow>
<dataflow id="108" from="StgValue_107" to="specpipeline_ln0" fromId="107" toId="12">
</dataflow>
<dataflow id="109" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="110" from="StgValue_67" to="specpipeline_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="111" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="113" from="p_str" to="specpipeline_ln0" fromId="112" toId="12">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="114" toId="13">
</dataflow>
<dataflow id="117" from="empty_8" to="specloopname_ln29" fromId="116" toId="13">
</dataflow>
<dataflow id="119" from="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A" to="empty_14" fromId="118" toId="14">
</dataflow>
<dataflow id="120" from="A_V_data_V" to="empty_14" fromId="52" toId="14">
</dataflow>
<dataflow id="121" from="A_V_keep_V" to="empty_14" fromId="53" toId="14">
</dataflow>
<dataflow id="122" from="A_V_strb_V" to="empty_14" fromId="54" toId="14">
</dataflow>
<dataflow id="123" from="A_V_user_V" to="empty_14" fromId="55" toId="14">
</dataflow>
<dataflow id="124" from="A_V_last_V" to="empty_14" fromId="56" toId="14">
</dataflow>
<dataflow id="125" from="A_V_id_V" to="empty_14" fromId="57" toId="14">
</dataflow>
<dataflow id="126" from="A_V_dest_V" to="empty_14" fromId="58" toId="14">
</dataflow>
<dataflow id="127" from="empty_14" to="tmp_data_V" fromId="14" toId="15">
</dataflow>
<dataflow id="128" from="empty_14" to="tmp_keep_V" fromId="14" toId="16">
</dataflow>
<dataflow id="129" from="empty_14" to="tmp_strb_V" fromId="14" toId="17">
</dataflow>
<dataflow id="130" from="empty_14" to="tmp_user_V" fromId="14" toId="18">
</dataflow>
<dataflow id="131" from="empty_14" to="tmp_last_V" fromId="14" toId="19">
</dataflow>
<dataflow id="132" from="empty_14" to="tmp_id_V" fromId="14" toId="20">
</dataflow>
<dataflow id="133" from="empty_14" to="tmp_dest_V" fromId="14" toId="21">
</dataflow>
<dataflow id="134" from="ii_1" to="icmp_ln58" fromId="10" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="icmp_ln58" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="ii_1" to="add_ln60" fromId="10" toId="23">
</dataflow>
<dataflow id="139" from="StgValue_138" to="add_ln60" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="icmp_ln58" to="br_ln58" fromId="22" toId="24">
</dataflow>
<dataflow id="141" from="local_in_buffer" to="local_in_buffer_addr" fromId="60" toId="25">
</dataflow>
<dataflow id="142" from="StgValue_100" to="local_in_buffer_addr" fromId="100" toId="25">
</dataflow>
<dataflow id="143" from="ii_1" to="local_in_buffer_addr" fromId="10" toId="25">
</dataflow>
<dataflow id="144" from="tmp_data_V" to="store_ln63" fromId="15" toId="26">
</dataflow>
<dataflow id="145" from="local_in_buffer_addr" to="store_ln63" fromId="25" toId="26">
</dataflow>
<dataflow id="146" from="jj" to="jj_load" fromId="5" toId="28">
</dataflow>
<dataflow id="147" from="jj_load" to="jj_2" fromId="28" toId="29">
</dataflow>
<dataflow id="148" from="StgValue_67" to="jj_2" fromId="67" toId="29">
</dataflow>
<dataflow id="149" from="jj_load" to="zext_ln59" fromId="28" toId="30">
</dataflow>
<dataflow id="150" from="kernel" to="kernel_addr" fromId="59" toId="31">
</dataflow>
<dataflow id="151" from="StgValue_100" to="kernel_addr" fromId="100" toId="31">
</dataflow>
<dataflow id="152" from="zext_ln59" to="kernel_addr" fromId="30" toId="31">
</dataflow>
<dataflow id="153" from="tmp_data_V" to="store_ln59" fromId="15" toId="32">
</dataflow>
<dataflow id="154" from="kernel_addr" to="store_ln59" fromId="31" toId="32">
</dataflow>
<dataflow id="155" from="jj_2" to="store_ln61" fromId="29" toId="33">
</dataflow>
<dataflow id="156" from="jj" to="store_ln61" fromId="5" toId="33">
</dataflow>
<dataflow id="157" from="tmp_last_V" to="br_ln66" fromId="19" toId="35">
</dataflow>
<dataflow id="158" from="add_ln60" to="store_ln55" fromId="23" toId="36">
</dataflow>
<dataflow id="159" from="ii" to="store_ln55" fromId="4" toId="36">
</dataflow>
<dataflow id="161" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="160" toId="38">
</dataflow>
<dataflow id="162" from="ii_out" to="write_ln0" fromId="61" toId="38">
</dataflow>
<dataflow id="163" from="empty" to="write_ln0" fromId="11" toId="38">
</dataflow>
<dataflow id="165" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln283" fromId="164" toId="39">
</dataflow>
<dataflow id="166" from="tmp_keep_V_out" to="write_ln283" fromId="62" toId="39">
</dataflow>
<dataflow id="167" from="tmp_keep_V" to="write_ln283" fromId="16" toId="39">
</dataflow>
<dataflow id="168" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln283" fromId="164" toId="40">
</dataflow>
<dataflow id="169" from="tmp_strb_V_out" to="write_ln283" fromId="63" toId="40">
</dataflow>
<dataflow id="170" from="tmp_strb_V" to="write_ln283" fromId="17" toId="40">
</dataflow>
<dataflow id="172" from="_ssdm_op_Write.ap_auto.i2P0A" to="write_ln283" fromId="171" toId="41">
</dataflow>
<dataflow id="173" from="tmp_user_V_out" to="write_ln283" fromId="64" toId="41">
</dataflow>
<dataflow id="174" from="tmp_user_V" to="write_ln283" fromId="18" toId="41">
</dataflow>
<dataflow id="176" from="_ssdm_op_Write.ap_auto.i5P0A" to="write_ln283" fromId="175" toId="42">
</dataflow>
<dataflow id="177" from="tmp_id_V_out" to="write_ln283" fromId="65" toId="42">
</dataflow>
<dataflow id="178" from="tmp_id_V" to="write_ln283" fromId="20" toId="42">
</dataflow>
<dataflow id="180" from="_ssdm_op_Write.ap_auto.i6P0A" to="write_ln283" fromId="179" toId="43">
</dataflow>
<dataflow id="181" from="tmp_dest_V_out" to="write_ln283" fromId="66" toId="43">
</dataflow>
<dataflow id="182" from="tmp_dest_V" to="write_ln283" fromId="21" toId="43">
</dataflow>
<dataflow id="183" from="icmp_ln58" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="184" from="tmp_last_V" to="StgValue_2" fromId="19" toId="2">
</dataflow>
</dataflows>


</stg>
