--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/user/workspace/ov7670_vga_Nexys2/iseconfig/filter.filter -intstyle ise -v
3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk50
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb          |    2.458(R)|    0.046(R)|clk50buf          |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk1
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data1<0>|   -2.450(F)|    4.364(F)|ov7670_pclk1buf   |   0.000|
ov7670_data1<4>|   -2.445(F)|    4.360(F)|ov7670_pclk1buf   |   0.000|
ov7670_href1   |   -1.759(F)|    3.776(F)|ov7670_pclk1buf   |   0.000|
ov7670_vsync1  |   -1.356(F)|    3.474(F)|ov7670_pclk1buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk2
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data2<0>|   -0.199(F)|    1.888(F)|ov7670_pclk2buf   |   0.000|
ov7670_data2<4>|   -0.462(F)|    2.093(F)|ov7670_pclk2buf   |   0.000|
ov7670_href2   |   -0.065(F)|    1.762(F)|ov7670_pclk2buf   |   0.000|
ov7670_vsync2  |    0.262(F)|    1.504(F)|ov7670_pclk2buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk3
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data3<0>|    0.051(F)|    1.436(F)|ov7670_pclk3buf   |   0.000|
ov7670_data3<4>|    0.101(F)|    1.391(F)|ov7670_pclk3buf   |   0.000|
ov7670_href3   |    0.316(F)|    1.235(F)|ov7670_pclk3buf   |   0.000|
ov7670_vsync3  |    0.621(F)|    0.980(F)|ov7670_pclk3buf   |   0.000|
---------------+------------+------------+------------------+--------+

Setup/Hold to clock ov7670_pclk4
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
ov7670_data4<0>|    0.546(F)|    0.821(F)|ov7670_pclk4buf   |   0.000|
ov7670_data4<4>|    0.556(F)|    0.810(F)|ov7670_pclk4buf   |   0.000|
ov7670_href4   |    1.050(F)|    0.406(F)|ov7670_pclk4buf   |   0.000|
ov7670_vsync4  |    1.399(F)|    0.127(F)|ov7670_pclk4buf   |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk50 to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ov7670_reset1|   11.455(R)|clk50buf          |   0.000|
ov7670_reset2|    9.704(R)|clk50buf          |   0.000|
ov7670_reset3|    9.706(R)|clk50buf          |   0.000|
ov7670_reset4|   12.392(R)|clk50buf          |   0.000|
ov7670_siod1 |   16.241(R)|clk50buf          |   0.000|
ov7670_siod2 |   16.850(R)|clk50buf          |   0.000|
ov7670_siod3 |   17.045(R)|clk50buf          |   0.000|
ov7670_siod4 |   15.165(R)|clk50buf          |   0.000|
ov7670_xclk1 |   11.260(R)|clk50buf          |   0.000|
ov7670_xclk2 |   13.388(R)|clk50buf          |   0.000|
ov7670_xclk3 |   13.947(R)|clk50buf          |   0.000|
ov7670_xclk4 |   10.997(R)|clk50buf          |   0.000|
-------------+------------+------------------+--------+

Clock clkcam to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   15.371(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   17.743(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   18.033(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.864(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.625(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   18.272(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   18.619(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.549(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock sw to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ov7670_sioc1|   15.096(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc2|   17.468(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc3|   17.758(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_sioc4|   15.589(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod1|   17.350(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod2|   17.997(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod3|   18.344(R)|ov7670_xclk4_OBUF |   0.000|
ov7670_siod4|   16.274(R)|ov7670_xclk4_OBUF |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    5.820|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.220|         |         |         |
clkcam         |    6.923|         |         |         |
sw             |    6.923|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    6.504|    4.074|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk2   |    6.041|    4.159|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk3   |    6.455|    4.039|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk4   |    5.754|    4.744|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk50          |    7.220|         |         |         |
clkcam         |    6.923|         |         |         |
sw             |    6.923|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clkcam         |ov7670_xclk1   |    9.195|
clkcam         |ov7670_xclk2   |   11.323|
clkcam         |ov7670_xclk3   |   11.882|
clkcam         |ov7670_xclk4   |    8.932|
sw             |ov7670_xclk1   |    8.920|
sw             |ov7670_xclk2   |   11.048|
sw             |ov7670_xclk3   |   11.607|
sw             |ov7670_xclk4   |    8.657|
---------------+---------------+---------+


Analysis completed Sat Jul 30 21:02:34 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



