============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:22 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

        Pin                     Type             Fanout Load Slew Delay Arrival   
                               (Domain)                 (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)             launch                                                0 R 
(fp.sdc_line_33_33_1)   ext delay                                  +500     500 F 
read_if_addr[2]         in port                       1  1.2    0    +0     500 F 
g224__2398/B1                                                        +0     500   
g224__2398/ZN           INR3D0BWP16P90(timing)        1  1.2   52   +37     537 R 
async_fifo_i_rptr_empty_inst/rinc 
  g271__1881/A1                                                      +0     537   
  g271__1881/ZN         INR2D0BWP16P90(timing)        1  2.2   61   +68     605 R 
  g270__6131/B                                                       +0     605   
  g270__6131/CO         HA1D0BWP16P90(timing)         1  2.2   36   +70     675 R 
  g269__7098/B                                                       +0     675   
  g269__7098/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     736 R 
  g266__5122/B                                                       +0     736   
  g266__5122/CO         HA1D0BWP16P90(timing)         1  2.2   36   +61     798 R 
  g263__2802/B                                                       +0     798   
  g263__2802/CO         HA1D0BWP16P90(timing)         1  1.3   25   +54     852 R 
  g262__1617/A2                                                      +0     852   
  g262__1617/Z          XOR2D0BWP16P90(timing)        3  3.1   44   +82     934 F 
  g259__6783/A2                                                      +0     934   
  g259__6783/Z          XOR2D0BWP16P90(timing)        2  2.2   33   +80    1014 R 
  g296__4733/A2                                                      +0    1014   
  g296__4733/Z          XOR2D0BWP16P90(timing)        1  1.2   24   +71    1084 F 
  g294__5115/A2                                                      +0    1084   
  g294__5115/ZN         NR4D0BWP16P90(timing)         1  1.3   76   +62    1146 R 
  rempty_reg/D          DFSNQD0BWP16P90(timing)                      +0    1146   
  rempty_reg/CP         setup                                   0   +71    1217 R 
----------------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : read_if_addr[2]
End-point    : async_fifo_i_rptr_empty_inst/rempty_reg/D

