// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_logic_0 = sc_dt::Log_0;
const bool dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_boolean_1 = true;
const bool dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_boolean_0 = false;
const sc_lv<30> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv30_CE3 = "110011100011";
const sc_lv<30> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv30_3FFFC7DE = "111111111111111100011111011110";
const sc_lv<30> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv30_3FFFCB93 = "111111111111111100101110010011";
const sc_lv<32> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv32_C = "1100";
const sc_lv<32> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv32_1D = "11101";
const sc_lv<12> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv12_0 = "000000000000";
const sc_lv<30> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv30_0 = "000000000000000000000000000000";
const sc_lv<5> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv5_0 = "00000";
const sc_lv<18> dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::ap_const_lv18_594C = "101100101001100";

dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_state1_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter1);

    SC_METHOD(thread_ap_return);
    sensitive << ( res_V_write_assign_fu_252_p2 );
    sensitive << ( ap_ce_reg );
    sensitive << ( ap_return_int_reg );

    SC_METHOD(thread_p_neg_fu_204_p2);
    sensitive << ( p_shl_fu_197_p3 );

    SC_METHOD(thread_p_shl1_cast_fu_217_p1);
    sensitive << ( p_shl1_fu_210_p3 );

    SC_METHOD(thread_p_shl1_fu_210_p3);
    sensitive << ( data_2_V_read_3_reg_258 );

    SC_METHOD(thread_p_shl_fu_197_p3);
    sensitive << ( data_2_V_read_3_reg_258 );

    SC_METHOD(thread_r_V_6_1_fu_80_p0);
    sensitive << ( data_1_V_read );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_r_V_6_1_fu_80_p2);
    sensitive << ( r_V_6_1_fu_80_p0 );

    SC_METHOD(thread_r_V_6_2_fu_221_p2);
    sensitive << ( p_neg_fu_204_p2 );
    sensitive << ( p_shl1_cast_fu_217_p1 );

    SC_METHOD(thread_r_V_6_3_fu_81_p0);
    sensitive << ( data_3_V_read );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_r_V_6_3_fu_81_p2);
    sensitive << ( r_V_6_3_fu_81_p0 );

    SC_METHOD(thread_r_V_6_fu_78_p0);
    sensitive << ( data_0_V_read );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_r_V_6_fu_78_p2);
    sensitive << ( r_V_6_fu_78_p0 );

    SC_METHOD(thread_res_V_write_assign_fu_252_p2);
    sensitive << ( tmp_fu_237_p2 );
    sensitive << ( tmp2_fu_246_p2 );

    SC_METHOD(thread_tmp2_fu_246_p2);
    sensitive << ( tmp_5_2_fu_227_p4 );
    sensitive << ( tmp3_fu_241_p2 );

    SC_METHOD(thread_tmp3_fu_241_p2);
    sensitive << ( tmp_5_3_reg_274 );

    SC_METHOD(thread_tmp_5_2_fu_227_p4);
    sensitive << ( r_V_6_2_fu_221_p2 );

    SC_METHOD(thread_tmp_fu_237_p2);
    sensitive << ( tmp_5_reg_264 );
    sensitive << ( tmp_5_1_reg_269 );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, data_0_V_read, "(port)data_0_V_read");
    sc_trace(mVcdFile, data_1_V_read, "(port)data_1_V_read");
    sc_trace(mVcdFile, data_2_V_read, "(port)data_2_V_read");
    sc_trace(mVcdFile, data_3_V_read, "(port)data_3_V_read");
    sc_trace(mVcdFile, ap_return, "(port)ap_return");
    sc_trace(mVcdFile, ap_ce, "(port)ap_ce");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, data_2_V_read_3_reg_258, "data_2_V_read_3_reg_258");
    sc_trace(mVcdFile, ap_block_state1_pp0_stage0_iter0, "ap_block_state1_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter1, "ap_block_state2_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, tmp_5_reg_264, "tmp_5_reg_264");
    sc_trace(mVcdFile, tmp_5_1_reg_269, "tmp_5_1_reg_269");
    sc_trace(mVcdFile, tmp_5_3_reg_274, "tmp_5_3_reg_274");
    sc_trace(mVcdFile, r_V_6_fu_78_p0, "r_V_6_fu_78_p0");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, r_V_6_1_fu_80_p0, "r_V_6_1_fu_80_p0");
    sc_trace(mVcdFile, r_V_6_3_fu_81_p0, "r_V_6_3_fu_81_p0");
    sc_trace(mVcdFile, r_V_6_fu_78_p2, "r_V_6_fu_78_p2");
    sc_trace(mVcdFile, r_V_6_1_fu_80_p2, "r_V_6_1_fu_80_p2");
    sc_trace(mVcdFile, r_V_6_3_fu_81_p2, "r_V_6_3_fu_81_p2");
    sc_trace(mVcdFile, p_shl_fu_197_p3, "p_shl_fu_197_p3");
    sc_trace(mVcdFile, p_shl1_fu_210_p3, "p_shl1_fu_210_p3");
    sc_trace(mVcdFile, p_neg_fu_204_p2, "p_neg_fu_204_p2");
    sc_trace(mVcdFile, p_shl1_cast_fu_217_p1, "p_shl1_cast_fu_217_p1");
    sc_trace(mVcdFile, r_V_6_2_fu_221_p2, "r_V_6_2_fu_221_p2");
    sc_trace(mVcdFile, tmp_5_2_fu_227_p4, "tmp_5_2_fu_227_p4");
    sc_trace(mVcdFile, tmp3_fu_241_p2, "tmp3_fu_241_p2");
    sc_trace(mVcdFile, tmp_fu_237_p2, "tmp_fu_237_p2");
    sc_trace(mVcdFile, tmp2_fu_246_p2, "tmp2_fu_246_p2");
    sc_trace(mVcdFile, res_V_write_assign_fu_252_p2, "res_V_write_assign_fu_252_p2");
    sc_trace(mVcdFile, ap_ce_reg, "ap_ce_reg");
    sc_trace(mVcdFile, ap_return_int_reg, "ap_return_int_reg");
#endif

    }
}

dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::~dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_clk_no_reset_() {
    ap_ce_reg = ap_ce.read();
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return_int_reg = res_V_write_assign_fu_252_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_const_logic_1))) {
        data_2_V_read_3_reg_258 = data_2_V_read.read();
        tmp_5_1_reg_269 = r_V_6_1_fu_80_p2.read().range(29, 12);
        tmp_5_3_reg_274 = r_V_6_3_fu_81_p2.read().range(29, 12);
        tmp_5_reg_264 = r_V_6_fu_78_p2.read().range(29, 12);
    }
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_block_state1_pp0_stage0_iter0() {
    ap_block_state1_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_block_state2_pp0_stage0_iter1() {
    ap_block_state2_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_ap_return() {
    if (esl_seteq<1,1,1>(ap_const_logic_0, ap_ce_reg.read())) {
        ap_return = ap_return_int_reg.read();
    } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_ce_reg.read())) {
        ap_return = res_V_write_assign_fu_252_p2.read();
    }
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_p_neg_fu_204_p2() {
    p_neg_fu_204_p2 = (!ap_const_lv30_0.is_01() || !p_shl_fu_197_p3.read().is_01())? sc_lv<30>(): (sc_biguint<30>(ap_const_lv30_0) - sc_biguint<30>(p_shl_fu_197_p3.read()));
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_p_shl1_cast_fu_217_p1() {
    p_shl1_cast_fu_217_p1 = esl_sext<30,23>(p_shl1_fu_210_p3.read());
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_p_shl1_fu_210_p3() {
    p_shl1_fu_210_p3 = esl_concat<18,5>(data_2_V_read_3_reg_258.read(), ap_const_lv5_0);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_p_shl_fu_197_p3() {
    p_shl_fu_197_p3 = esl_concat<18,12>(data_2_V_read_3_reg_258.read(), ap_const_lv12_0);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_1_fu_80_p0() {
    r_V_6_1_fu_80_p0 = data_1_V_read.read();
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_1_fu_80_p2() {
    r_V_6_1_fu_80_p2 = (!r_V_6_1_fu_80_p0.read().is_01() || !ap_const_lv30_3FFFC7DE.is_01())? sc_lv<30>(): sc_bigint<18>(r_V_6_1_fu_80_p0.read()) * sc_bigint<30>(ap_const_lv30_3FFFC7DE);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_2_fu_221_p2() {
    r_V_6_2_fu_221_p2 = (!p_neg_fu_204_p2.read().is_01() || !p_shl1_cast_fu_217_p1.read().is_01())? sc_lv<30>(): (sc_biguint<30>(p_neg_fu_204_p2.read()) - sc_bigint<30>(p_shl1_cast_fu_217_p1.read()));
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_3_fu_81_p0() {
    r_V_6_3_fu_81_p0 = data_3_V_read.read();
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_3_fu_81_p2() {
    r_V_6_3_fu_81_p2 = (!r_V_6_3_fu_81_p0.read().is_01() || !ap_const_lv30_3FFFCB93.is_01())? sc_lv<30>(): sc_bigint<18>(r_V_6_3_fu_81_p0.read()) * sc_bigint<30>(ap_const_lv30_3FFFCB93);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_fu_78_p0() {
    r_V_6_fu_78_p0 = data_0_V_read.read();
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_r_V_6_fu_78_p2() {
    r_V_6_fu_78_p2 = (!r_V_6_fu_78_p0.read().is_01() || !ap_const_lv30_CE3.is_01())? sc_lv<30>(): sc_bigint<18>(r_V_6_fu_78_p0.read()) * sc_biguint<30>(ap_const_lv30_CE3);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_res_V_write_assign_fu_252_p2() {
    res_V_write_assign_fu_252_p2 = (!tmp_fu_237_p2.read().is_01() || !tmp2_fu_246_p2.read().is_01())? sc_lv<18>(): (sc_biguint<18>(tmp_fu_237_p2.read()) + sc_biguint<18>(tmp2_fu_246_p2.read()));
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_tmp2_fu_246_p2() {
    tmp2_fu_246_p2 = (!tmp_5_2_fu_227_p4.read().is_01() || !tmp3_fu_241_p2.read().is_01())? sc_lv<18>(): (sc_biguint<18>(tmp_5_2_fu_227_p4.read()) + sc_biguint<18>(tmp3_fu_241_p2.read()));
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_tmp3_fu_241_p2() {
    tmp3_fu_241_p2 = (!tmp_5_3_reg_274.read().is_01() || !ap_const_lv18_594C.is_01())? sc_lv<18>(): (sc_biguint<18>(tmp_5_3_reg_274.read()) + sc_biguint<18>(ap_const_lv18_594C));
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_tmp_5_2_fu_227_p4() {
    tmp_5_2_fu_227_p4 = r_V_6_2_fu_221_p2.read().range(29, 12);
}

void dense_latency_ap_fixed_18_6_5_3_0_ap_fixed_18_6_5_3_0_config6_0_0::thread_tmp_fu_237_p2() {
    tmp_fu_237_p2 = (!tmp_5_1_reg_269.read().is_01() || !tmp_5_reg_264.read().is_01())? sc_lv<18>(): (sc_biguint<18>(tmp_5_1_reg_269.read()) + sc_biguint<18>(tmp_5_reg_264.read()));
}

}

