Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Oct 10 13:50:38 2023
| Host         : DESKTOP-7O22A40 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: cd/clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.201        0.000                      0                   63        0.263        0.000                      0                   63        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
myClock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myClock             4.201        0.000                      0                   63        0.263        0.000                      0                   63        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myClock
  To Clock:  myClock

Setup :            0  Failing Endpoints,  Worst Slack        4.201ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.349ns (44.294%)  route 2.954ns (55.706%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          1.001    10.445    cd/clear
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[28]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[28]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.349ns (44.294%)  route 2.954ns (55.706%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          1.001    10.445    cd/clear
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[29]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[29]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.303ns  (logic 2.349ns (44.294%)  route 2.954ns (55.706%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          1.001    10.445    cd/clear
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y70         FDRE                                         r  cd/cou_reg[30]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y70         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[30]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.349ns (44.424%)  route 2.939ns (55.576%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.985    10.430    cd/clear
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    cd/cou_reg[4]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.349ns (44.424%)  route 2.939ns (55.576%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.985    10.430    cd/clear
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[5]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    cd/cou_reg[5]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.349ns (44.424%)  route 2.939ns (55.576%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.985    10.430    cd/clear
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[6]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    cd/cou_reg[6]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 2.349ns (44.424%)  route 2.939ns (55.576%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.985    10.430    cd/clear
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.845    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[7]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y64         FDRE (Setup_fdre_C_R)       -0.429    14.653    cd/cou_reg[7]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 2.349ns (44.609%)  route 2.917ns (55.391%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.963    10.408    cd/clear
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[24]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[24]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 2.349ns (44.609%)  route 2.917ns (55.391%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.963    10.408    cd/clear
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[25]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[25]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 cd/cou_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myClock rise@10.000ns - myClock rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 2.349ns (44.609%)  route 2.917ns (55.391%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.621     5.142    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  cd/cou_reg[0]/Q
                         net (fo=3, routed)           0.550     6.147    cd/cou_reg[0]
    SLICE_X62Y63         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.727 r  cd/cou_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.727    cd/cou_reg[0]_i_7_n_0
    SLICE_X62Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.841 r  cd/cou_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.841    cd/cou_reg[0]_i_13_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.955 r  cd/cou_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.955    cd/cou_reg[0]_i_12_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.069 r  cd/cou_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.069    cd/cou_reg[0]_i_14_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.183 r  cd/cou_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.183    cd/cou_reg[0]_i_16_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.297 r  cd/cou_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.297    cd/cou_reg[0]_i_15_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.610 f  cd/cou_reg[0]_i_10/O[3]
                         net (fo=1, routed)           0.952     8.563    cd/p_0_in[28]
    SLICE_X64Y69         LUT6 (Prop_lut6_I0_O)        0.306     8.869 r  cd/cou[0]_i_3/O
                         net (fo=1, routed)           0.452     9.320    cd/cou[0]_i_3_n_0
    SLICE_X64Y66         LUT6 (Prop_lut6_I0_O)        0.124     9.444 r  cd/cou[0]_i_1/O
                         net (fo=32, routed)          0.963    10.408    cd/clear
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.498    14.839    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[26]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.647    cd/cou_reg[26]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                  4.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    cd/clock
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/cou_reg[15]/Q
                         net (fo=2, routed)           0.119     1.731    cd/cou_reg[15]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  cd/cou_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    cd/cou_reg[12]_i_1_n_4
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    cd/clock
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[15]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    cd/cou_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    cd/clock
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cd/cou_reg[23]/Q
                         net (fo=2, routed)           0.119     1.729    cd/cou_reg[23]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  cd/cou_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    cd/cou_reg[20]_i_1_n_4
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.982    cd/clock
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105     1.574    cd/cou_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/cou_reg[27]/Q
                         net (fo=2, routed)           0.119     1.728    cd/cou_reg[27]
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  cd/cou_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    cd/cou_reg[24]_i_1_n_4
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.981    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[27]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.105     1.573    cd/cou_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd/cou_reg[3]/Q
                         net (fo=2, routed)           0.119     1.732    cd/cou_reg[3]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cd/cou_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.840    cd/cou_reg[0]_i_2_n_4
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    cd/clock
    SLICE_X63Y63         FDRE                                         r  cd/cou_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.577    cd/cou_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd/cou_reg[7]/Q
                         net (fo=2, routed)           0.119     1.732    cd/cou_reg[7]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cd/cou_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    cd/cou_reg[4]_i_1_n_4
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.986    cd/clock
    SLICE_X63Y64         FDRE                                         r  cd/cou_reg[7]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.577    cd/cou_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    cd/clock
    SLICE_X63Y65         FDRE                                         r  cd/cou_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  cd/cou_reg[11]/Q
                         net (fo=2, routed)           0.119     1.732    cd/cou_reg[11]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  cd/cou_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.840    cd/cou_reg[8]_i_1_n_4
    SLICE_X63Y65         FDRE                                         r  cd/cou_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.857     1.985    cd/clock
    SLICE_X63Y65         FDRE                                         r  cd/cou_reg[11]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.577    cd/cou_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/cou_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.587     1.470    cd/clock
    SLICE_X63Y67         FDRE                                         r  cd/cou_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  cd/cou_reg[19]/Q
                         net (fo=2, routed)           0.119     1.730    cd/cou_reg[19]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  cd/cou_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    cd/cou_reg[16]_i_1_n_4
    SLICE_X63Y67         FDRE                                         r  cd/cou_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.855     1.983    cd/clock
    SLICE_X63Y67         FDRE                                         r  cd/cou_reg[19]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.575    cd/cou_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/cou_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.588     1.471    cd/clock
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  cd/cou_reg[14]/Q
                         net (fo=2, routed)           0.120     1.733    cd/cou_reg[14]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.844 r  cd/cou_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.844    cd/cou_reg[12]_i_1_n_5
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.856     1.984    cd/clock
    SLICE_X63Y66         FDRE                                         r  cd/cou_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.576    cd/cou_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/cou_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.586     1.469    cd/clock
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  cd/cou_reg[22]/Q
                         net (fo=2, routed)           0.120     1.731    cd/cou_reg[22]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  cd/cou_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    cd/cou_reg[20]_i_1_n_5
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.854     1.982    cd/clock
    SLICE_X63Y68         FDRE                                         r  cd/cou_reg[22]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105     1.574    cd/cou_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/cou_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cou_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by myClock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myClock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myClock rise@0.000ns - myClock rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.468    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  cd/cou_reg[26]/Q
                         net (fo=2, routed)           0.120     1.730    cd/cou_reg[26]
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  cd/cou_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    cd/cou_reg[24]_i_1_n_5
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock myClock rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.853     1.981    cd/clock
    SLICE_X63Y69         FDRE                                         r  cd/cou_reg[26]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.105     1.573    cd/cou_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myClock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y65   cd/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   cd/cou_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   cd/cou_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   cd/cou_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   cd/cou_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   cd/cou_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   cd/cou_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   cd/cou_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   cd/cou_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   cd/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   cd/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   cd/cou_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   cd/cou_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   cd/cou_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   cd/cou_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   cd/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y65   cd/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   cd/cou_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   cd/cou_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   cd/cou_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   cd/cou_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   cd/cou_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 4.170ns (63.102%)  route 2.439ns (36.898%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  led_reg[3]/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led_reg[3]/Q
                         net (fo=1, routed)           2.439     2.917    led_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.692     6.609 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.609    led[3]
    L1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.208ns  (logic 4.173ns (67.219%)  route 2.035ns (32.781%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  led_reg[0]/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  led_reg[0]/Q
                         net (fo=1, routed)           2.035     2.513    led_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.695     6.208 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.208    led[0]
    P3                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.971ns  (logic 4.025ns (67.416%)  route 1.946ns (32.584%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  led_reg[1]/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[1]/Q
                         net (fo=1, routed)           1.946     2.464    led_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.507     5.971 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.971    led[1]
    N3                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 4.033ns (68.323%)  route 1.870ns (31.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE                         0.000     0.000 r  led_reg[2]/C
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  led_reg[2]/Q
                         net (fo=1, routed)           1.870     2.388    led_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.515     5.903 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.903    led[2]
    P1                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l7_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            l7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.501ns  (logic 3.957ns (71.928%)  route 1.544ns (28.072%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  l7_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  l7_reg/Q
                         net (fo=2, routed)           1.544     2.000    l7_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501     5.501 r  l7_OBUF_inst/O
                         net (fo=0)                   0.000     5.501    l7
    V14                                                               r  l7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 0.718ns (36.504%)  route 1.249ns (63.496%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  state_reg[1]/Q
                         net (fo=8, routed)           0.673     1.092    state_reg[1]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299     1.391 r  state[3]_i_1/O
                         net (fo=4, routed)           0.576     1.967    state[3]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 0.718ns (36.504%)  route 1.249ns (63.496%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  state_reg[1]/Q
                         net (fo=8, routed)           0.673     1.092    state_reg[1]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299     1.391 r  state[3]_i_1/O
                         net (fo=4, routed)           0.576     1.967    state[3]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 0.718ns (36.504%)  route 1.249ns (63.496%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  state_reg[1]/Q
                         net (fo=8, routed)           0.673     1.092    state_reg[1]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299     1.391 r  state[3]_i_1/O
                         net (fo=4, routed)           0.576     1.967    state[3]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.967ns  (logic 0.718ns (36.504%)  route 1.249ns (63.496%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  state_reg[1]/Q
                         net (fo=8, routed)           0.673     1.092    state_reg[1]
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.299     1.391 r  state[3]_i_1/O
                         net (fo=4, routed)           0.576     1.967    state[3]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.833ns  (logic 0.746ns (40.704%)  route 1.087ns (59.296%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[1]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  state_reg[1]/Q
                         net (fo=8, routed)           1.087     1.506    state_reg[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.327     1.833 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    state[1]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[0]/Q
                         net (fo=9, routed)           0.144     0.285    state_reg[0]
    SLICE_X64Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.330 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.330    p_0_out[2]
    SLICE_X64Y67         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.189ns (56.805%)  route 0.144ns (43.195%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=9, routed)           0.144     0.285    state_reg[0]
    SLICE_X64Y67         LUT4 (Prop_lut4_I2_O)        0.048     0.333 r  led[3]_i_2/O
                         net (fo=1, routed)           0.000     0.333    p_0_out[3]
    SLICE_X64Y67         FDRE                                         r  led_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=9, routed)           0.148     0.289    state_reg[0]
    SLICE_X64Y67         LUT4 (Prop_lut4_I2_O)        0.045     0.334 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    p_0_out[1]
    SLICE_X64Y67         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.312%)  route 0.176ns (48.688%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=7, routed)           0.176     0.317    state_reg[2]
    SLICE_X65Y67         LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    state[2]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.190ns (51.844%)  route 0.176ns (48.156%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[2]/Q
                         net (fo=7, routed)           0.176     0.317    state_reg[2]
    SLICE_X65Y67         LUT4 (Prop_lut4_I2_O)        0.049     0.366 r  state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.366    state[3]_i_2_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l7_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            l7_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  l7_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  l7_reg/Q
                         net (fo=2, routed)           0.185     0.326    l7_OBUF
    SLICE_X0Y1           LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  l7_i_1/O
                         net (fo=1, routed)           0.000     0.371    l70
    SLICE_X0Y1           FDRE                                         r  l7_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.183ns (46.245%)  route 0.213ns (53.755%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=9, routed)           0.213     0.354    state_reg[0]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.042     0.396 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    state[1]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.650%)  route 0.213ns (53.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[0]/Q
                         net (fo=9, routed)           0.213     0.354    state_reg[0]
    SLICE_X65Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    state[0]_i_1_n_0
    SLICE_X65Y67         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.190ns (38.638%)  route 0.302ns (61.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[2]/Q
                         net (fo=7, routed)           0.182     0.323    state_reg[2]
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.049     0.372 r  led[3]_i_1/O
                         net (fo=4, routed)           0.119     0.492    led[3]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  led_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.190ns (38.638%)  route 0.302ns (61.362%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE                         0.000     0.000 r  state_reg[2]/C
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  state_reg[2]/Q
                         net (fo=7, routed)           0.182     0.323    state_reg[2]
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.049     0.372 r  led[3]_i_1/O
                         net (fo=4, routed)           0.119     0.492    led[3]_i_1_n_0
    SLICE_X64Y67         FDRE                                         r  led_reg[1]/CE
  -------------------------------------------------------------------    -------------------





