    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; SPI0_miso_m
SPI0_miso_m__0__DM__MASK EQU 0x38
SPI0_miso_m__0__DM__SHIFT EQU 3
SPI0_miso_m__0__DR EQU CYREG_PRT3_DR
SPI0_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI0_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI0_miso_m__0__HSIOM_SHIFT EQU 4
SPI0_miso_m__0__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_miso_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_miso_m__0__MASK EQU 0x02
SPI0_miso_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_miso_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_miso_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_miso_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_miso_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_miso_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_miso_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_miso_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_miso_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_miso_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_miso_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_miso_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_miso_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_miso_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_miso_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_miso_m__0__PC EQU CYREG_PRT3_PC
SPI0_miso_m__0__PC2 EQU CYREG_PRT3_PC2
SPI0_miso_m__0__PORT EQU 3
SPI0_miso_m__0__PS EQU CYREG_PRT3_PS
SPI0_miso_m__0__SHIFT EQU 1
SPI0_miso_m__DR EQU CYREG_PRT3_DR
SPI0_miso_m__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_miso_m__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_miso_m__MASK EQU 0x02
SPI0_miso_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_miso_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_miso_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_miso_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_miso_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_miso_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_miso_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_miso_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_miso_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_miso_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_miso_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_miso_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_miso_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_miso_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_miso_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_miso_m__PC EQU CYREG_PRT3_PC
SPI0_miso_m__PC2 EQU CYREG_PRT3_PC2
SPI0_miso_m__PORT EQU 3
SPI0_miso_m__PS EQU CYREG_PRT3_PS
SPI0_miso_m__SHIFT EQU 1

; SPI0_mosi_m
SPI0_mosi_m__0__DM__MASK EQU 0x07
SPI0_mosi_m__0__DM__SHIFT EQU 0
SPI0_mosi_m__0__DR EQU CYREG_PRT3_DR
SPI0_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI0_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI0_mosi_m__0__HSIOM_SHIFT EQU 0
SPI0_mosi_m__0__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_mosi_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_mosi_m__0__MASK EQU 0x01
SPI0_mosi_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPI0_mosi_m__0__OUT_SEL_SHIFT EQU 0
SPI0_mosi_m__0__OUT_SEL_VAL EQU -1
SPI0_mosi_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_mosi_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_mosi_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_mosi_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_mosi_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_mosi_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_mosi_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_mosi_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_mosi_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_mosi_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_mosi_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_mosi_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_mosi_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_mosi_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_mosi_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_mosi_m__0__PC EQU CYREG_PRT3_PC
SPI0_mosi_m__0__PC2 EQU CYREG_PRT3_PC2
SPI0_mosi_m__0__PORT EQU 3
SPI0_mosi_m__0__PS EQU CYREG_PRT3_PS
SPI0_mosi_m__0__SHIFT EQU 0
SPI0_mosi_m__DR EQU CYREG_PRT3_DR
SPI0_mosi_m__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_mosi_m__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_mosi_m__MASK EQU 0x01
SPI0_mosi_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_mosi_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_mosi_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_mosi_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_mosi_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_mosi_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_mosi_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_mosi_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_mosi_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_mosi_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_mosi_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_mosi_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_mosi_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_mosi_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_mosi_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_mosi_m__PC EQU CYREG_PRT3_PC
SPI0_mosi_m__PC2 EQU CYREG_PRT3_PC2
SPI0_mosi_m__PORT EQU 3
SPI0_mosi_m__PS EQU CYREG_PRT3_PS
SPI0_mosi_m__SHIFT EQU 0

; SPI0_SCBCLK
SPI0_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
SPI0_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_A00
SPI0_SCBCLK__ENABLE_MASK EQU 0x80000000
SPI0_SCBCLK__MASK EQU 0x80000000
SPI0_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_A00

; SPI0_sclk_m
SPI0_sclk_m__0__DM__MASK EQU 0x1C0000
SPI0_sclk_m__0__DM__SHIFT EQU 18
SPI0_sclk_m__0__DR EQU CYREG_PRT0_DR
SPI0_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI0_sclk_m__0__HSIOM_MASK EQU 0x0F000000
SPI0_sclk_m__0__HSIOM_SHIFT EQU 24
SPI0_sclk_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI0_sclk_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI0_sclk_m__0__MASK EQU 0x40
SPI0_sclk_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI0_sclk_m__0__OUT_SEL_SHIFT EQU 12
SPI0_sclk_m__0__OUT_SEL_VAL EQU -1
SPI0_sclk_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI0_sclk_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI0_sclk_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI0_sclk_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI0_sclk_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI0_sclk_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI0_sclk_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI0_sclk_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI0_sclk_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI0_sclk_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI0_sclk_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI0_sclk_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI0_sclk_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI0_sclk_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI0_sclk_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI0_sclk_m__0__PC EQU CYREG_PRT0_PC
SPI0_sclk_m__0__PC2 EQU CYREG_PRT0_PC2
SPI0_sclk_m__0__PORT EQU 0
SPI0_sclk_m__0__PS EQU CYREG_PRT0_PS
SPI0_sclk_m__0__SHIFT EQU 6
SPI0_sclk_m__DR EQU CYREG_PRT0_DR
SPI0_sclk_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI0_sclk_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI0_sclk_m__MASK EQU 0x40
SPI0_sclk_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI0_sclk_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI0_sclk_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI0_sclk_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI0_sclk_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI0_sclk_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI0_sclk_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI0_sclk_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI0_sclk_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI0_sclk_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI0_sclk_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI0_sclk_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI0_sclk_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI0_sclk_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI0_sclk_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI0_sclk_m__PC EQU CYREG_PRT0_PC
SPI0_sclk_m__PC2 EQU CYREG_PRT0_PC2
SPI0_sclk_m__PORT EQU 0
SPI0_sclk_m__PS EQU CYREG_PRT0_PS
SPI0_sclk_m__SHIFT EQU 6

; SPI0_ss0_m
SPI0_ss0_m__0__DM__MASK EQU 0xE00000
SPI0_ss0_m__0__DM__SHIFT EQU 21
SPI0_ss0_m__0__DR EQU CYREG_PRT0_DR
SPI0_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SPI0_ss0_m__0__HSIOM_MASK EQU 0xF0000000
SPI0_ss0_m__0__HSIOM_SHIFT EQU 28
SPI0_ss0_m__0__INTCFG EQU CYREG_PRT0_INTCFG
SPI0_ss0_m__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI0_ss0_m__0__MASK EQU 0x80
SPI0_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
SPI0_ss0_m__0__OUT_SEL_SHIFT EQU 14
SPI0_ss0_m__0__OUT_SEL_VAL EQU -1
SPI0_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI0_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI0_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI0_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI0_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI0_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI0_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI0_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI0_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI0_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI0_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI0_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI0_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI0_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI0_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI0_ss0_m__0__PC EQU CYREG_PRT0_PC
SPI0_ss0_m__0__PC2 EQU CYREG_PRT0_PC2
SPI0_ss0_m__0__PORT EQU 0
SPI0_ss0_m__0__PS EQU CYREG_PRT0_PS
SPI0_ss0_m__0__SHIFT EQU 7
SPI0_ss0_m__DR EQU CYREG_PRT0_DR
SPI0_ss0_m__INTCFG EQU CYREG_PRT0_INTCFG
SPI0_ss0_m__INTSTAT EQU CYREG_PRT0_INTSTAT
SPI0_ss0_m__MASK EQU 0x80
SPI0_ss0_m__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SPI0_ss0_m__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SPI0_ss0_m__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SPI0_ss0_m__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SPI0_ss0_m__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SPI0_ss0_m__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SPI0_ss0_m__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SPI0_ss0_m__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SPI0_ss0_m__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SPI0_ss0_m__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SPI0_ss0_m__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SPI0_ss0_m__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SPI0_ss0_m__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SPI0_ss0_m__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SPI0_ss0_m__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SPI0_ss0_m__PC EQU CYREG_PRT0_PC
SPI0_ss0_m__PC2 EQU CYREG_PRT0_PC2
SPI0_ss0_m__PORT EQU 0
SPI0_ss0_m__PS EQU CYREG_PRT0_PS
SPI0_ss0_m__SHIFT EQU 7

; SPI0_ss1_m
SPI0_ss1_m__0__DM__MASK EQU 0x7000
SPI0_ss1_m__0__DM__SHIFT EQU 12
SPI0_ss1_m__0__DR EQU CYREG_PRT3_DR
SPI0_ss1_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
SPI0_ss1_m__0__HSIOM_MASK EQU 0x000F0000
SPI0_ss1_m__0__HSIOM_SHIFT EQU 16
SPI0_ss1_m__0__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_ss1_m__0__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_ss1_m__0__MASK EQU 0x10
SPI0_ss1_m__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
SPI0_ss1_m__0__OUT_SEL_SHIFT EQU 8
SPI0_ss1_m__0__OUT_SEL_VAL EQU -1
SPI0_ss1_m__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_ss1_m__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_ss1_m__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_ss1_m__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_ss1_m__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_ss1_m__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_ss1_m__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_ss1_m__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_ss1_m__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_ss1_m__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_ss1_m__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_ss1_m__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_ss1_m__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_ss1_m__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_ss1_m__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_ss1_m__0__PC EQU CYREG_PRT3_PC
SPI0_ss1_m__0__PC2 EQU CYREG_PRT3_PC2
SPI0_ss1_m__0__PORT EQU 3
SPI0_ss1_m__0__PS EQU CYREG_PRT3_PS
SPI0_ss1_m__0__SHIFT EQU 4
SPI0_ss1_m__DR EQU CYREG_PRT3_DR
SPI0_ss1_m__INTCFG EQU CYREG_PRT3_INTCFG
SPI0_ss1_m__INTSTAT EQU CYREG_PRT3_INTSTAT
SPI0_ss1_m__MASK EQU 0x10
SPI0_ss1_m__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
SPI0_ss1_m__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
SPI0_ss1_m__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
SPI0_ss1_m__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
SPI0_ss1_m__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
SPI0_ss1_m__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
SPI0_ss1_m__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
SPI0_ss1_m__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
SPI0_ss1_m__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
SPI0_ss1_m__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
SPI0_ss1_m__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
SPI0_ss1_m__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
SPI0_ss1_m__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
SPI0_ss1_m__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
SPI0_ss1_m__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
SPI0_ss1_m__PC EQU CYREG_PRT3_PC
SPI0_ss1_m__PC2 EQU CYREG_PRT3_PC2
SPI0_ss1_m__PORT EQU 3
SPI0_ss1_m__PS EQU CYREG_PRT3_PS
SPI0_ss1_m__SHIFT EQU 4

; SPI0_SCB
SPI0_SCB__BIST_CONTROL EQU CYREG_SCB1_BIST_CONTROL
SPI0_SCB__BIST_DATA EQU CYREG_SCB1_BIST_DATA
SPI0_SCB__CTRL EQU CYREG_SCB1_CTRL
SPI0_SCB__EZ_DATA00 EQU CYREG_SCB1_EZ_DATA00
SPI0_SCB__EZ_DATA01 EQU CYREG_SCB1_EZ_DATA01
SPI0_SCB__EZ_DATA02 EQU CYREG_SCB1_EZ_DATA02
SPI0_SCB__EZ_DATA03 EQU CYREG_SCB1_EZ_DATA03
SPI0_SCB__EZ_DATA04 EQU CYREG_SCB1_EZ_DATA04
SPI0_SCB__EZ_DATA05 EQU CYREG_SCB1_EZ_DATA05
SPI0_SCB__EZ_DATA06 EQU CYREG_SCB1_EZ_DATA06
SPI0_SCB__EZ_DATA07 EQU CYREG_SCB1_EZ_DATA07
SPI0_SCB__EZ_DATA08 EQU CYREG_SCB1_EZ_DATA08
SPI0_SCB__EZ_DATA09 EQU CYREG_SCB1_EZ_DATA09
SPI0_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
SPI0_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
SPI0_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
SPI0_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
SPI0_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
SPI0_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
SPI0_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
SPI0_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
SPI0_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
SPI0_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
SPI0_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
SPI0_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
SPI0_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
SPI0_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
SPI0_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
SPI0_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
SPI0_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
SPI0_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
SPI0_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
SPI0_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
SPI0_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
SPI0_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
SPI0_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
SPI0_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
SPI0_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
SPI0_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
SPI0_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
SPI0_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
SPI0_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
SPI0_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
SPI0_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
SPI0_SCB__INTR_M EQU CYREG_SCB1_INTR_M
SPI0_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
SPI0_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
SPI0_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
SPI0_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
SPI0_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
SPI0_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
SPI0_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
SPI0_SCB__INTR_S EQU CYREG_SCB1_INTR_S
SPI0_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
SPI0_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
SPI0_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
SPI0_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
SPI0_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
SPI0_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
SPI0_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
SPI0_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
SPI0_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
SPI0_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
SPI0_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
SPI0_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
SPI0_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
SPI0_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
SPI0_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
SPI0_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
SPI0_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
SPI0_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
SPI0_SCB__STATUS EQU CYREG_SCB1_STATUS
SPI0_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
SPI0_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
SPI0_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
SPI0_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
SPI0_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
SPI0_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
SPI0_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
SPI0_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

; GREEN
GREEN__0__DM__MASK EQU 0x1C0
GREEN__0__DM__SHIFT EQU 6
GREEN__0__DR EQU CYREG_PRT0_DR
GREEN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GREEN__0__HSIOM_MASK EQU 0x00000F00
GREEN__0__HSIOM_SHIFT EQU 8
GREEN__0__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__0__MASK EQU 0x04
GREEN__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GREEN__0__OUT_SEL_SHIFT EQU 4
GREEN__0__OUT_SEL_VAL EQU 3
GREEN__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__0__PC EQU CYREG_PRT0_PC
GREEN__0__PC2 EQU CYREG_PRT0_PC2
GREEN__0__PORT EQU 0
GREEN__0__PS EQU CYREG_PRT0_PS
GREEN__0__SHIFT EQU 2
GREEN__DR EQU CYREG_PRT0_DR
GREEN__INTCFG EQU CYREG_PRT0_INTCFG
GREEN__INTSTAT EQU CYREG_PRT0_INTSTAT
GREEN__MASK EQU 0x04
GREEN__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GREEN__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GREEN__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GREEN__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GREEN__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GREEN__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GREEN__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GREEN__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GREEN__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GREEN__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GREEN__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GREEN__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GREEN__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GREEN__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GREEN__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GREEN__PC EQU CYREG_PRT0_PC
GREEN__PC2 EQU CYREG_PRT0_PC2
GREEN__PORT EQU 0
GREEN__PS EQU CYREG_PRT0_PS
GREEN__SHIFT EQU 2

; BLUE
BLUE__0__DM__MASK EQU 0xE00
BLUE__0__DM__SHIFT EQU 9
BLUE__0__DR EQU CYREG_PRT0_DR
BLUE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLUE__0__HSIOM_MASK EQU 0x0000F000
BLUE__0__HSIOM_SHIFT EQU 12
BLUE__0__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__0__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__0__MASK EQU 0x08
BLUE__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BLUE__0__OUT_SEL_SHIFT EQU 6
BLUE__0__OUT_SEL_VAL EQU 2
BLUE__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__0__PC EQU CYREG_PRT0_PC
BLUE__0__PC2 EQU CYREG_PRT0_PC2
BLUE__0__PORT EQU 0
BLUE__0__PS EQU CYREG_PRT0_PS
BLUE__0__SHIFT EQU 3
BLUE__DR EQU CYREG_PRT0_DR
BLUE__INTCFG EQU CYREG_PRT0_INTCFG
BLUE__INTSTAT EQU CYREG_PRT0_INTSTAT
BLUE__MASK EQU 0x08
BLUE__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLUE__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLUE__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLUE__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLUE__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLUE__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLUE__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLUE__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLUE__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLUE__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLUE__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLUE__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLUE__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLUE__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLUE__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLUE__PC EQU CYREG_PRT0_PC
BLUE__PC2 EQU CYREG_PRT0_PC2
BLUE__PORT EQU 0
BLUE__PS EQU CYREG_PRT0_PS
BLUE__SHIFT EQU 3

; LED0
LED0_SyncCtl_ControlReg__0__MASK EQU 0x01
LED0_SyncCtl_ControlReg__0__POS EQU 0
LED0_SyncCtl_ControlReg__1__MASK EQU 0x02
LED0_SyncCtl_ControlReg__1__POS EQU 1
LED0_SyncCtl_ControlReg__2__MASK EQU 0x04
LED0_SyncCtl_ControlReg__2__POS EQU 2
LED0_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED0_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_03
LED0_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED0_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_03
LED0_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_03
LED0_SyncCtl_ControlReg__MASK EQU 0x07
LED0_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED0_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_03
LED0_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED0_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
LED0_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A0_03
LED0_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A1_03
LED0_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
LED0_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D0_03
LED0_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D1_03
LED0_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
LED0_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
LED0_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F0_03
LED0_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F1_03
LED0_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03
LED0_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_03

; LED1
LED1_SyncCtl_ControlReg__0__MASK EQU 0x01
LED1_SyncCtl_ControlReg__0__POS EQU 0
LED1_SyncCtl_ControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LED1_SyncCtl_ControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LED1_SyncCtl_ControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LED1_SyncCtl_ControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
LED1_SyncCtl_ControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
LED1_SyncCtl_ControlReg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
LED1_SyncCtl_ControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LED1_SyncCtl_ControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
LED1_SyncCtl_ControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
LED1_SyncCtl_ControlReg__1__MASK EQU 0x02
LED1_SyncCtl_ControlReg__1__POS EQU 1
LED1_SyncCtl_ControlReg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LED1_SyncCtl_ControlReg__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
LED1_SyncCtl_ControlReg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LED1_SyncCtl_ControlReg__COUNT_REG EQU CYREG_UDB_W8_CTL_02
LED1_SyncCtl_ControlReg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
LED1_SyncCtl_ControlReg__MASK EQU 0x03
LED1_SyncCtl_ControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LED1_SyncCtl_ControlReg__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
LED1_SyncCtl_ControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LED1_sC8_PrISMdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
LED1_sC8_PrISMdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
LED1_sC8_PrISMdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
LED1_sC8_PrISMdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
LED1_sC8_PrISMdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
LED1_sC8_PrISMdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
LED1_sC8_PrISMdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
LED1_sC8_PrISMdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
LED1_sC8_PrISMdp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
LED1_sC8_PrISMdp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
LED1_sC8_PrISMdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
LED1_sC8_PrISMdp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
LED1_sC8_PrISMdp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
LED1_sC8_PrISMdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
LED1_sC8_PrISMdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
LED1_sC8_PrISMdp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
LED1_sC8_PrISMdp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
LED1_sC8_PrISMdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
LED1_sC8_PrISMdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02

; SDCS
SDCS__0__DM__MASK EQU 0x07
SDCS__0__DM__SHIFT EQU 0
SDCS__0__DR EQU CYREG_PRT0_DR
SDCS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
SDCS__0__HSIOM_MASK EQU 0x0000000F
SDCS__0__HSIOM_SHIFT EQU 0
SDCS__0__INTCFG EQU CYREG_PRT0_INTCFG
SDCS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
SDCS__0__MASK EQU 0x01
SDCS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDCS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDCS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDCS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDCS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDCS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDCS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDCS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDCS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDCS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDCS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDCS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDCS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDCS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDCS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDCS__0__PC EQU CYREG_PRT0_PC
SDCS__0__PC2 EQU CYREG_PRT0_PC2
SDCS__0__PORT EQU 0
SDCS__0__PS EQU CYREG_PRT0_PS
SDCS__0__SHIFT EQU 0
SDCS__DR EQU CYREG_PRT0_DR
SDCS__INTCFG EQU CYREG_PRT0_INTCFG
SDCS__INTSTAT EQU CYREG_PRT0_INTSTAT
SDCS__MASK EQU 0x01
SDCS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
SDCS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
SDCS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
SDCS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
SDCS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
SDCS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
SDCS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
SDCS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
SDCS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
SDCS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
SDCS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
SDCS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
SDCS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
SDCS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
SDCS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
SDCS__PC EQU CYREG_PRT0_PC
SDCS__PC2 EQU CYREG_PRT0_PC2
SDCS__PORT EQU 0
SDCS__PS EQU CYREG_PRT0_PS
SDCS__SHIFT EQU 0

; RED
RED__0__DM__MASK EQU 0x1C0000
RED__0__DM__SHIFT EQU 18
RED__0__DR EQU CYREG_PRT1_DR
RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
RED__0__HSIOM_MASK EQU 0x0F000000
RED__0__HSIOM_SHIFT EQU 24
RED__0__INTCFG EQU CYREG_PRT1_INTCFG
RED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__0__MASK EQU 0x40
RED__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
RED__0__OUT_SEL_SHIFT EQU 12
RED__0__OUT_SEL_VAL EQU 2
RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__0__PC EQU CYREG_PRT1_PC
RED__0__PC2 EQU CYREG_PRT1_PC2
RED__0__PORT EQU 1
RED__0__PS EQU CYREG_PRT1_PS
RED__0__SHIFT EQU 6
RED__DR EQU CYREG_PRT1_DR
RED__INTCFG EQU CYREG_PRT1_INTCFG
RED__INTSTAT EQU CYREG_PRT1_INTSTAT
RED__MASK EQU 0x40
RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
RED__PC EQU CYREG_PRT1_PC
RED__PC2 EQU CYREG_PRT1_PC2
RED__PORT EQU 1
RED__PS EQU CYREG_PRT1_PS
RED__SHIFT EQU 6

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
