MATLAB CORDIC SIMULATED OUTPUT
in: 0.0 	 out: 1.00000095367431640625
in: 0.1 	 out: 0.99500274658203125000
in: 0.2 	 out: 0.98006725311279296875
in: 0.3 	 out: 0.95533657073974609375
in: 0.4 	 out: 0.92105865478515625000
in: 0.5 	 out: 0.87757778167724609375
in: 0.6 	 out: 0.82532501220703125000
in: 0.7 	 out: 0.76482963562011718750
in: 0.8 	 out: 0.69670677185058593750
in: 0.9 	 out: 0.62161064147949218750
in: 1.0 	 out: 0.54029560089111328125

VERILOG CORDIC OUTPUT FOR ALL DESIGN VARIANTS
0.0:    3f7ffff0         0.99999904632568359375
0.1:    3f7eb860         0.9950008392333984375
0.2:    3f7ae590         0.98006534576416015625
0.3:    3f7490d0         0.95533466339111328125
0.4:    3f6bca80         0.92105865478515625
0.5:    3f60a8f0         0.87757778167724609375
0.6:    3f534880         0.82532501220703125     
0.7:    3f43cbe0         0.7648296356201171875   
0.8:    3f325b50         0.69670581817626953125  
0.9:    3f1f21d0         0.62160968780517578125
1.0:    3f0a50b0         0.54029369354248046875