Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Mar 29 00:08:08 2020
| Host         : Nelson running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file EggsD_timing_summary_routed.rpt -rpx EggsD_timing_summary_routed.rpx
| Design       : EggsD
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 25 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: clk10HZ/clk_out_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: clk1HZ/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: countDownTime/min_reg[0]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[0]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[1]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[2]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[3]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[4]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: countDownTime/sec_reg[5]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q1_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_min/Q2_bar_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q1_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: incrementTime/debounce_sec/Q2_bar_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[0]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[1]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[2]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[3]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[3]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: incrementTime/min_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: incrementTime/min_reg[5]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[0]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[1]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[2]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[3]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[4]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: incrementTime/sec_reg[5]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_min_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: set_sec_reg[5]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[0]/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 216 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 103 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    192.162        0.000                      0                  179        0.080        0.000                      0                  179        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        192.162        0.000                      0                  179        0.398        0.000                      0                  179       13.360        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      192.190        0.000                      0                  179        0.398        0.000                      0                  179       13.360        0.000                       0                   105  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        192.162        0.000                      0                  179        0.080        0.000                      0                  179  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      192.162        0.000                      0                  179        0.080        0.000                      0                  179  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.162ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.201ns (29.383%)  route 5.290ns (70.617%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.586 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.586    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                192.162    

Slack (MET) :             192.170ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 2.193ns (29.308%)  route 5.290ns (70.692%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.578 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.578    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                192.170    

Slack (MET) :             192.246ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.117ns (28.582%)  route 5.290ns (71.418%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.502 r  clk10HZ/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.502    clk10HZ/counter_reg[28]_i_1__0_n_5
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                192.246    

Slack (MET) :             192.266ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.097ns (28.389%)  route 5.290ns (71.611%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.482 r  clk10HZ/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.482    clk10HZ/counter_reg[28]_i_1__0_n_7
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                192.266    

Slack (MET) :             192.280ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.084ns (28.263%)  route 5.290ns (71.737%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.469 r  clk10HZ/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.469    clk10HZ/counter_reg[24]_i_1__0_n_6
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                192.280    

Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.076ns (28.185%)  route 5.290ns (71.815%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.461 r  clk10HZ/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.461    clk10HZ/counter_reg[24]_i_1__0_n_4
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.326ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.520ns (34.606%)  route 4.762ns (65.394%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.376    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                192.326    

Slack (MET) :             192.347ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.499ns (34.417%)  route 4.762ns (65.583%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.355 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.355    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                192.347    

Slack (MET) :             192.364ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.000ns (27.436%)  route 5.290ns (72.564%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.385 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.385    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                192.364    

Slack (MET) :             192.384ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.980ns (27.237%)  route 5.290ns (72.763%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.365 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.365    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                192.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 incrementTime/debounce_min/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/debounce_min/Q2_bar_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.585%)  route 0.368ns (66.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.593    incrementTime/debounce_min/CLK
    SLICE_X37Y97         FDCE                                         r  incrementTime/debounce_min/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  incrementTime/debounce_min/Q1_reg/Q
                         net (fo=3, routed)           0.368    -0.084    incrementTime/debounce_min/Q1
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.039 r  incrementTime/debounce_min/Q2_bar_i_1__0/O
                         net (fo=1, routed)           0.000    -0.039    incrementTime/debounce_min/Q2_bar_i_1__0_n_0
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.841    -0.832    incrementTime/debounce_min/CLK
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X38Y97         FDPE (Hold_fdpe_C_D)         0.120    -0.437    incrementTime/debounce_min/Q2_bar_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk1HZ/clk_out1
    SLICE_X40Y98         FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.593     0.139    clk1HZ/CLK1HZ
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.184 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000     0.184    TimerOn0
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.835    -0.838    CLK5MHZ
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.091    -0.238    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.373ns (43.730%)  route 0.480ns (56.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.256 r  clk10HZ/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.256    clk10HZ/counter_reg[16]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.198    clk10HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.386ns (44.575%)  route 0.480ns (55.425%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.269 r  clk10HZ/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.269    clk10HZ/counter_reg[16]_i_1__0_n_5
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.198    clk10HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.509ns (60.545%)  route 0.332ns (39.455%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.242 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.242    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.251ns (43.482%)  route 0.326ns (56.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           0.326    -0.131    clk1HZ/counter_reg[5]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    clk1HZ/counter[4]_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.021 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.251ns (43.390%)  route 0.327ns (56.610%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.327    -0.130    clk1HZ/counter_reg[1]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.085    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.020 r  clk1HZ/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter_reg[0]_i_2_n_6
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 segMGMT/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.707%)  route 0.420ns (69.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    segMGMT/clk_out1
    SLICE_X41Y102        FDRE                                         r  segMGMT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  segMGMT/counter_reg[0]/Q
                         net (fo=34, routed)          0.420    -0.040    segMGMT/counter[0]
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.005 r  segMGMT/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.005    segMGMT/seg[6]_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    segMGMT/clk_out1
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.092    -0.473    segMGMT/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.520ns (61.055%)  route 0.332ns (38.945%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.253 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.253    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.256ns (43.611%)  route 0.331ns (56.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X40Y100    TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     clk10HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y96     clk10HZ/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y101    clk10HZ/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y101    clk10HZ/counter_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y100    TimerOn_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y102    clk10HZ/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y102    clk10HZ/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y100    TimerOn_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     clk10HZ/clk_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     clk10HZ/clk_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y96     clk10HZ/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y96     clk10HZ/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.190ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.201ns (29.383%)  route 5.290ns (70.617%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.586 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.586    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.289   198.667    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.776    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                192.190    

Slack (MET) :             192.198ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 2.193ns (29.308%)  route 5.290ns (70.692%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.578 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.578    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.289   198.667    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.776    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                192.198    

Slack (MET) :             192.274ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.117ns (28.582%)  route 5.290ns (71.418%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.502 r  clk10HZ/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.502    clk10HZ/counter_reg[28]_i_1__0_n_5
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.289   198.667    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.776    clk10HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                192.274    

Slack (MET) :             192.294ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.097ns (28.389%)  route 5.290ns (71.611%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.482 r  clk10HZ/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.482    clk10HZ/counter_reg[28]_i_1__0_n_7
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.289   198.667    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.776    clk10HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.776    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                192.294    

Slack (MET) :             192.308ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.084ns (28.263%)  route 5.290ns (71.737%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.469 r  clk10HZ/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.469    clk10HZ/counter_reg[24]_i_1__0_n_6
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.777    clk10HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.777    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                192.308    

Slack (MET) :             192.316ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.076ns (28.185%)  route 5.290ns (71.815%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.461 r  clk10HZ/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.461    clk10HZ/counter_reg[24]_i_1__0_n_4
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.777    clk10HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.777    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                192.316    

Slack (MET) :             192.354ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.520ns (34.606%)  route 4.762ns (65.394%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.376    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.730    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.730    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                192.354    

Slack (MET) :             192.375ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.499ns (34.417%)  route 4.762ns (65.583%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.355 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.355    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.730    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.730    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                192.375    

Slack (MET) :             192.392ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.000ns (27.436%)  route 5.290ns (72.564%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.385 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.385    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.777    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.777    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                192.392    

Slack (MET) :             192.412ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.980ns (27.237%)  route 5.290ns (72.763%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.365 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.365    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.289   198.668    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.777    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.777    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                192.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 incrementTime/debounce_min/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/debounce_min/Q2_bar_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.585%)  route 0.368ns (66.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.593    incrementTime/debounce_min/CLK
    SLICE_X37Y97         FDCE                                         r  incrementTime/debounce_min/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  incrementTime/debounce_min/Q1_reg/Q
                         net (fo=3, routed)           0.368    -0.084    incrementTime/debounce_min/Q1
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.039 r  incrementTime/debounce_min/Q2_bar_i_1__0/O
                         net (fo=1, routed)           0.000    -0.039    incrementTime/debounce_min/Q2_bar_i_1__0_n_0
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.841    -0.832    incrementTime/debounce_min/CLK
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/C
                         clock pessimism              0.275    -0.557    
    SLICE_X38Y97         FDPE (Hold_fdpe_C_D)         0.120    -0.437    incrementTime/debounce_min/Q2_bar_reg
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk1HZ/clk_out1
    SLICE_X40Y98         FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.593     0.139    clk1HZ/CLK1HZ
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.184 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000     0.184    TimerOn0
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.835    -0.838    CLK5MHZ
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.509    -0.329    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.091    -0.238    TimerOn_reg
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.373ns (43.730%)  route 0.480ns (56.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.256 r  clk10HZ/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.256    clk10HZ/counter_reg[16]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.198    clk10HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.386ns (44.575%)  route 0.480ns (55.425%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.269 r  clk10HZ/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.269    clk10HZ/counter_reg[16]_i_1__0_n_5
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134    -0.198    clk10HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.509ns (60.545%)  route 0.332ns (39.455%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.242 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.242    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.251ns (43.482%)  route 0.326ns (56.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           0.326    -0.131    clk1HZ/counter_reg[5]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    clk1HZ/counter[4]_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.021 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.251ns (43.390%)  route 0.327ns (56.610%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.327    -0.130    clk1HZ/counter_reg[1]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.085    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.020 r  clk1HZ/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter_reg[0]_i_2_n_6
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 segMGMT/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.707%)  route 0.420ns (69.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    segMGMT/clk_out1
    SLICE_X41Y102        FDRE                                         r  segMGMT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  segMGMT/counter_reg[0]/Q
                         net (fo=34, routed)          0.420    -0.040    segMGMT/counter[0]
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.005 r  segMGMT/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.005    segMGMT/seg[6]_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    segMGMT/clk_out1
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/C
                         clock pessimism              0.275    -0.565    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.092    -0.473    segMGMT/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.520ns (61.055%)  route 0.332ns (38.945%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.253 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.253    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105    -0.227    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.256ns (43.611%)  route 0.331ns (56.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105    -0.493    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk5MHZ/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X40Y100    TimerOn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X49Y96     clk10HZ/clk_out_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y100    clk10HZ/counter_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y96     clk10HZ/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y101    clk10HZ/counter_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X46Y101    clk10HZ/counter_reg[21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y100    TimerOn_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y102    clk10HZ/counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y102    clk10HZ/counter_reg[25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X40Y100    TimerOn_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     clk10HZ/clk_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X49Y96     clk10HZ/clk_out_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y100    clk10HZ/counter_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y96     clk10HZ/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y96     clk10HZ/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X46Y101    clk10HZ/counter_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clk5MHZ/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk5MHZ/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      192.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.162ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.201ns (29.383%)  route 5.290ns (70.617%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.586 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.586    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                192.162    

Slack (MET) :             192.170ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 2.193ns (29.308%)  route 5.290ns (70.692%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.578 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.578    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                192.170    

Slack (MET) :             192.246ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.117ns (28.582%)  route 5.290ns (71.418%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.502 r  clk10HZ/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.502    clk10HZ/counter_reg[28]_i_1__0_n_5
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                192.246    

Slack (MET) :             192.266ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.097ns (28.389%)  route 5.290ns (71.611%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.482 r  clk10HZ/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.482    clk10HZ/counter_reg[28]_i_1__0_n_7
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                192.266    

Slack (MET) :             192.280ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.084ns (28.263%)  route 5.290ns (71.737%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.469 r  clk10HZ/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.469    clk10HZ/counter_reg[24]_i_1__0_n_6
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                192.280    

Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.076ns (28.185%)  route 5.290ns (71.815%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.461 r  clk10HZ/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.461    clk10HZ/counter_reg[24]_i_1__0_n_4
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.326ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.520ns (34.606%)  route 4.762ns (65.394%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.376    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                192.326    

Slack (MET) :             192.347ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.499ns (34.417%)  route 4.762ns (65.583%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.355 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.355    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                192.347    

Slack (MET) :             192.364ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.000ns (27.436%)  route 5.290ns (72.564%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.385 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.385    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                192.364    

Slack (MET) :             192.384ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.980ns (27.237%)  route 5.290ns (72.763%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.365 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.365    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                192.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 incrementTime/debounce_min/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/debounce_min/Q2_bar_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.585%)  route 0.368ns (66.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.593    incrementTime/debounce_min/CLK
    SLICE_X37Y97         FDCE                                         r  incrementTime/debounce_min/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  incrementTime/debounce_min/Q1_reg/Q
                         net (fo=3, routed)           0.368    -0.084    incrementTime/debounce_min/Q1
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.039 r  incrementTime/debounce_min/Q2_bar_i_1__0/O
                         net (fo=1, routed)           0.000    -0.039    incrementTime/debounce_min/Q2_bar_i_1__0_n_0
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.841    -0.832    incrementTime/debounce_min/CLK
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X38Y97         FDPE (Hold_fdpe_C_D)         0.120    -0.120    incrementTime/debounce_min/Q2_bar_reg
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk1HZ/clk_out1
    SLICE_X40Y98         FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.593     0.139    clk1HZ/CLK1HZ
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.184 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000     0.184    TimerOn0
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.835    -0.838    CLK5MHZ
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.318    -0.012    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.091     0.079    TimerOn_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.373ns (43.730%)  route 0.480ns (56.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.256 r  clk10HZ/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.256    clk10HZ/counter_reg[16]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     0.119    clk10HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.386ns (44.575%)  route 0.480ns (55.425%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.269 r  clk10HZ/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.269    clk10HZ/counter_reg[16]_i_1__0_n_5
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     0.119    clk10HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.509ns (60.545%)  route 0.332ns (39.455%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.242 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.242    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     0.090    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.251ns (43.482%)  route 0.326ns (56.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           0.326    -0.131    clk1HZ/counter_reg[5]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    clk1HZ/counter[4]_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.021 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.251ns (43.390%)  route 0.327ns (56.610%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.327    -0.130    clk1HZ/counter_reg[1]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.085    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.020 r  clk1HZ/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter_reg[0]_i_2_n_6
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 segMGMT/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.707%)  route 0.420ns (69.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    segMGMT/clk_out1
    SLICE_X41Y102        FDRE                                         r  segMGMT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  segMGMT/counter_reg[0]/Q
                         net (fo=34, routed)          0.420    -0.040    segMGMT/counter[0]
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.005 r  segMGMT/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.005    segMGMT/seg[6]_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    segMGMT/clk_out1
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.092    -0.155    segMGMT/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.520ns (61.055%)  route 0.332ns (38.945%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.253 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.253    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     0.090    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.256ns (43.611%)  route 0.331ns (56.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      192.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             192.162ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.491ns  (logic 2.201ns (29.383%)  route 5.290ns (70.617%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.586 r  clk10HZ/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.586    clk10HZ/counter_reg[28]_i_1__0_n_6
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.586    
  -------------------------------------------------------------------
                         slack                                192.162    

Slack (MET) :             192.170ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 2.193ns (29.308%)  route 5.290ns (70.692%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.578 r  clk10HZ/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.578    clk10HZ/counter_reg[28]_i_1__0_n_4
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.578    
  -------------------------------------------------------------------
                         slack                                192.170    

Slack (MET) :             192.246ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.407ns  (logic 2.117ns (28.582%)  route 5.290ns (71.418%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.502 r  clk10HZ/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.502    clk10HZ/counter_reg[28]_i_1__0_n_5
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[30]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.502    
  -------------------------------------------------------------------
                         slack                                192.246    

Slack (MET) :             192.266ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.387ns  (logic 2.097ns (28.389%)  route 5.290ns (71.611%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 198.476 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.263 r  clk10HZ/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.263    clk10HZ/counter_reg[24]_i_1__0_n_0
    SLICE_X46Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.482 r  clk10HZ/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.482    clk10HZ/counter_reg[28]_i_1__0_n_7
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.497   198.476    clk10HZ/clk_out1
    SLICE_X46Y103        FDCE                                         r  clk10HZ/counter_reg[28]/C
                         clock pessimism              0.480   198.957    
                         clock uncertainty           -0.318   198.639    
    SLICE_X46Y103        FDCE (Setup_fdce_C_D)        0.109   198.748    clk10HZ/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.748    
                         arrival time                          -6.482    
  -------------------------------------------------------------------
                         slack                                192.266    

Slack (MET) :             192.280ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 2.084ns (28.263%)  route 5.290ns (71.737%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.469 r  clk10HZ/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     6.469    clk10HZ/counter_reg[24]_i_1__0_n_6
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[25]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.469    
  -------------------------------------------------------------------
                         slack                                192.280    

Slack (MET) :             192.288ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.076ns (28.185%)  route 5.290ns (71.815%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.461 r  clk10HZ/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     6.461    clk10HZ/counter_reg[24]_i_1__0_n_4
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[27]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                192.288    

Slack (MET) :             192.326ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.520ns (34.606%)  route 4.762ns (65.394%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.376 r  clk1HZ/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.376    clk1HZ/counter_reg[28]_i_1_n_6
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[29]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                192.326    

Slack (MET) :             192.347ns  (required time - arrival time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 2.499ns (34.417%)  route 4.762ns (65.583%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.634    -0.906    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.456    -0.450 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           1.546     1.097    clk1HZ/counter_reg[5]
    SLICE_X46Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.221 r  clk1HZ/clk_out_i_8/O
                         net (fo=1, routed)           0.663     1.884    clk1HZ/clk_out_i_8_n_0
    SLICE_X46Y95         LUT6 (Prop_lut6_I4_O)        0.124     2.008 r  clk1HZ/clk_out_i_5/O
                         net (fo=1, routed)           0.793     2.801    clk1HZ/clk_out_i_5_n_0
    SLICE_X48Y98         LUT6 (Prop_lut6_I3_O)        0.124     2.925 f  clk1HZ/clk_out_i_2/O
                         net (fo=24, routed)          1.759     4.684    clk1HZ/clk_out_i_2_n_0
    SLICE_X47Y94         LUT2 (Prop_lut2_I1_O)        0.124     4.808 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     4.808    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.358 r  clk1HZ/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.358    clk1HZ/counter_reg[0]_i_2_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.472 r  clk1HZ/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.472    clk1HZ/counter_reg[4]_i_1_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.586 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.586    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.700 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.700    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.814 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.814    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.928 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.928    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.042 r  clk1HZ/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.042    clk1HZ/counter_reg[24]_i_1_n_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.355 r  clk1HZ/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.355    clk1HZ/counter_reg[28]_i_1_n_4
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk1HZ/clk_out1
    SLICE_X47Y101        FDCE                                         r  clk1HZ/counter_reg[31]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X47Y101        FDCE (Setup_fdce_C_D)        0.062   198.702    clk1HZ/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.702    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                192.347    

Slack (MET) :             192.364ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.290ns  (logic 2.000ns (27.436%)  route 5.290ns (72.564%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.385 r  clk10HZ/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     6.385    clk10HZ/counter_reg[24]_i_1__0_n_5
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[26]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.385    
  -------------------------------------------------------------------
                         slack                                192.364    

Slack (MET) :             192.384ns  (required time - arrival time)
  Source:                 clk10HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 1.980ns (27.237%)  route 5.290ns (72.763%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 198.477 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.635    -0.905    clk10HZ/clk_out1
    SLICE_X46Y98         FDCE                                         r  clk10HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDCE (Prop_fdce_C_Q)         0.518    -0.387 r  clk10HZ/counter_reg[8]/Q
                         net (fo=2, routed)           1.249     0.862    clk10HZ/counter_reg[8]
    SLICE_X48Y98         LUT4 (Prop_lut4_I0_O)        0.124     0.986 f  clk10HZ/clk_out_i_7__0/O
                         net (fo=1, routed)           0.797     1.783    clk10HZ/clk_out_i_7__0_n_0
    SLICE_X48Y97         LUT5 (Prop_lut5_I0_O)        0.124     1.907 f  clk10HZ/clk_out_i_3__0/O
                         net (fo=1, routed)           0.778     2.686    clk10HZ/clk_out_i_3__0_n_0
    SLICE_X48Y100        LUT6 (Prop_lut6_I1_O)        0.124     2.810 f  clk10HZ/clk_out_i_2__0/O
                         net (fo=20, routed)          2.464     5.274    clk10HZ/clk_out_i_2__0_n_0
    SLICE_X46Y99         LUT2 (Prop_lut2_I1_O)        0.124     5.398 r  clk10HZ/counter[12]_i_5__0/O
                         net (fo=1, routed)           0.000     5.398    clk10HZ/counter[12]_i_5__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.911 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     5.912    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.029 r  clk10HZ/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.029    clk10HZ/counter_reg[16]_i_1__0_n_0
    SLICE_X46Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  clk10HZ/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.146    clk10HZ/counter_reg[20]_i_1__0_n_0
    SLICE_X46Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.365 r  clk10HZ/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     6.365    clk10HZ/counter_reg[24]_i_1__0_n_7
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         1.498   198.477    clk10HZ/clk_out1
    SLICE_X46Y102        FDCE                                         r  clk10HZ/counter_reg[24]/C
                         clock pessimism              0.480   198.958    
                         clock uncertainty           -0.318   198.640    
    SLICE_X46Y102        FDCE (Setup_fdce_C_D)        0.109   198.749    clk10HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.749    
                         arrival time                          -6.365    
  -------------------------------------------------------------------
                         slack                                192.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 incrementTime/debounce_min/Q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            incrementTime/debounce_min/Q2_bar_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.186ns (33.585%)  route 0.368ns (66.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.571    -0.593    incrementTime/debounce_min/CLK
    SLICE_X37Y97         FDCE                                         r  incrementTime/debounce_min/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141    -0.452 f  incrementTime/debounce_min/Q1_reg/Q
                         net (fo=3, routed)           0.368    -0.084    incrementTime/debounce_min/Q1
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.039 r  incrementTime/debounce_min/Q2_bar_i_1__0/O
                         net (fo=1, routed)           0.000    -0.039    incrementTime/debounce_min/Q2_bar_i_1__0_n_0
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.841    -0.832    incrementTime/debounce_min/CLK
    SLICE_X38Y97         FDPE                                         r  incrementTime/debounce_min/Q2_bar_reg/C
                         clock pessimism              0.275    -0.557    
                         clock uncertainty            0.318    -0.240    
    SLICE_X38Y97         FDPE (Hold_fdpe_C_D)         0.120    -0.120    incrementTime/debounce_min/Q2_bar_reg
  -------------------------------------------------------------------
                         required time                          0.120    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 clk1HZ/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            TimerOn_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.186ns (23.866%)  route 0.593ns (76.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.569    -0.595    clk1HZ/clk_out1
    SLICE_X40Y98         FDCE                                         r  clk1HZ/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  clk1HZ/clk_out_reg/Q
                         net (fo=28, routed)          0.593     0.139    clk1HZ/CLK1HZ
    SLICE_X40Y100        LUT2 (Prop_lut2_I0_O)        0.045     0.184 r  clk1HZ/TimerOn_i_1/O
                         net (fo=1, routed)           0.000     0.184    TimerOn0
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.835    -0.838    CLK5MHZ
    SLICE_X40Y100        FDRE                                         r  TimerOn_reg/C
                         clock pessimism              0.509    -0.329    
                         clock uncertainty            0.318    -0.012    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.091     0.079    TimerOn_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.373ns (43.730%)  route 0.480ns (56.270%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     0.256 r  clk10HZ/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.256    clk10HZ/counter_reg[16]_i_1__0_n_7
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[16]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     0.119    clk10HZ/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk10HZ/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk10HZ/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.386ns (44.575%)  route 0.480ns (55.425%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.567    -0.597    clk10HZ/clk_out1
    SLICE_X46Y99         FDCE                                         r  clk10HZ/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  clk10HZ/counter_reg[14]/Q
                         net (fo=2, routed)           0.479     0.046    clk10HZ/counter_reg[14]
    SLICE_X46Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.091 r  clk10HZ/counter[12]_i_3__0/O
                         net (fo=1, routed)           0.000     0.091    clk10HZ/counter[12]_i_3__0_n_0
    SLICE_X46Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111     0.202 r  clk10HZ/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.203    clk10HZ/counter_reg[12]_i_1__0_n_0
    SLICE_X46Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     0.269 r  clk10HZ/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.269    clk10HZ/counter_reg[16]_i_1__0_n_5
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk10HZ/clk_out1
    SLICE_X46Y100        FDCE                                         r  clk10HZ/counter_reg[18]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X46Y100        FDCE (Hold_fdce_C_D)         0.134     0.119    clk10HZ/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.509ns (60.545%)  route 0.332ns (39.455%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.242 r  clk1HZ/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.242    clk1HZ/counter_reg[24]_i_1_n_7
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     0.090    clk1HZ/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.251ns (43.482%)  route 0.326ns (56.518%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[5]/Q
                         net (fo=2, routed)           0.326    -0.131    clk1HZ/counter_reg[5]
    SLICE_X47Y95         LUT2 (Prop_lut2_I0_O)        0.045    -0.086 r  clk1HZ/counter[4]_i_4/O
                         net (fo=1, routed)           0.000    -0.086    clk1HZ/counter[4]_i_4_n_0
    SLICE_X47Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.021 r  clk1HZ/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.021    clk1HZ/counter_reg[4]_i_1_n_6
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y95         FDCE                                         r  clk1HZ/counter_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y95         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.251ns (43.390%)  route 0.327ns (56.610%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[1]/Q
                         net (fo=2, routed)           0.327    -0.130    clk1HZ/counter_reg[1]
    SLICE_X47Y94         LUT2 (Prop_lut2_I0_O)        0.045    -0.085 r  clk1HZ/counter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.085    clk1HZ/counter[0]_i_6_n_0
    SLICE_X47Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.020 r  clk1HZ/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.020    clk1HZ/counter_reg[0]_i_2_n_6
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y94         FDCE                                         r  clk1HZ/counter_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y94         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 segMGMT/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            segMGMT/seg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.707%)  route 0.420ns (69.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.563    -0.601    segMGMT/clk_out1
    SLICE_X41Y102        FDRE                                         r  segMGMT/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  segMGMT/counter_reg[0]/Q
                         net (fo=34, routed)          0.420    -0.040    segMGMT/counter[0]
    SLICE_X43Y102        LUT6 (Prop_lut6_I4_O)        0.045     0.005 r  segMGMT/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.005    segMGMT/seg[6]_i_1_n_0
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.833    -0.840    segMGMT/clk_out1
    SLICE_X43Y102        FDRE                                         r  segMGMT/seg_reg[6]/C
                         clock pessimism              0.275    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X43Y102        FDRE (Hold_fdre_C_D)         0.092    -0.155    segMGMT/seg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.520ns (61.055%)  route 0.332ns (38.945%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.071 r  clk1HZ/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.071    clk1HZ/counter_reg[8]_i_1_n_0
    SLICE_X47Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.110 r  clk1HZ/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.110    clk1HZ/counter_reg[12]_i_1_n_0
    SLICE_X47Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.149 r  clk1HZ/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.149    clk1HZ/counter_reg[16]_i_1_n_0
    SLICE_X47Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.188 r  clk1HZ/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.188    clk1HZ/counter_reg[20]_i_1_n_0
    SLICE_X47Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.253 r  clk1HZ/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.253    clk1HZ/counter_reg[24]_i_1_n_5
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.832    -0.841    clk1HZ/clk_out1
    SLICE_X47Y100        FDCE                                         r  clk1HZ/counter_reg[26]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.318    -0.015    
    SLICE_X47Y100        FDCE (Hold_fdce_C_D)         0.105     0.090    clk1HZ/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 clk1HZ/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1HZ/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.256ns (43.611%)  route 0.331ns (56.389%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk1HZ/counter_reg[8]/Q
                         net (fo=2, routed)           0.331    -0.126    clk1HZ/counter_reg[8]
    SLICE_X47Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.081 r  clk1HZ/counter[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.081    clk1HZ/counter[8]_i_5_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.011 r  clk1HZ/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.011    clk1HZ/counter_reg[8]_i_1_n_7
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk5MHZ/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk5MHZ/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk5MHZ/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk5MHZ/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk5MHZ/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk5MHZ/inst/clkout1_buf/O
                         net (fo=103, routed)         0.837    -0.836    clk1HZ/clk_out1
    SLICE_X47Y96         FDCE                                         r  clk1HZ/counter_reg[8]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.318    -0.281    
    SLICE_X47Y96         FDCE (Hold_fdce_C_D)         0.105    -0.176    clk1HZ/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.164    





