
TKHTN_donnhiem2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000753c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000490  08007650  08007650  00008650  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ae0  08007ae0  000091e4  2**0
                  CONTENTS
  4 .ARM          00000008  08007ae0  08007ae0  00008ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ae8  08007ae8  000091e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ae8  08007ae8  00008ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007aec  08007aec  00008aec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  08007af0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000294  200001e4  08007cd4  000091e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000478  08007cd4  00009478  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000091e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000af17  00000000  00000000  0000920d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cd1  00000000  00000000  00014124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00015df8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000845  00000000  00000000  00016898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018235  00000000  00000000  000170dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000da83  00000000  00000000  0002f312  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086a15  00000000  00000000  0003cd95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c37aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d84  00000000  00000000  000c37f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000c7574  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08007634 	.word	0x08007634

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08007634 	.word	0x08007634

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	@ 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000cf6:	2afd      	cmp	r2, #253	@ 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	@ 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	@ 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 fea9 	bl	8001ca8 <HAL_Delay>
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}

08000f5e <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8000f5e:	b580      	push	{r7, lr}
 8000f60:	b086      	sub	sp, #24
 8000f62:	af02      	add	r7, sp, #8
 8000f64:	6078      	str	r0, [r7, #4]
 8000f66:	460b      	mov	r3, r1
 8000f68:	70fb      	strb	r3, [r7, #3]
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8000f6e:	78fb      	ldrb	r3, [r7, #3]
 8000f70:	f023 030f 	bic.w	r3, r3, #15
 8000f74:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	011b      	lsls	r3, r3, #4
 8000f7a:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	7adb      	ldrb	r3, [r3, #11]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d007      	beq.n	8000f94 <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 8000f84:	7bfb      	ldrb	r3, [r7, #15]
 8000f86:	f043 0308 	orr.w	r3, r3, #8
 8000f8a:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	f043 0308 	orr.w	r3, r3, #8
 8000f92:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 8000f94:	78bb      	ldrb	r3, [r7, #2]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d108      	bne.n	8000fac <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0301 	orr.w	r3, r3, #1
 8000fa0:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 8000fa2:	7bbb      	ldrb	r3, [r7, #14]
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	73bb      	strb	r3, [r7, #14]
 8000faa:	e00a      	b.n	8000fc2 <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8000fac:	78bb      	ldrb	r3, [r7, #2]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d107      	bne.n	8000fc2 <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 8000fb2:	7bfb      	ldrb	r3, [r7, #15]
 8000fb4:	f023 0301 	bic.w	r3, r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8000fba:	7bbb      	ldrb	r3, [r7, #14]
 8000fbc:	f023 0301 	bic.w	r3, r3, #1
 8000fc0:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 8000fc2:	7bfb      	ldrb	r3, [r7, #15]
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 8000fcc:	2001      	movs	r0, #1
 8000fce:	f7ff ffb9 	bl	8000f44 <CLCD_Delay>
	Data_I2C[1] = Data_H;
 8000fd2:	7bfb      	ldrb	r3, [r7, #15]
 8000fd4:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 8000fd6:	7bbb      	ldrb	r3, [r7, #14]
 8000fd8:	f043 0304 	orr.w	r3, r3, #4
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	f7ff ffaf 	bl	8000f44 <CLCD_Delay>
	Data_I2C[3] = Data_L;
 8000fe6:	7bbb      	ldrb	r3, [r7, #14]
 8000fe8:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	6818      	ldr	r0, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	791b      	ldrb	r3, [r3, #4]
 8000ff2:	4619      	mov	r1, r3
 8000ff4:	f107 0208 	add.w	r2, r7, #8
 8000ff8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	2304      	movs	r3, #4
 8001000:	f001 fafe 	bl	8002600 <HAL_I2C_Master_Transmit>
}
 8001004:	bf00      	nop
 8001006:	3710      	adds	r7, #16
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	4611      	mov	r1, r2
 8001018:	461a      	mov	r2, r3
 800101a:	460b      	mov	r3, r1
 800101c:	71fb      	strb	r3, [r7, #7]
 800101e:	4613      	mov	r3, r2
 8001020:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	79fa      	ldrb	r2, [r7, #7]
 800102c:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	79ba      	ldrb	r2, [r7, #6]
 8001032:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	7e3a      	ldrb	r2, [r7, #24]
 8001038:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2228      	movs	r2, #40	@ 0x28
 800103e:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2206      	movs	r2, #6
 8001044:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	220c      	movs	r2, #12
 800104a:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2214      	movs	r2, #20
 8001050:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	2208      	movs	r2, #8
 8001056:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001058:	2032      	movs	r0, #50	@ 0x32
 800105a:	f7ff ff73 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 800105e:	2200      	movs	r2, #0
 8001060:	2133      	movs	r1, #51	@ 0x33
 8001062:	68f8      	ldr	r0, [r7, #12]
 8001064:	f7ff ff7b 	bl	8000f5e <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001068:	2200      	movs	r2, #0
 800106a:	2133      	movs	r1, #51	@ 0x33
 800106c:	68f8      	ldr	r0, [r7, #12]
 800106e:	f7ff ff76 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001072:	2005      	movs	r0, #5
 8001074:	f7ff ff66 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001078:	2200      	movs	r2, #0
 800107a:	2132      	movs	r1, #50	@ 0x32
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f7ff ff6e 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001082:	2005      	movs	r0, #5
 8001084:	f7ff ff5e 	bl	8000f44 <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001088:	2200      	movs	r2, #0
 800108a:	2120      	movs	r1, #32
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff66 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_Delay(5);
 8001092:	2005      	movs	r0, #5
 8001094:	f7ff ff56 	bl	8000f44 <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	79db      	ldrb	r3, [r3, #7]
 800109c:	2200      	movs	r2, #0
 800109e:	4619      	mov	r1, r3
 80010a0:	68f8      	ldr	r0, [r7, #12]
 80010a2:	f7ff ff5c 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	7a1b      	ldrb	r3, [r3, #8]
 80010aa:	2200      	movs	r2, #0
 80010ac:	4619      	mov	r1, r3
 80010ae:	68f8      	ldr	r0, [r7, #12]
 80010b0:	f7ff ff55 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	7a5b      	ldrb	r3, [r3, #9]
 80010b8:	2200      	movs	r2, #0
 80010ba:	4619      	mov	r1, r3
 80010bc:	68f8      	ldr	r0, [r7, #12]
 80010be:	f7ff ff4e 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	7a9b      	ldrb	r3, [r3, #10]
 80010c6:	2200      	movs	r2, #0
 80010c8:	4619      	mov	r1, r3
 80010ca:	68f8      	ldr	r0, [r7, #12]
 80010cc:	f7ff ff47 	bl	8000f5e <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2101      	movs	r1, #1
 80010d4:	68f8      	ldr	r0, [r7, #12]
 80010d6:	f7ff ff42 	bl	8000f5e <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80010da:	2200      	movs	r2, #0
 80010dc:	2102      	movs	r1, #2
 80010de:	68f8      	ldr	r0, [r7, #12]
 80010e0:	f7ff ff3d 	bl	8000f5e <CLCD_WriteI2C>
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	460b      	mov	r3, r1
 80010f6:	70fb      	strb	r3, [r7, #3]
 80010f8:	4613      	mov	r3, r2
 80010fa:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80010fc:	2300      	movs	r3, #0
 80010fe:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	795b      	ldrb	r3, [r3, #5]
 8001104:	78fa      	ldrb	r2, [r7, #3]
 8001106:	429a      	cmp	r2, r3
 8001108:	d303      	bcc.n	8001112 <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	795b      	ldrb	r3, [r3, #5]
 800110e:	3b01      	subs	r3, #1
 8001110:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	799b      	ldrb	r3, [r3, #6]
 8001116:	78ba      	ldrb	r2, [r7, #2]
 8001118:	429a      	cmp	r2, r3
 800111a:	d303      	bcc.n	8001124 <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	799b      	ldrb	r3, [r3, #6]
 8001120:	3b01      	subs	r3, #1
 8001122:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 8001124:	78bb      	ldrb	r3, [r7, #2]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d102      	bne.n	8001130 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 800112a:	78fb      	ldrb	r3, [r7, #3]
 800112c:	73fb      	strb	r3, [r7, #15]
 800112e:	e013      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001130:	78bb      	ldrb	r3, [r7, #2]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d103      	bne.n	800113e <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 8001136:	78fb      	ldrb	r3, [r7, #3]
 8001138:	3340      	adds	r3, #64	@ 0x40
 800113a:	73fb      	strb	r3, [r7, #15]
 800113c:	e00c      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 800113e:	78bb      	ldrb	r3, [r7, #2]
 8001140:	2b02      	cmp	r3, #2
 8001142:	d103      	bne.n	800114c <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 8001144:	78fb      	ldrb	r3, [r7, #3]
 8001146:	3314      	adds	r3, #20
 8001148:	73fb      	strb	r3, [r7, #15]
 800114a:	e005      	b.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 800114c:	78bb      	ldrb	r3, [r7, #2]
 800114e:	2b03      	cmp	r3, #3
 8001150:	d102      	bne.n	8001158 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 8001152:	78fb      	ldrb	r3, [r7, #3]
 8001154:	3354      	adds	r3, #84	@ 0x54
 8001156:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001158:	7bfb      	ldrb	r3, [r7, #15]
 800115a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800115e:	b2db      	uxtb	r3, r3
 8001160:	2200      	movs	r2, #0
 8001162:	4619      	mov	r1, r3
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff fefa 	bl	8000f5e <CLCD_WriteI2C>
}
 800116a:	bf00      	nop
 800116c:	3710      	adds	r7, #16
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
 800117a:	460b      	mov	r3, r1
 800117c:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 800117e:	78fb      	ldrb	r3, [r7, #3]
 8001180:	2201      	movs	r2, #1
 8001182:	4619      	mov	r1, r3
 8001184:	6878      	ldr	r0, [r7, #4]
 8001186:	f7ff feea 	bl	8000f5e <CLCD_WriteI2C>
}
 800118a:	bf00      	nop
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}

08001192 <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 8001192:	b580      	push	{r7, lr}
 8001194:	b082      	sub	sp, #8
 8001196:	af00      	add	r7, sp, #0
 8001198:	6078      	str	r0, [r7, #4]
 800119a:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 800119c:	e007      	b.n	80011ae <CLCD_I2C_WriteString+0x1c>
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	603a      	str	r2, [r7, #0]
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	4619      	mov	r1, r3
 80011a8:	6878      	ldr	r0, [r7, #4]
 80011aa:	f7ff ffe2 	bl	8001172 <CLCD_I2C_WriteChar>
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d1f3      	bne.n	800119e <CLCD_I2C_WriteString+0xc>
}
 80011b6:	bf00      	nop
 80011b8:	bf00      	nop
 80011ba:	3708      	adds	r7, #8
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  if(huart->Instance == USART1){
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a29      	ldr	r2, [pc, #164]	@ (8001274 <HAL_UART_RxCpltCallback+0xb4>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d14c      	bne.n	800126c <HAL_UART_RxCpltCallback+0xac>
	 // rxData[sizeof(rxData) - 1] = '\0';
	if ((rxData[0] == 't') && (rxData[1] == 'e') && (rxData[2] == 'm') && (rxData[3] == 'p'))
 80011d2:	4b29      	ldr	r3, [pc, #164]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	2b74      	cmp	r3, #116	@ 0x74
 80011d8:	d112      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011da:	4b27      	ldr	r3, [pc, #156]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011dc:	785b      	ldrb	r3, [r3, #1]
 80011de:	2b65      	cmp	r3, #101	@ 0x65
 80011e0:	d10e      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011e2:	4b25      	ldr	r3, [pc, #148]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011e4:	789b      	ldrb	r3, [r3, #2]
 80011e6:	2b6d      	cmp	r3, #109	@ 0x6d
 80011e8:	d10a      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
 80011ea:	4b23      	ldr	r3, [pc, #140]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 80011ec:	78db      	ldrb	r3, [r3, #3]
 80011ee:	2b70      	cmp	r3, #112	@ 0x70
 80011f0:	d106      	bne.n	8001200 <HAL_UART_RxCpltCallback+0x40>
	{
		DisplayMode = DISPLAY_TEMP;
 80011f2:	4b22      	ldr	r3, [pc, #136]	@ (800127c <HAL_UART_RxCpltCallback+0xbc>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_TEMP\r\n\n");
 80011f8:	4821      	ldr	r0, [pc, #132]	@ (8001280 <HAL_UART_RxCpltCallback+0xc0>)
 80011fa:	f004 f8df 	bl	80053bc <puts>
 80011fe:	e030      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
		//memset(rxData, 0, sizeof(rxData));
	}
	else if ((rxData[0] == 'h') && (rxData[1] == 'u') && (rxData[2] == 'm') && (rxData[3] == 'i'))
 8001200:	4b1d      	ldr	r3, [pc, #116]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	2b68      	cmp	r3, #104	@ 0x68
 8001206:	d112      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001208:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 800120a:	785b      	ldrb	r3, [r3, #1]
 800120c:	2b75      	cmp	r3, #117	@ 0x75
 800120e:	d10e      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001210:	4b19      	ldr	r3, [pc, #100]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001212:	789b      	ldrb	r3, [r3, #2]
 8001214:	2b6d      	cmp	r3, #109	@ 0x6d
 8001216:	d10a      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
 8001218:	4b17      	ldr	r3, [pc, #92]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 800121a:	78db      	ldrb	r3, [r3, #3]
 800121c:	2b69      	cmp	r3, #105	@ 0x69
 800121e:	d106      	bne.n	800122e <HAL_UART_RxCpltCallback+0x6e>
	{
		DisplayMode = DISPLAY_HUMID;
 8001220:	4b16      	ldr	r3, [pc, #88]	@ (800127c <HAL_UART_RxCpltCallback+0xbc>)
 8001222:	2201      	movs	r2, #1
 8001224:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_HUMI\r\n\n");
 8001226:	4817      	ldr	r0, [pc, #92]	@ (8001284 <HAL_UART_RxCpltCallback+0xc4>)
 8001228:	f004 f8c8 	bl	80053bc <puts>
 800122c:	e019      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
		//memset(rxData, 0, sizeof(rxData));
	}
	else if ((rxData[0] == 'b') && (rxData[1] == 'o') && (rxData[2] == 't') && (rxData[3] == 'h'))
 800122e:	4b12      	ldr	r3, [pc, #72]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b62      	cmp	r3, #98	@ 0x62
 8001234:	d112      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 8001236:	4b10      	ldr	r3, [pc, #64]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001238:	785b      	ldrb	r3, [r3, #1]
 800123a:	2b6f      	cmp	r3, #111	@ 0x6f
 800123c:	d10e      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 800123e:	4b0e      	ldr	r3, [pc, #56]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001240:	789b      	ldrb	r3, [r3, #2]
 8001242:	2b74      	cmp	r3, #116	@ 0x74
 8001244:	d10a      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
 8001246:	4b0c      	ldr	r3, [pc, #48]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001248:	78db      	ldrb	r3, [r3, #3]
 800124a:	2b68      	cmp	r3, #104	@ 0x68
 800124c:	d106      	bne.n	800125c <HAL_UART_RxCpltCallback+0x9c>
	{
		DisplayMode = DISPLAY_ALL;
 800124e:	4b0b      	ldr	r3, [pc, #44]	@ (800127c <HAL_UART_RxCpltCallback+0xbc>)
 8001250:	2202      	movs	r2, #2
 8001252:	701a      	strb	r2, [r3, #0]
		printf("Change Display Mode to DISPLAY_ALL\r\n\n");
 8001254:	480c      	ldr	r0, [pc, #48]	@ (8001288 <HAL_UART_RxCpltCallback+0xc8>)
 8001256:	f004 f8b1 	bl	80053bc <puts>
 800125a:	e002      	b.n	8001262 <HAL_UART_RxCpltCallback+0xa2>
		//memset(rxData, 0, sizeof(rxData));
	}
	else
	{
		printf("Error Command Syntax\r\n\n");
 800125c:	480b      	ldr	r0, [pc, #44]	@ (800128c <HAL_UART_RxCpltCallback+0xcc>)
 800125e:	f004 f8ad 	bl	80053bc <puts>
	}
	HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData) - 1);
 8001262:	2204      	movs	r2, #4
 8001264:	4904      	ldr	r1, [pc, #16]	@ (8001278 <HAL_UART_RxCpltCallback+0xb8>)
 8001266:	480a      	ldr	r0, [pc, #40]	@ (8001290 <HAL_UART_RxCpltCallback+0xd0>)
 8001268:	f002 fda5 	bl	8003db6 <HAL_UART_Receive_IT>
  }

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	40013800 	.word	0x40013800
 8001278:	200002fc 	.word	0x200002fc
 800127c:	20000000 	.word	0x20000000
 8001280:	08007650 	.word	0x08007650
 8001284:	08007678 	.word	0x08007678
 8001288:	080076a0 	.word	0x080076a0
 800128c:	080076c8 	.word	0x080076c8
 8001290:	200002a8 	.word	0x200002a8

08001294 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800129a:	f000 fca3 	bl	8001be4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800129e:	f000 f861 	bl	8001364 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a2:	f000 f921 	bl	80014e8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80012a6:	f000 f899 	bl	80013dc <MX_I2C1_Init>
  MX_I2C2_Init();
 80012aa:	f000 f8c5 	bl	8001438 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80012ae:	f000 f8f1 	bl	8001494 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  CLCD_I2C_Init(&LCD1, &hi2c2, 0x4E, 20, 4);
 80012b2:	2304      	movs	r3, #4
 80012b4:	9300      	str	r3, [sp, #0]
 80012b6:	2314      	movs	r3, #20
 80012b8:	224e      	movs	r2, #78	@ 0x4e
 80012ba:	4921      	ldr	r1, [pc, #132]	@ (8001340 <main+0xac>)
 80012bc:	4821      	ldr	r0, [pc, #132]	@ (8001344 <main+0xb0>)
 80012be:	f7ff fea5 	bl	800100c <CLCD_I2C_Init>
  CLCD_I2C_SetCursor(&LCD1,0,0);
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	481f      	ldr	r0, [pc, #124]	@ (8001344 <main+0xb0>)
 80012c8:	f7ff ff10 	bl	80010ec <CLCD_I2C_SetCursor>
  CLCD_I2C_WriteString(&LCD1,"Start");
 80012cc:	491e      	ldr	r1, [pc, #120]	@ (8001348 <main+0xb4>)
 80012ce:	481d      	ldr	r0, [pc, #116]	@ (8001344 <main+0xb0>)
 80012d0:	f7ff ff5f 	bl	8001192 <CLCD_I2C_WriteString>
  HAL_UART_Receive_IT(&huart1, rxData, sizeof(rxData) - 1);
 80012d4:	2204      	movs	r2, #4
 80012d6:	491d      	ldr	r1, [pc, #116]	@ (800134c <main+0xb8>)
 80012d8:	481d      	ldr	r0, [pc, #116]	@ (8001350 <main+0xbc>)
 80012da:	f002 fd6c 	bl	8003db6 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  scheduler_tick = HAL_GetTick();
 80012de:	f000 fcd9 	bl	8001c94 <HAL_GetTick>
 80012e2:	4603      	mov	r3, r0
 80012e4:	4a1b      	ldr	r2, [pc, #108]	@ (8001354 <main+0xc0>)
 80012e6:	6013      	str	r3, [r2, #0]

	  // Task 1: measure()
	  if ((scheduler_tick - last_exec_time_measure) >= TASK1_PERIOD) {
 80012e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001354 <main+0xc0>)
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <main+0xc4>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2bf9      	cmp	r3, #249	@ 0xf9
 80012f4:	d905      	bls.n	8001302 <main+0x6e>
		  last_exec_time_measure = scheduler_tick;
 80012f6:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <main+0xc0>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4a17      	ldr	r2, [pc, #92]	@ (8001358 <main+0xc4>)
 80012fc:	6013      	str	r3, [r2, #0]
		  measure();
 80012fe:	f000 f915 	bl	800152c <measure>
	  }

	  // Task 2: write_clcd()
	  if ((scheduler_tick - last_exec_time_write_clcd) >= TASK2_PERIOD) {
 8001302:	4b14      	ldr	r3, [pc, #80]	@ (8001354 <main+0xc0>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <main+0xc8>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001310:	4293      	cmp	r3, r2
 8001312:	d905      	bls.n	8001320 <main+0x8c>
		  last_exec_time_write_clcd = scheduler_tick;
 8001314:	4b0f      	ldr	r3, [pc, #60]	@ (8001354 <main+0xc0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a10      	ldr	r2, [pc, #64]	@ (800135c <main+0xc8>)
 800131a:	6013      	str	r3, [r2, #0]
		  write_clcd();
 800131c:	f000 f98a 	bl	8001634 <write_clcd>
	  }

	  // Task 3: send_uart()
	  if ((scheduler_tick - last_exec_time_send_uart) >= TASK3_PERIOD) {
 8001320:	4b0c      	ldr	r3, [pc, #48]	@ (8001354 <main+0xc0>)
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	4b0e      	ldr	r3, [pc, #56]	@ (8001360 <main+0xcc>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	1ad3      	subs	r3, r2, r3
 800132a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800132e:	d3d6      	bcc.n	80012de <main+0x4a>
		  last_exec_time_send_uart = scheduler_tick;
 8001330:	4b08      	ldr	r3, [pc, #32]	@ (8001354 <main+0xc0>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a0a      	ldr	r2, [pc, #40]	@ (8001360 <main+0xcc>)
 8001336:	6013      	str	r3, [r2, #0]
		  send_uart();
 8001338:	f000 fa06 	bl	8001748 <send_uart>
	  scheduler_tick = HAL_GetTick();
 800133c:	e7cf      	b.n	80012de <main+0x4a>
 800133e:	bf00      	nop
 8001340:	20000254 	.word	0x20000254
 8001344:	200002f0 	.word	0x200002f0
 8001348:	080076e0 	.word	0x080076e0
 800134c:	200002fc 	.word	0x200002fc
 8001350:	200002a8 	.word	0x200002a8
 8001354:	20000314 	.word	0x20000314
 8001358:	20000318 	.word	0x20000318
 800135c:	2000031c 	.word	0x2000031c
 8001360:	20000320 	.word	0x20000320

08001364 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b090      	sub	sp, #64	@ 0x40
 8001368:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136a:	f107 0318 	add.w	r3, r7, #24
 800136e:	2228      	movs	r2, #40	@ 0x28
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f004 f922 	bl	80055bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001378:	1d3b      	adds	r3, r7, #4
 800137a:	2200      	movs	r2, #0
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	605a      	str	r2, [r3, #4]
 8001380:	609a      	str	r2, [r3, #8]
 8001382:	60da      	str	r2, [r3, #12]
 8001384:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001386:	2302      	movs	r3, #2
 8001388:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800138a:	2301      	movs	r3, #1
 800138c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800138e:	2310      	movs	r3, #16
 8001390:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001392:	2300      	movs	r3, #0
 8001394:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001396:	f107 0318 	add.w	r3, r7, #24
 800139a:	4618      	mov	r0, r3
 800139c:	f002 f820 	bl	80033e0 <HAL_RCC_OscConfig>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80013a6:	f000 fa01 	bl	80017ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013aa:	230f      	movs	r3, #15
 80013ac:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013ba:	2300      	movs	r3, #0
 80013bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013be:	1d3b      	adds	r3, r7, #4
 80013c0:	2100      	movs	r1, #0
 80013c2:	4618      	mov	r0, r3
 80013c4:	f002 fa8e 	bl	80038e4 <HAL_RCC_ClockConfig>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80013ce:	f000 f9ed 	bl	80017ac <Error_Handler>
  }
}
 80013d2:	bf00      	nop
 80013d4:	3740      	adds	r7, #64	@ 0x40
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e0:	4b12      	ldr	r3, [pc, #72]	@ (800142c <MX_I2C1_Init+0x50>)
 80013e2:	4a13      	ldr	r2, [pc, #76]	@ (8001430 <MX_I2C1_Init+0x54>)
 80013e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013e6:	4b11      	ldr	r3, [pc, #68]	@ (800142c <MX_I2C1_Init+0x50>)
 80013e8:	4a12      	ldr	r2, [pc, #72]	@ (8001434 <MX_I2C1_Init+0x58>)
 80013ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013ec:	4b0f      	ldr	r3, [pc, #60]	@ (800142c <MX_I2C1_Init+0x50>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013f2:	4b0e      	ldr	r3, [pc, #56]	@ (800142c <MX_I2C1_Init+0x50>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013f8:	4b0c      	ldr	r3, [pc, #48]	@ (800142c <MX_I2C1_Init+0x50>)
 80013fa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80013fe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001400:	4b0a      	ldr	r3, [pc, #40]	@ (800142c <MX_I2C1_Init+0x50>)
 8001402:	2200      	movs	r2, #0
 8001404:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001406:	4b09      	ldr	r3, [pc, #36]	@ (800142c <MX_I2C1_Init+0x50>)
 8001408:	2200      	movs	r2, #0
 800140a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800140c:	4b07      	ldr	r3, [pc, #28]	@ (800142c <MX_I2C1_Init+0x50>)
 800140e:	2200      	movs	r2, #0
 8001410:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <MX_I2C1_Init+0x50>)
 8001414:	2200      	movs	r2, #0
 8001416:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001418:	4804      	ldr	r0, [pc, #16]	@ (800142c <MX_I2C1_Init+0x50>)
 800141a:	f000 ffad 	bl	8002378 <HAL_I2C_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001424:	f000 f9c2 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}
 800142c:	20000200 	.word	0x20000200
 8001430:	40005400 	.word	0x40005400
 8001434:	000186a0 	.word	0x000186a0

08001438 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_I2C2_Init+0x50>)
 800143e:	4a13      	ldr	r2, [pc, #76]	@ (800148c <MX_I2C2_Init+0x54>)
 8001440:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001442:	4b11      	ldr	r3, [pc, #68]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001444:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <MX_I2C2_Init+0x58>)
 8001446:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001448:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_I2C2_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001454:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001456:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800145a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <MX_I2C2_Init+0x50>)
 800145e:	2200      	movs	r2, #0
 8001460:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001468:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <MX_I2C2_Init+0x50>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001470:	2200      	movs	r2, #0
 8001472:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	@ (8001488 <MX_I2C2_Init+0x50>)
 8001476:	f000 ff7f 	bl	8002378 <HAL_I2C_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001480:	f000 f994 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	20000254 	.word	0x20000254
 800148c:	40005800 	.word	0x40005800
 8001490:	000186a0 	.word	0x000186a0

08001494 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001498:	4b11      	ldr	r3, [pc, #68]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 800149a:	4a12      	ldr	r2, [pc, #72]	@ (80014e4 <MX_USART1_UART_Init+0x50>)
 800149c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800149e:	4b10      	ldr	r3, [pc, #64]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80014a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014a6:	4b0e      	ldr	r3, [pc, #56]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014ac:	4b0c      	ldr	r3, [pc, #48]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014b2:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014b8:	4b09      	ldr	r3, [pc, #36]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014ba:	220c      	movs	r2, #12
 80014bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014be:	4b08      	ldr	r3, [pc, #32]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014ca:	4805      	ldr	r0, [pc, #20]	@ (80014e0 <MX_USART1_UART_Init+0x4c>)
 80014cc:	f002 fb98 	bl	8003c00 <HAL_UART_Init>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014d6:	f000 f969 	bl	80017ac <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	200002a8 	.word	0x200002a8
 80014e4:	40013800 	.word	0x40013800

080014e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001528 <MX_GPIO_Init+0x40>)
 80014f0:	699b      	ldr	r3, [r3, #24]
 80014f2:	4a0d      	ldr	r2, [pc, #52]	@ (8001528 <MX_GPIO_Init+0x40>)
 80014f4:	f043 0308 	orr.w	r3, r3, #8
 80014f8:	6193      	str	r3, [r2, #24]
 80014fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001528 <MX_GPIO_Init+0x40>)
 80014fc:	699b      	ldr	r3, [r3, #24]
 80014fe:	f003 0308 	and.w	r3, r3, #8
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001506:	4b08      	ldr	r3, [pc, #32]	@ (8001528 <MX_GPIO_Init+0x40>)
 8001508:	699b      	ldr	r3, [r3, #24]
 800150a:	4a07      	ldr	r2, [pc, #28]	@ (8001528 <MX_GPIO_Init+0x40>)
 800150c:	f043 0304 	orr.w	r3, r3, #4
 8001510:	6193      	str	r3, [r2, #24]
 8001512:	4b05      	ldr	r3, [pc, #20]	@ (8001528 <MX_GPIO_Init+0x40>)
 8001514:	699b      	ldr	r3, [r3, #24]
 8001516:	f003 0304 	and.w	r3, r3, #4
 800151a:	603b      	str	r3, [r7, #0]
 800151c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	40021000 	.word	0x40021000

0800152c <measure>:

/* USER CODE BEGIN 4 */
void measure() {
 800152c:	b580      	push	{r7, lr}
 800152e:	b084      	sub	sp, #16
 8001530:	af02      	add	r7, sp, #8
    uint16_t hex_ther, hex_moisture;
    HAL_I2C_Master_Transmit(&hi2c1, SHTC3_ADDRESS, wakeup_cmd, 2, 500);
 8001532:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	2302      	movs	r3, #2
 800153a:	4a33      	ldr	r2, [pc, #204]	@ (8001608 <measure+0xdc>)
 800153c:	21e0      	movs	r1, #224	@ 0xe0
 800153e:	4833      	ldr	r0, [pc, #204]	@ (800160c <measure+0xe0>)
 8001540:	f001 f85e 	bl	8002600 <HAL_I2C_Master_Transmit>
    HAL_Delay(1);
 8001544:	2001      	movs	r0, #1
 8001546:	f000 fbaf 	bl	8001ca8 <HAL_Delay>
    HAL_I2C_Master_Transmit(&hi2c1, SHTC3_ADDRESS, measure_cmd, 2, 500);
 800154a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800154e:	9300      	str	r3, [sp, #0]
 8001550:	2302      	movs	r3, #2
 8001552:	4a2f      	ldr	r2, [pc, #188]	@ (8001610 <measure+0xe4>)
 8001554:	21e0      	movs	r1, #224	@ 0xe0
 8001556:	482d      	ldr	r0, [pc, #180]	@ (800160c <measure+0xe0>)
 8001558:	f001 f852 	bl	8002600 <HAL_I2C_Master_Transmit>
    HAL_Delay(15);
 800155c:	200f      	movs	r0, #15
 800155e:	f000 fba3 	bl	8001ca8 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c1, SHTC3_ADDRESS, rev_buffer, 6, 500);
 8001562:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001566:	9300      	str	r3, [sp, #0]
 8001568:	2306      	movs	r3, #6
 800156a:	4a2a      	ldr	r2, [pc, #168]	@ (8001614 <measure+0xe8>)
 800156c:	21e0      	movs	r1, #224	@ 0xe0
 800156e:	4827      	ldr	r0, [pc, #156]	@ (800160c <measure+0xe0>)
 8001570:	f001 f944 	bl	80027fc <HAL_I2C_Master_Receive>
    HAL_I2C_Master_Transmit(&hi2c1, SHTC3_ADDRESS, sleep_cmd, 2, 500);
 8001574:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001578:	9300      	str	r3, [sp, #0]
 800157a:	2302      	movs	r3, #2
 800157c:	4a26      	ldr	r2, [pc, #152]	@ (8001618 <measure+0xec>)
 800157e:	21e0      	movs	r1, #224	@ 0xe0
 8001580:	4822      	ldr	r0, [pc, #136]	@ (800160c <measure+0xe0>)
 8001582:	f001 f83d 	bl	8002600 <HAL_I2C_Master_Transmit>

    hex_ther = (rev_buffer[0] << 8) | rev_buffer[1];
 8001586:	4b23      	ldr	r3, [pc, #140]	@ (8001614 <measure+0xe8>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b21a      	sxth	r2, r3
 800158e:	4b21      	ldr	r3, [pc, #132]	@ (8001614 <measure+0xe8>)
 8001590:	785b      	ldrb	r3, [r3, #1]
 8001592:	b21b      	sxth	r3, r3
 8001594:	4313      	orrs	r3, r2
 8001596:	b21b      	sxth	r3, r3
 8001598:	80fb      	strh	r3, [r7, #6]
    hex_moisture = (rev_buffer[3] << 8) | rev_buffer[4];
 800159a:	4b1e      	ldr	r3, [pc, #120]	@ (8001614 <measure+0xe8>)
 800159c:	78db      	ldrb	r3, [r3, #3]
 800159e:	021b      	lsls	r3, r3, #8
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <measure+0xe8>)
 80015a4:	791b      	ldrb	r3, [r3, #4]
 80015a6:	b21b      	sxth	r3, r3
 80015a8:	4313      	orrs	r3, r2
 80015aa:	b21b      	sxth	r3, r3
 80015ac:	80bb      	strh	r3, [r7, #4]

    temperature = -45.0f + 175.0f * (float)hex_ther / 65535.0f;
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fb1f 	bl	8000bf4 <__aeabi_ui2f>
 80015b6:	4603      	mov	r3, r0
 80015b8:	4918      	ldr	r1, [pc, #96]	@ (800161c <measure+0xf0>)
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fb72 	bl	8000ca4 <__aeabi_fmul>
 80015c0:	4603      	mov	r3, r0
 80015c2:	4917      	ldr	r1, [pc, #92]	@ (8001620 <measure+0xf4>)
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff fc21 	bl	8000e0c <__aeabi_fdiv>
 80015ca:	4603      	mov	r3, r0
 80015cc:	4915      	ldr	r1, [pc, #84]	@ (8001624 <measure+0xf8>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fa5e 	bl	8000a90 <__aeabi_fsub>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b13      	ldr	r3, [pc, #76]	@ (8001628 <measure+0xfc>)
 80015da:	601a      	str	r2, [r3, #0]
    humidity = 100.0f * (float)hex_moisture / 65535.0f;
 80015dc:	88bb      	ldrh	r3, [r7, #4]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fb08 	bl	8000bf4 <__aeabi_ui2f>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4911      	ldr	r1, [pc, #68]	@ (800162c <measure+0x100>)
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff fb5b 	bl	8000ca4 <__aeabi_fmul>
 80015ee:	4603      	mov	r3, r0
 80015f0:	490b      	ldr	r1, [pc, #44]	@ (8001620 <measure+0xf4>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fc0a 	bl	8000e0c <__aeabi_fdiv>
 80015f8:	4603      	mov	r3, r0
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001630 <measure+0x104>)
 80015fe:	601a      	str	r2, [r3, #0]
}
 8001600:	bf00      	nop
 8001602:	3708      	adds	r7, #8
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	20000004 	.word	0x20000004
 800160c:	20000200 	.word	0x20000200
 8001610:	20000008 	.word	0x20000008
 8001614:	20000304 	.word	0x20000304
 8001618:	2000000c 	.word	0x2000000c
 800161c:	432f0000 	.word	0x432f0000
 8001620:	477fff00 	.word	0x477fff00
 8001624:	42340000 	.word	0x42340000
 8001628:	2000030c 	.word	0x2000030c
 800162c:	42c80000 	.word	0x42c80000
 8001630:	20000310 	.word	0x20000310

08001634 <write_clcd>:

void write_clcd(){
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
// char temp_str[16];
  char lcd_str[16];
  switch(DisplayMode){
 800163a:	4b3c      	ldr	r3, [pc, #240]	@ (800172c <write_clcd+0xf8>)
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b2db      	uxtb	r3, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d006      	beq.n	8001652 <write_clcd+0x1e>
 8001644:	2b02      	cmp	r3, #2
 8001646:	dc6d      	bgt.n	8001724 <write_clcd+0xf0>
 8001648:	2b00      	cmp	r3, #0
 800164a:	d04c      	beq.n	80016e6 <write_clcd+0xb2>
 800164c:	2b01      	cmp	r3, #1
 800164e:	d02b      	beq.n	80016a8 <write_clcd+0x74>
	CLCD_I2C_WriteString(&LCD1,lcd_str);
	CLCD_I2C_SetCursor(&LCD1,0,1);
	CLCD_I2C_WriteString(&LCD1,"                ");
	break;
  }
}
 8001650:	e068      	b.n	8001724 <write_clcd+0xf0>
	sprintf(lcd_str, "Humidity: %.2f%%", humidity);
 8001652:	4b37      	ldr	r3, [pc, #220]	@ (8001730 <write_clcd+0xfc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe fee6 	bl	8000428 <__aeabi_f2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	4638      	mov	r0, r7
 8001662:	4934      	ldr	r1, [pc, #208]	@ (8001734 <write_clcd+0x100>)
 8001664:	f003 feb2 	bl	80053cc <siprintf>
	CLCD_I2C_SetCursor(&LCD1,0,1);
 8001668:	2201      	movs	r2, #1
 800166a:	2100      	movs	r1, #0
 800166c:	4832      	ldr	r0, [pc, #200]	@ (8001738 <write_clcd+0x104>)
 800166e:	f7ff fd3d 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_str);
 8001672:	463b      	mov	r3, r7
 8001674:	4619      	mov	r1, r3
 8001676:	4830      	ldr	r0, [pc, #192]	@ (8001738 <write_clcd+0x104>)
 8001678:	f7ff fd8b 	bl	8001192 <CLCD_I2C_WriteString>
	sprintf(lcd_str, "Temp: %.2f C   ",temperature);
 800167c:	4b2f      	ldr	r3, [pc, #188]	@ (800173c <write_clcd+0x108>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f7fe fed1 	bl	8000428 <__aeabi_f2d>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4638      	mov	r0, r7
 800168c:	492c      	ldr	r1, [pc, #176]	@ (8001740 <write_clcd+0x10c>)
 800168e:	f003 fe9d 	bl	80053cc <siprintf>
	CLCD_I2C_SetCursor(&LCD1,0,0);
 8001692:	2200      	movs	r2, #0
 8001694:	2100      	movs	r1, #0
 8001696:	4828      	ldr	r0, [pc, #160]	@ (8001738 <write_clcd+0x104>)
 8001698:	f7ff fd28 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_str);
 800169c:	463b      	mov	r3, r7
 800169e:	4619      	mov	r1, r3
 80016a0:	4825      	ldr	r0, [pc, #148]	@ (8001738 <write_clcd+0x104>)
 80016a2:	f7ff fd76 	bl	8001192 <CLCD_I2C_WriteString>
	break;
 80016a6:	e03d      	b.n	8001724 <write_clcd+0xf0>
	sprintf(lcd_str, "Humidity: %.2f%%", humidity);
 80016a8:	4b21      	ldr	r3, [pc, #132]	@ (8001730 <write_clcd+0xfc>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7fe febb 	bl	8000428 <__aeabi_f2d>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4638      	mov	r0, r7
 80016b8:	491e      	ldr	r1, [pc, #120]	@ (8001734 <write_clcd+0x100>)
 80016ba:	f003 fe87 	bl	80053cc <siprintf>
	CLCD_I2C_SetCursor(&LCD1,0,0);
 80016be:	2200      	movs	r2, #0
 80016c0:	2100      	movs	r1, #0
 80016c2:	481d      	ldr	r0, [pc, #116]	@ (8001738 <write_clcd+0x104>)
 80016c4:	f7ff fd12 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_str);
 80016c8:	463b      	mov	r3, r7
 80016ca:	4619      	mov	r1, r3
 80016cc:	481a      	ldr	r0, [pc, #104]	@ (8001738 <write_clcd+0x104>)
 80016ce:	f7ff fd60 	bl	8001192 <CLCD_I2C_WriteString>
	CLCD_I2C_SetCursor(&LCD1,0,1);
 80016d2:	2201      	movs	r2, #1
 80016d4:	2100      	movs	r1, #0
 80016d6:	4818      	ldr	r0, [pc, #96]	@ (8001738 <write_clcd+0x104>)
 80016d8:	f7ff fd08 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,"                ");
 80016dc:	4919      	ldr	r1, [pc, #100]	@ (8001744 <write_clcd+0x110>)
 80016de:	4816      	ldr	r0, [pc, #88]	@ (8001738 <write_clcd+0x104>)
 80016e0:	f7ff fd57 	bl	8001192 <CLCD_I2C_WriteString>
	break;
 80016e4:	e01e      	b.n	8001724 <write_clcd+0xf0>
	sprintf(lcd_str, "Temp: %.2f C   ",temperature);
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <write_clcd+0x108>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f7fe fe9c 	bl	8000428 <__aeabi_f2d>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4638      	mov	r0, r7
 80016f6:	4912      	ldr	r1, [pc, #72]	@ (8001740 <write_clcd+0x10c>)
 80016f8:	f003 fe68 	bl	80053cc <siprintf>
	CLCD_I2C_SetCursor(&LCD1,0,0);
 80016fc:	2200      	movs	r2, #0
 80016fe:	2100      	movs	r1, #0
 8001700:	480d      	ldr	r0, [pc, #52]	@ (8001738 <write_clcd+0x104>)
 8001702:	f7ff fcf3 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,lcd_str);
 8001706:	463b      	mov	r3, r7
 8001708:	4619      	mov	r1, r3
 800170a:	480b      	ldr	r0, [pc, #44]	@ (8001738 <write_clcd+0x104>)
 800170c:	f7ff fd41 	bl	8001192 <CLCD_I2C_WriteString>
	CLCD_I2C_SetCursor(&LCD1,0,1);
 8001710:	2201      	movs	r2, #1
 8001712:	2100      	movs	r1, #0
 8001714:	4808      	ldr	r0, [pc, #32]	@ (8001738 <write_clcd+0x104>)
 8001716:	f7ff fce9 	bl	80010ec <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1,"                ");
 800171a:	490a      	ldr	r1, [pc, #40]	@ (8001744 <write_clcd+0x110>)
 800171c:	4806      	ldr	r0, [pc, #24]	@ (8001738 <write_clcd+0x104>)
 800171e:	f7ff fd38 	bl	8001192 <CLCD_I2C_WriteString>
	break;
 8001722:	bf00      	nop
}
 8001724:	bf00      	nop
 8001726:	3710      	adds	r7, #16
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000000 	.word	0x20000000
 8001730:	20000310 	.word	0x20000310
 8001734:	080076e8 	.word	0x080076e8
 8001738:	200002f0 	.word	0x200002f0
 800173c:	2000030c 	.word	0x2000030c
 8001740:	080076fc 	.word	0x080076fc
 8001744:	0800770c 	.word	0x0800770c

08001748 <send_uart>:

void send_uart() {
 8001748:	b5b0      	push	{r4, r5, r7, lr}
 800174a:	b092      	sub	sp, #72	@ 0x48
 800174c:	af02      	add	r7, sp, #8
    char data[64];
    sprintf(data, "Temperature: %.2f C, Humidity: %.2f%%\r\n", temperature, humidity);
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <send_uart+0x54>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fe68 	bl	8000428 <__aeabi_f2d>
 8001758:	4604      	mov	r4, r0
 800175a:	460d      	mov	r5, r1
 800175c:	4b10      	ldr	r3, [pc, #64]	@ (80017a0 <send_uart+0x58>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe fe61 	bl	8000428 <__aeabi_f2d>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4638      	mov	r0, r7
 800176c:	e9cd 2300 	strd	r2, r3, [sp]
 8001770:	4622      	mov	r2, r4
 8001772:	462b      	mov	r3, r5
 8001774:	490b      	ldr	r1, [pc, #44]	@ (80017a4 <send_uart+0x5c>)
 8001776:	f003 fe29 	bl	80053cc <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 800177a:	463b      	mov	r3, r7
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fce7 	bl	8000150 <strlen>
 8001782:	4603      	mov	r3, r0
 8001784:	b29a      	uxth	r2, r3
 8001786:	4639      	mov	r1, r7
 8001788:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800178c:	4806      	ldr	r0, [pc, #24]	@ (80017a8 <send_uart+0x60>)
 800178e:	f002 fa87 	bl	8003ca0 <HAL_UART_Transmit>
}
 8001792:	bf00      	nop
 8001794:	3740      	adds	r7, #64	@ 0x40
 8001796:	46bd      	mov	sp, r7
 8001798:	bdb0      	pop	{r4, r5, r7, pc}
 800179a:	bf00      	nop
 800179c:	2000030c 	.word	0x2000030c
 80017a0:	20000310 	.word	0x20000310
 80017a4:	08007720 	.word	0x08007720
 80017a8:	200002a8 	.word	0x200002a8

080017ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017b0:	b672      	cpsid	i
}
 80017b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017b4:	bf00      	nop
 80017b6:	e7fd      	b.n	80017b4 <Error_Handler+0x8>

080017b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017be:	4b15      	ldr	r3, [pc, #84]	@ (8001814 <HAL_MspInit+0x5c>)
 80017c0:	699b      	ldr	r3, [r3, #24]
 80017c2:	4a14      	ldr	r2, [pc, #80]	@ (8001814 <HAL_MspInit+0x5c>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6193      	str	r3, [r2, #24]
 80017ca:	4b12      	ldr	r3, [pc, #72]	@ (8001814 <HAL_MspInit+0x5c>)
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	60bb      	str	r3, [r7, #8]
 80017d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001814 <HAL_MspInit+0x5c>)
 80017d8:	69db      	ldr	r3, [r3, #28]
 80017da:	4a0e      	ldr	r2, [pc, #56]	@ (8001814 <HAL_MspInit+0x5c>)
 80017dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e0:	61d3      	str	r3, [r2, #28]
 80017e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001814 <HAL_MspInit+0x5c>)
 80017e4:	69db      	ldr	r3, [r3, #28]
 80017e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ea:	607b      	str	r3, [r7, #4]
 80017ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80017ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001818 <HAL_MspInit+0x60>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80017fa:	60fb      	str	r3, [r7, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001802:	60fb      	str	r3, [r7, #12]
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HAL_MspInit+0x60>)
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	40021000 	.word	0x40021000
 8001818:	40010000 	.word	0x40010000

0800181c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	@ 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0318 	add.w	r3, r7, #24
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a2b      	ldr	r2, [pc, #172]	@ (80018e4 <HAL_I2C_MspInit+0xc8>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d124      	bne.n	8001886 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800183c:	4b2a      	ldr	r3, [pc, #168]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a29      	ldr	r2, [pc, #164]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 8001842:	f043 0308 	orr.w	r3, r3, #8
 8001846:	6193      	str	r3, [r2, #24]
 8001848:	4b27      	ldr	r3, [pc, #156]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	f003 0308 	and.w	r3, r3, #8
 8001850:	617b      	str	r3, [r7, #20]
 8001852:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SHTC3_SCL_Pin|SHTC3_SDA_Pin;
 8001854:	23c0      	movs	r3, #192	@ 0xc0
 8001856:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001858:	2312      	movs	r3, #18
 800185a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800185c:	2303      	movs	r3, #3
 800185e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001860:	f107 0318 	add.w	r3, r7, #24
 8001864:	4619      	mov	r1, r3
 8001866:	4821      	ldr	r0, [pc, #132]	@ (80018ec <HAL_I2C_MspInit+0xd0>)
 8001868:	f000 fc02 	bl	8002070 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800186c:	4b1e      	ldr	r3, [pc, #120]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 800186e:	69db      	ldr	r3, [r3, #28]
 8001870:	4a1d      	ldr	r2, [pc, #116]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 8001872:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001876:	61d3      	str	r3, [r2, #28]
 8001878:	4b1b      	ldr	r3, [pc, #108]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 800187a:	69db      	ldr	r3, [r3, #28]
 800187c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001880:	613b      	str	r3, [r7, #16]
 8001882:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001884:	e029      	b.n	80018da <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4a19      	ldr	r2, [pc, #100]	@ (80018f0 <HAL_I2C_MspInit+0xd4>)
 800188c:	4293      	cmp	r3, r2
 800188e:	d124      	bne.n	80018da <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001890:	4b15      	ldr	r3, [pc, #84]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	4a14      	ldr	r2, [pc, #80]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 8001896:	f043 0308 	orr.w	r3, r3, #8
 800189a:	6193      	str	r3, [r2, #24]
 800189c:	4b12      	ldr	r3, [pc, #72]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 800189e:	699b      	ldr	r3, [r3, #24]
 80018a0:	f003 0308 	and.w	r3, r3, #8
 80018a4:	60fb      	str	r3, [r7, #12]
 80018a6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 80018a8:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018ae:	2312      	movs	r3, #18
 80018b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018b2:	2303      	movs	r3, #3
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018b6:	f107 0318 	add.w	r3, r7, #24
 80018ba:	4619      	mov	r1, r3
 80018bc:	480b      	ldr	r0, [pc, #44]	@ (80018ec <HAL_I2C_MspInit+0xd0>)
 80018be:	f000 fbd7 	bl	8002070 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018c2:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 80018c4:	69db      	ldr	r3, [r3, #28]
 80018c6:	4a08      	ldr	r2, [pc, #32]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 80018c8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018cc:	61d3      	str	r3, [r2, #28]
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <HAL_I2C_MspInit+0xcc>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018d6:	60bb      	str	r3, [r7, #8]
 80018d8:	68bb      	ldr	r3, [r7, #8]
}
 80018da:	bf00      	nop
 80018dc:	3728      	adds	r7, #40	@ 0x28
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40005400 	.word	0x40005400
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40010c00 	.word	0x40010c00
 80018f0:	40005800 	.word	0x40005800

080018f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a20      	ldr	r2, [pc, #128]	@ (8001990 <HAL_UART_MspInit+0x9c>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d139      	bne.n	8001988 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001914:	4b1f      	ldr	r3, [pc, #124]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a1e      	ldr	r2, [pc, #120]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 800191a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b19      	ldr	r3, [pc, #100]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a18      	ldr	r2, [pc, #96]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 8001932:	f043 0304 	orr.w	r3, r3, #4
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b16      	ldr	r3, [pc, #88]	@ (8001994 <HAL_UART_MspInit+0xa0>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001944:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001948:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194a:	2302      	movs	r3, #2
 800194c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800194e:	2303      	movs	r3, #3
 8001950:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001952:	f107 0310 	add.w	r3, r7, #16
 8001956:	4619      	mov	r1, r3
 8001958:	480f      	ldr	r0, [pc, #60]	@ (8001998 <HAL_UART_MspInit+0xa4>)
 800195a:	f000 fb89 	bl	8002070 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800195e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001962:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001964:	2300      	movs	r3, #0
 8001966:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001968:	2300      	movs	r3, #0
 800196a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800196c:	f107 0310 	add.w	r3, r7, #16
 8001970:	4619      	mov	r1, r3
 8001972:	4809      	ldr	r0, [pc, #36]	@ (8001998 <HAL_UART_MspInit+0xa4>)
 8001974:	f000 fb7c 	bl	8002070 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001978:	2200      	movs	r2, #0
 800197a:	2100      	movs	r1, #0
 800197c:	2025      	movs	r0, #37	@ 0x25
 800197e:	f000 fa8e 	bl	8001e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001982:	2025      	movs	r0, #37	@ 0x25
 8001984:	f000 faa7 	bl	8001ed6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001988:	bf00      	nop
 800198a:	3720      	adds	r7, #32
 800198c:	46bd      	mov	sp, r7
 800198e:	bd80      	pop	{r7, pc}
 8001990:	40013800 	.word	0x40013800
 8001994:	40021000 	.word	0x40021000
 8001998:	40010800 	.word	0x40010800

0800199c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a0:	bf00      	nop
 80019a2:	e7fd      	b.n	80019a0 <NMI_Handler+0x4>

080019a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a4:	b480      	push	{r7}
 80019a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019a8:	bf00      	nop
 80019aa:	e7fd      	b.n	80019a8 <HardFault_Handler+0x4>

080019ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b0:	bf00      	nop
 80019b2:	e7fd      	b.n	80019b0 <MemManage_Handler+0x4>

080019b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <BusFault_Handler+0x4>

080019bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <UsageFault_Handler+0x4>

080019c4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr

080019d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bc80      	pop	{r7}
 80019da:	4770      	bx	lr

080019dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ec:	f000 f940 	bl	8001c70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	bd80      	pop	{r7, pc}

080019f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <USART1_IRQHandler+0x10>)
 80019fa:	f002 fa01 	bl	8003e00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200002a8 	.word	0x200002a8

08001a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  return 1;
 8001a0c:	2301      	movs	r3, #1
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bc80      	pop	{r7}
 8001a14:	4770      	bx	lr

08001a16 <_kill>:

int _kill(int pid, int sig)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	6078      	str	r0, [r7, #4]
 8001a1e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a20:	f003 fe1e 	bl	8005660 <__errno>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2216      	movs	r2, #22
 8001a28:	601a      	str	r2, [r3, #0]
  return -1;
 8001a2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}

08001a36 <_exit>:

void _exit (int status)
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b082      	sub	sp, #8
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a3e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f7ff ffe7 	bl	8001a16 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <_exit+0x12>

08001a4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a58:	2300      	movs	r3, #0
 8001a5a:	617b      	str	r3, [r7, #20]
 8001a5c:	e00a      	b.n	8001a74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a5e:	f3af 8000 	nop.w
 8001a62:	4601      	mov	r1, r0
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	1c5a      	adds	r2, r3, #1
 8001a68:	60ba      	str	r2, [r7, #8]
 8001a6a:	b2ca      	uxtb	r2, r1
 8001a6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	3301      	adds	r3, #1
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	dbf0      	blt.n	8001a5e <_read+0x12>
  }

  return len;
 8001a7c:	687b      	ldr	r3, [r7, #4]
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3718      	adds	r7, #24
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b086      	sub	sp, #24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a92:	2300      	movs	r3, #0
 8001a94:	617b      	str	r3, [r7, #20]
 8001a96:	e009      	b.n	8001aac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	1c5a      	adds	r2, r3, #1
 8001a9c:	60ba      	str	r2, [r7, #8]
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
 8001aac:	697a      	ldr	r2, [r7, #20]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	dbf1      	blt.n	8001a98 <_write+0x12>
  }
  return len;
 8001ab4:	687b      	ldr	r3, [r7, #4]
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	3718      	adds	r7, #24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <_close>:

int _close(int file)
{
 8001abe:	b480      	push	{r7}
 8001ac0:	b083      	sub	sp, #12
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ac6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bc80      	pop	{r7}
 8001ad2:	4770      	bx	lr

08001ad4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ae4:	605a      	str	r2, [r3, #4]
  return 0;
 8001ae6:	2300      	movs	r3, #0
}
 8001ae8:	4618      	mov	r0, r3
 8001aea:	370c      	adds	r7, #12
 8001aec:	46bd      	mov	sp, r7
 8001aee:	bc80      	pop	{r7}
 8001af0:	4770      	bx	lr

08001af2 <_isatty>:

int _isatty(int file)
{
 8001af2:	b480      	push	{r7}
 8001af4:	b083      	sub	sp, #12
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001afa:	2301      	movs	r3, #1
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr

08001b06 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b085      	sub	sp, #20
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	60f8      	str	r0, [r7, #12]
 8001b0e:	60b9      	str	r1, [r7, #8]
 8001b10:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bc80      	pop	{r7}
 8001b1c:	4770      	bx	lr
	...

08001b20 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b28:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <_sbrk+0x5c>)
 8001b2a:	4b15      	ldr	r3, [pc, #84]	@ (8001b80 <_sbrk+0x60>)
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b34:	4b13      	ldr	r3, [pc, #76]	@ (8001b84 <_sbrk+0x64>)
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d102      	bne.n	8001b42 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b3c:	4b11      	ldr	r3, [pc, #68]	@ (8001b84 <_sbrk+0x64>)
 8001b3e:	4a12      	ldr	r2, [pc, #72]	@ (8001b88 <_sbrk+0x68>)
 8001b40:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b42:	4b10      	ldr	r3, [pc, #64]	@ (8001b84 <_sbrk+0x64>)
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	4413      	add	r3, r2
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d207      	bcs.n	8001b60 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b50:	f003 fd86 	bl	8005660 <__errno>
 8001b54:	4603      	mov	r3, r0
 8001b56:	220c      	movs	r2, #12
 8001b58:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b5e:	e009      	b.n	8001b74 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b60:	4b08      	ldr	r3, [pc, #32]	@ (8001b84 <_sbrk+0x64>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b66:	4b07      	ldr	r3, [pc, #28]	@ (8001b84 <_sbrk+0x64>)
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	4a05      	ldr	r2, [pc, #20]	@ (8001b84 <_sbrk+0x64>)
 8001b70:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b72:	68fb      	ldr	r3, [r7, #12]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3718      	adds	r7, #24
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	20005000 	.word	0x20005000
 8001b80:	00000400 	.word	0x00000400
 8001b84:	20000324 	.word	0x20000324
 8001b88:	20000478 	.word	0x20000478

08001b8c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001b98:	f7ff fff8 	bl	8001b8c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b9c:	480b      	ldr	r0, [pc, #44]	@ (8001bcc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001b9e:	490c      	ldr	r1, [pc, #48]	@ (8001bd0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001ba0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001ba2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ba4:	e002      	b.n	8001bac <LoopCopyDataInit>

08001ba6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ba6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ba8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001baa:	3304      	adds	r3, #4

08001bac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bb0:	d3f9      	bcc.n	8001ba6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bb2:	4a09      	ldr	r2, [pc, #36]	@ (8001bd8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bb4:	4c09      	ldr	r4, [pc, #36]	@ (8001bdc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bb8:	e001      	b.n	8001bbe <LoopFillZerobss>

08001bba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bbc:	3204      	adds	r2, #4

08001bbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bc0:	d3fb      	bcc.n	8001bba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bc2:	f003 fd53 	bl	800566c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bc6:	f7ff fb65 	bl	8001294 <main>
  bx lr
 8001bca:	4770      	bx	lr
  ldr r0, =_sdata
 8001bcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bd0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001bd4:	08007af0 	.word	0x08007af0
  ldr r2, =_sbss
 8001bd8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001bdc:	20000478 	.word	0x20000478

08001be0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001be0:	e7fe      	b.n	8001be0 <ADC1_2_IRQHandler>
	...

08001be4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001be8:	4b08      	ldr	r3, [pc, #32]	@ (8001c0c <HAL_Init+0x28>)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_Init+0x28>)
 8001bee:	f043 0310 	orr.w	r3, r3, #16
 8001bf2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bf4:	2003      	movs	r0, #3
 8001bf6:	f000 f947 	bl	8001e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bfa:	200f      	movs	r0, #15
 8001bfc:	f000 f808 	bl	8001c10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c00:	f7ff fdda 	bl	80017b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c04:	2300      	movs	r3, #0
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop
 8001c0c:	40022000 	.word	0x40022000

08001c10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c18:	4b12      	ldr	r3, [pc, #72]	@ (8001c64 <HAL_InitTick+0x54>)
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_InitTick+0x58>)
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	4619      	mov	r1, r3
 8001c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f000 f95f 	bl	8001ef2 <HAL_SYSTICK_Config>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	e00e      	b.n	8001c5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2b0f      	cmp	r3, #15
 8001c42:	d80a      	bhi.n	8001c5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c44:	2200      	movs	r2, #0
 8001c46:	6879      	ldr	r1, [r7, #4]
 8001c48:	f04f 30ff 	mov.w	r0, #4294967295
 8001c4c:	f000 f927 	bl	8001e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c50:	4a06      	ldr	r2, [pc, #24]	@ (8001c6c <HAL_InitTick+0x5c>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e000      	b.n	8001c5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3708      	adds	r7, #8
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}
 8001c64:	20000010 	.word	0x20000010
 8001c68:	20000018 	.word	0x20000018
 8001c6c:	20000014 	.word	0x20000014

08001c70 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <HAL_IncTick+0x1c>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b05      	ldr	r3, [pc, #20]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a03      	ldr	r2, [pc, #12]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bc80      	pop	{r7}
 8001c8a:	4770      	bx	lr
 8001c8c:	20000018 	.word	0x20000018
 8001c90:	20000328 	.word	0x20000328

08001c94 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  return uwTick;
 8001c98:	4b02      	ldr	r3, [pc, #8]	@ (8001ca4 <HAL_GetTick+0x10>)
 8001c9a:	681b      	ldr	r3, [r3, #0]
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr
 8001ca4:	20000328 	.word	0x20000328

08001ca8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b084      	sub	sp, #16
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb0:	f7ff fff0 	bl	8001c94 <HAL_GetTick>
 8001cb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cc0:	d005      	beq.n	8001cce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8001cec <HAL_Delay+0x44>)
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	4413      	add	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cce:	bf00      	nop
 8001cd0:	f7ff ffe0 	bl	8001c94 <HAL_GetTick>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	68fa      	ldr	r2, [r7, #12]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d8f7      	bhi.n	8001cd0 <HAL_Delay+0x28>
  {
  }
}
 8001ce0:	bf00      	nop
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000018 	.word	0x20000018

08001cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	f003 0307 	and.w	r3, r3, #7
 8001cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d02:	68db      	ldr	r3, [r3, #12]
 8001d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d06:	68ba      	ldr	r2, [r7, #8]
 8001d08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d14:	68bb      	ldr	r3, [r7, #8]
 8001d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d22:	4a04      	ldr	r2, [pc, #16]	@ (8001d34 <__NVIC_SetPriorityGrouping+0x44>)
 8001d24:	68bb      	ldr	r3, [r7, #8]
 8001d26:	60d3      	str	r3, [r2, #12]
}
 8001d28:	bf00      	nop
 8001d2a:	3714      	adds	r7, #20
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr
 8001d32:	bf00      	nop
 8001d34:	e000ed00 	.word	0xe000ed00

08001d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d3c:	4b04      	ldr	r3, [pc, #16]	@ (8001d50 <__NVIC_GetPriorityGrouping+0x18>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	0a1b      	lsrs	r3, r3, #8
 8001d42:	f003 0307 	and.w	r3, r3, #7
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db0b      	blt.n	8001d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d66:	79fb      	ldrb	r3, [r7, #7]
 8001d68:	f003 021f 	and.w	r2, r3, #31
 8001d6c:	4906      	ldr	r1, [pc, #24]	@ (8001d88 <__NVIC_EnableIRQ+0x34>)
 8001d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d72:	095b      	lsrs	r3, r3, #5
 8001d74:	2001      	movs	r0, #1
 8001d76:	fa00 f202 	lsl.w	r2, r0, r2
 8001d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr
 8001d88:	e000e100 	.word	0xe000e100

08001d8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	4603      	mov	r3, r0
 8001d94:	6039      	str	r1, [r7, #0]
 8001d96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	db0a      	blt.n	8001db6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	490c      	ldr	r1, [pc, #48]	@ (8001dd8 <__NVIC_SetPriority+0x4c>)
 8001da6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001daa:	0112      	lsls	r2, r2, #4
 8001dac:	b2d2      	uxtb	r2, r2
 8001dae:	440b      	add	r3, r1
 8001db0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001db4:	e00a      	b.n	8001dcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	4908      	ldr	r1, [pc, #32]	@ (8001ddc <__NVIC_SetPriority+0x50>)
 8001dbc:	79fb      	ldrb	r3, [r7, #7]
 8001dbe:	f003 030f 	and.w	r3, r3, #15
 8001dc2:	3b04      	subs	r3, #4
 8001dc4:	0112      	lsls	r2, r2, #4
 8001dc6:	b2d2      	uxtb	r2, r2
 8001dc8:	440b      	add	r3, r1
 8001dca:	761a      	strb	r2, [r3, #24]
}
 8001dcc:	bf00      	nop
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bc80      	pop	{r7}
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	e000e100 	.word	0xe000e100
 8001ddc:	e000ed00 	.word	0xe000ed00

08001de0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b089      	sub	sp, #36	@ 0x24
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	60f8      	str	r0, [r7, #12]
 8001de8:	60b9      	str	r1, [r7, #8]
 8001dea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f1c3 0307 	rsb	r3, r3, #7
 8001dfa:	2b04      	cmp	r3, #4
 8001dfc:	bf28      	it	cs
 8001dfe:	2304      	movcs	r3, #4
 8001e00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e02:	69fb      	ldr	r3, [r7, #28]
 8001e04:	3304      	adds	r3, #4
 8001e06:	2b06      	cmp	r3, #6
 8001e08:	d902      	bls.n	8001e10 <NVIC_EncodePriority+0x30>
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	3b03      	subs	r3, #3
 8001e0e:	e000      	b.n	8001e12 <NVIC_EncodePriority+0x32>
 8001e10:	2300      	movs	r3, #0
 8001e12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e14:	f04f 32ff 	mov.w	r2, #4294967295
 8001e18:	69bb      	ldr	r3, [r7, #24]
 8001e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1e:	43da      	mvns	r2, r3
 8001e20:	68bb      	ldr	r3, [r7, #8]
 8001e22:	401a      	ands	r2, r3
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e28:	f04f 31ff 	mov.w	r1, #4294967295
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e32:	43d9      	mvns	r1, r3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e38:	4313      	orrs	r3, r2
         );
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	3724      	adds	r7, #36	@ 0x24
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b082      	sub	sp, #8
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e54:	d301      	bcc.n	8001e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e56:	2301      	movs	r3, #1
 8001e58:	e00f      	b.n	8001e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e84 <SysTick_Config+0x40>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e62:	210f      	movs	r1, #15
 8001e64:	f04f 30ff 	mov.w	r0, #4294967295
 8001e68:	f7ff ff90 	bl	8001d8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <SysTick_Config+0x40>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e72:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <SysTick_Config+0x40>)
 8001e74:	2207      	movs	r2, #7
 8001e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	e000e010 	.word	0xe000e010

08001e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ff2d 	bl	8001cf0 <__NVIC_SetPriorityGrouping>
}
 8001e96:	bf00      	nop
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}

08001e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e9e:	b580      	push	{r7, lr}
 8001ea0:	b086      	sub	sp, #24
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	60b9      	str	r1, [r7, #8]
 8001ea8:	607a      	str	r2, [r7, #4]
 8001eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001eb0:	f7ff ff42 	bl	8001d38 <__NVIC_GetPriorityGrouping>
 8001eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001eb6:	687a      	ldr	r2, [r7, #4]
 8001eb8:	68b9      	ldr	r1, [r7, #8]
 8001eba:	6978      	ldr	r0, [r7, #20]
 8001ebc:	f7ff ff90 	bl	8001de0 <NVIC_EncodePriority>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ec6:	4611      	mov	r1, r2
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff ff5f 	bl	8001d8c <__NVIC_SetPriority>
}
 8001ece:	bf00      	nop
 8001ed0:	3718      	adds	r7, #24
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd80      	pop	{r7, pc}

08001ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	4603      	mov	r3, r0
 8001ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff35 	bl	8001d54 <__NVIC_EnableIRQ>
}
 8001eea:	bf00      	nop
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7ff ffa2 	bl	8001e44 <SysTick_Config>
 8001f00:	4603      	mov	r3, r0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	3708      	adds	r7, #8
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}

08001f0a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f0a:	b480      	push	{r7}
 8001f0c:	b085      	sub	sp, #20
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f12:	2300      	movs	r3, #0
 8001f14:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	2b02      	cmp	r3, #2
 8001f20:	d008      	beq.n	8001f34 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2204      	movs	r2, #4
 8001f26:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e020      	b.n	8001f76 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f022 020e 	bic.w	r2, r2, #14
 8001f42:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f022 0201 	bic.w	r2, r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f5c:	2101      	movs	r1, #1
 8001f5e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f62:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2201      	movs	r2, #1
 8001f68:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr

08001f80 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f92:	b2db      	uxtb	r3, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d005      	beq.n	8001fa4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2204      	movs	r2, #4
 8001f9c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001f9e:	2301      	movs	r3, #1
 8001fa0:	73fb      	strb	r3, [r7, #15]
 8001fa2:	e051      	b.n	8002048 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	681a      	ldr	r2, [r3, #0]
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f022 020e 	bic.w	r2, r2, #14
 8001fb2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f022 0201 	bic.w	r2, r2, #1
 8001fc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a22      	ldr	r2, [pc, #136]	@ (8002054 <HAL_DMA_Abort_IT+0xd4>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d029      	beq.n	8002022 <HAL_DMA_Abort_IT+0xa2>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a21      	ldr	r2, [pc, #132]	@ (8002058 <HAL_DMA_Abort_IT+0xd8>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d022      	beq.n	800201e <HAL_DMA_Abort_IT+0x9e>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a1f      	ldr	r2, [pc, #124]	@ (800205c <HAL_DMA_Abort_IT+0xdc>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d01a      	beq.n	8002018 <HAL_DMA_Abort_IT+0x98>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a1e      	ldr	r2, [pc, #120]	@ (8002060 <HAL_DMA_Abort_IT+0xe0>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d012      	beq.n	8002012 <HAL_DMA_Abort_IT+0x92>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4a1c      	ldr	r2, [pc, #112]	@ (8002064 <HAL_DMA_Abort_IT+0xe4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d00a      	beq.n	800200c <HAL_DMA_Abort_IT+0x8c>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a1b      	ldr	r2, [pc, #108]	@ (8002068 <HAL_DMA_Abort_IT+0xe8>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d102      	bne.n	8002006 <HAL_DMA_Abort_IT+0x86>
 8002000:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002004:	e00e      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 8002006:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800200a:	e00b      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 800200c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002010:	e008      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 8002012:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002016:	e005      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 8002018:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800201c:	e002      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 800201e:	2310      	movs	r3, #16
 8002020:	e000      	b.n	8002024 <HAL_DMA_Abort_IT+0xa4>
 8002022:	2301      	movs	r3, #1
 8002024:	4a11      	ldr	r2, [pc, #68]	@ (800206c <HAL_DMA_Abort_IT+0xec>)
 8002026:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2201      	movs	r2, #1
 800202c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2200      	movs	r2, #0
 8002034:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800203c:	2b00      	cmp	r3, #0
 800203e:	d003      	beq.n	8002048 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	4798      	blx	r3
    } 
  }
  return status;
 8002048:	7bfb      	ldrb	r3, [r7, #15]
}
 800204a:	4618      	mov	r0, r3
 800204c:	3710      	adds	r7, #16
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	40020008 	.word	0x40020008
 8002058:	4002001c 	.word	0x4002001c
 800205c:	40020030 	.word	0x40020030
 8002060:	40020044 	.word	0x40020044
 8002064:	40020058 	.word	0x40020058
 8002068:	4002006c 	.word	0x4002006c
 800206c:	40020000 	.word	0x40020000

08002070 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002070:	b480      	push	{r7}
 8002072:	b08b      	sub	sp, #44	@ 0x2c
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800207e:	2300      	movs	r3, #0
 8002080:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002082:	e169      	b.n	8002358 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002084:	2201      	movs	r2, #1
 8002086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002088:	fa02 f303 	lsl.w	r3, r2, r3
 800208c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	69fa      	ldr	r2, [r7, #28]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002098:	69ba      	ldr	r2, [r7, #24]
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	429a      	cmp	r2, r3
 800209e:	f040 8158 	bne.w	8002352 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4a9a      	ldr	r2, [pc, #616]	@ (8002310 <HAL_GPIO_Init+0x2a0>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d05e      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020ac:	4a98      	ldr	r2, [pc, #608]	@ (8002310 <HAL_GPIO_Init+0x2a0>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d875      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020b2:	4a98      	ldr	r2, [pc, #608]	@ (8002314 <HAL_GPIO_Init+0x2a4>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d058      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020b8:	4a96      	ldr	r2, [pc, #600]	@ (8002314 <HAL_GPIO_Init+0x2a4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d86f      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020be:	4a96      	ldr	r2, [pc, #600]	@ (8002318 <HAL_GPIO_Init+0x2a8>)
 80020c0:	4293      	cmp	r3, r2
 80020c2:	d052      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020c4:	4a94      	ldr	r2, [pc, #592]	@ (8002318 <HAL_GPIO_Init+0x2a8>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d869      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020ca:	4a94      	ldr	r2, [pc, #592]	@ (800231c <HAL_GPIO_Init+0x2ac>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d04c      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020d0:	4a92      	ldr	r2, [pc, #584]	@ (800231c <HAL_GPIO_Init+0x2ac>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d863      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020d6:	4a92      	ldr	r2, [pc, #584]	@ (8002320 <HAL_GPIO_Init+0x2b0>)
 80020d8:	4293      	cmp	r3, r2
 80020da:	d046      	beq.n	800216a <HAL_GPIO_Init+0xfa>
 80020dc:	4a90      	ldr	r2, [pc, #576]	@ (8002320 <HAL_GPIO_Init+0x2b0>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d85d      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020e2:	2b12      	cmp	r3, #18
 80020e4:	d82a      	bhi.n	800213c <HAL_GPIO_Init+0xcc>
 80020e6:	2b12      	cmp	r3, #18
 80020e8:	d859      	bhi.n	800219e <HAL_GPIO_Init+0x12e>
 80020ea:	a201      	add	r2, pc, #4	@ (adr r2, 80020f0 <HAL_GPIO_Init+0x80>)
 80020ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020f0:	0800216b 	.word	0x0800216b
 80020f4:	08002145 	.word	0x08002145
 80020f8:	08002157 	.word	0x08002157
 80020fc:	08002199 	.word	0x08002199
 8002100:	0800219f 	.word	0x0800219f
 8002104:	0800219f 	.word	0x0800219f
 8002108:	0800219f 	.word	0x0800219f
 800210c:	0800219f 	.word	0x0800219f
 8002110:	0800219f 	.word	0x0800219f
 8002114:	0800219f 	.word	0x0800219f
 8002118:	0800219f 	.word	0x0800219f
 800211c:	0800219f 	.word	0x0800219f
 8002120:	0800219f 	.word	0x0800219f
 8002124:	0800219f 	.word	0x0800219f
 8002128:	0800219f 	.word	0x0800219f
 800212c:	0800219f 	.word	0x0800219f
 8002130:	0800219f 	.word	0x0800219f
 8002134:	0800214d 	.word	0x0800214d
 8002138:	08002161 	.word	0x08002161
 800213c:	4a79      	ldr	r2, [pc, #484]	@ (8002324 <HAL_GPIO_Init+0x2b4>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d013      	beq.n	800216a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002142:	e02c      	b.n	800219e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	623b      	str	r3, [r7, #32]
          break;
 800214a:	e029      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	3304      	adds	r3, #4
 8002152:	623b      	str	r3, [r7, #32]
          break;
 8002154:	e024      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	3308      	adds	r3, #8
 800215c:	623b      	str	r3, [r7, #32]
          break;
 800215e:	e01f      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	330c      	adds	r3, #12
 8002166:	623b      	str	r3, [r7, #32]
          break;
 8002168:	e01a      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	689b      	ldr	r3, [r3, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d102      	bne.n	8002178 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002172:	2304      	movs	r3, #4
 8002174:	623b      	str	r3, [r7, #32]
          break;
 8002176:	e013      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	2b01      	cmp	r3, #1
 800217e:	d105      	bne.n	800218c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002180:	2308      	movs	r3, #8
 8002182:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	69fa      	ldr	r2, [r7, #28]
 8002188:	611a      	str	r2, [r3, #16]
          break;
 800218a:	e009      	b.n	80021a0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800218c:	2308      	movs	r3, #8
 800218e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	615a      	str	r2, [r3, #20]
          break;
 8002196:	e003      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
          break;
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x130>
          break;
 800219e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021a0:	69bb      	ldr	r3, [r7, #24]
 80021a2:	2bff      	cmp	r3, #255	@ 0xff
 80021a4:	d801      	bhi.n	80021aa <HAL_GPIO_Init+0x13a>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	e001      	b.n	80021ae <HAL_GPIO_Init+0x13e>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	3304      	adds	r3, #4
 80021ae:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	2bff      	cmp	r3, #255	@ 0xff
 80021b4:	d802      	bhi.n	80021bc <HAL_GPIO_Init+0x14c>
 80021b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b8:	009b      	lsls	r3, r3, #2
 80021ba:	e002      	b.n	80021c2 <HAL_GPIO_Init+0x152>
 80021bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021be:	3b08      	subs	r3, #8
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	681a      	ldr	r2, [r3, #0]
 80021c8:	210f      	movs	r1, #15
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	fa01 f303 	lsl.w	r3, r1, r3
 80021d0:	43db      	mvns	r3, r3
 80021d2:	401a      	ands	r2, r3
 80021d4:	6a39      	ldr	r1, [r7, #32]
 80021d6:	693b      	ldr	r3, [r7, #16]
 80021d8:	fa01 f303 	lsl.w	r3, r1, r3
 80021dc:	431a      	orrs	r2, r3
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	f000 80b1 	beq.w	8002352 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80021f0:	4b4d      	ldr	r3, [pc, #308]	@ (8002328 <HAL_GPIO_Init+0x2b8>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	4a4c      	ldr	r2, [pc, #304]	@ (8002328 <HAL_GPIO_Init+0x2b8>)
 80021f6:	f043 0301 	orr.w	r3, r3, #1
 80021fa:	6193      	str	r3, [r2, #24]
 80021fc:	4b4a      	ldr	r3, [pc, #296]	@ (8002328 <HAL_GPIO_Init+0x2b8>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	60bb      	str	r3, [r7, #8]
 8002206:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002208:	4a48      	ldr	r2, [pc, #288]	@ (800232c <HAL_GPIO_Init+0x2bc>)
 800220a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220c:	089b      	lsrs	r3, r3, #2
 800220e:	3302      	adds	r3, #2
 8002210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002214:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002218:	f003 0303 	and.w	r3, r3, #3
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	220f      	movs	r2, #15
 8002220:	fa02 f303 	lsl.w	r3, r2, r3
 8002224:	43db      	mvns	r3, r3
 8002226:	68fa      	ldr	r2, [r7, #12]
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a40      	ldr	r2, [pc, #256]	@ (8002330 <HAL_GPIO_Init+0x2c0>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d013      	beq.n	800225c <HAL_GPIO_Init+0x1ec>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a3f      	ldr	r2, [pc, #252]	@ (8002334 <HAL_GPIO_Init+0x2c4>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d00d      	beq.n	8002258 <HAL_GPIO_Init+0x1e8>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a3e      	ldr	r2, [pc, #248]	@ (8002338 <HAL_GPIO_Init+0x2c8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d007      	beq.n	8002254 <HAL_GPIO_Init+0x1e4>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	4a3d      	ldr	r2, [pc, #244]	@ (800233c <HAL_GPIO_Init+0x2cc>)
 8002248:	4293      	cmp	r3, r2
 800224a:	d101      	bne.n	8002250 <HAL_GPIO_Init+0x1e0>
 800224c:	2303      	movs	r3, #3
 800224e:	e006      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002250:	2304      	movs	r3, #4
 8002252:	e004      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002254:	2302      	movs	r3, #2
 8002256:	e002      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 8002258:	2301      	movs	r3, #1
 800225a:	e000      	b.n	800225e <HAL_GPIO_Init+0x1ee>
 800225c:	2300      	movs	r3, #0
 800225e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002260:	f002 0203 	and.w	r2, r2, #3
 8002264:	0092      	lsls	r2, r2, #2
 8002266:	4093      	lsls	r3, r2
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	4313      	orrs	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800226e:	492f      	ldr	r1, [pc, #188]	@ (800232c <HAL_GPIO_Init+0x2bc>)
 8002270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3302      	adds	r3, #2
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002284:	2b00      	cmp	r3, #0
 8002286:	d006      	beq.n	8002296 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002288:	4b2d      	ldr	r3, [pc, #180]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	492c      	ldr	r1, [pc, #176]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	4313      	orrs	r3, r2
 8002292:	608b      	str	r3, [r1, #8]
 8002294:	e006      	b.n	80022a4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002296:	4b2a      	ldr	r3, [pc, #168]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	43db      	mvns	r3, r3
 800229e:	4928      	ldr	r1, [pc, #160]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	685b      	ldr	r3, [r3, #4]
 80022a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d006      	beq.n	80022be <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022b0:	4b23      	ldr	r3, [pc, #140]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022b2:	68da      	ldr	r2, [r3, #12]
 80022b4:	4922      	ldr	r1, [pc, #136]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022b6:	69bb      	ldr	r3, [r7, #24]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	60cb      	str	r3, [r1, #12]
 80022bc:	e006      	b.n	80022cc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022be:	4b20      	ldr	r3, [pc, #128]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022c0:	68da      	ldr	r2, [r3, #12]
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	43db      	mvns	r3, r3
 80022c6:	491e      	ldr	r1, [pc, #120]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022c8:	4013      	ands	r3, r2
 80022ca:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022cc:	683b      	ldr	r3, [r7, #0]
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d006      	beq.n	80022e6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022d8:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022da:	685a      	ldr	r2, [r3, #4]
 80022dc:	4918      	ldr	r1, [pc, #96]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022de:	69bb      	ldr	r3, [r7, #24]
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
 80022e4:	e006      	b.n	80022f4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80022e6:	4b16      	ldr	r3, [pc, #88]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	43db      	mvns	r3, r3
 80022ee:	4914      	ldr	r1, [pc, #80]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 80022f0:	4013      	ands	r3, r2
 80022f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d021      	beq.n	8002344 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002300:	4b0f      	ldr	r3, [pc, #60]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 8002302:	681a      	ldr	r2, [r3, #0]
 8002304:	490e      	ldr	r1, [pc, #56]	@ (8002340 <HAL_GPIO_Init+0x2d0>)
 8002306:	69bb      	ldr	r3, [r7, #24]
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]
 800230c:	e021      	b.n	8002352 <HAL_GPIO_Init+0x2e2>
 800230e:	bf00      	nop
 8002310:	10320000 	.word	0x10320000
 8002314:	10310000 	.word	0x10310000
 8002318:	10220000 	.word	0x10220000
 800231c:	10210000 	.word	0x10210000
 8002320:	10120000 	.word	0x10120000
 8002324:	10110000 	.word	0x10110000
 8002328:	40021000 	.word	0x40021000
 800232c:	40010000 	.word	0x40010000
 8002330:	40010800 	.word	0x40010800
 8002334:	40010c00 	.word	0x40010c00
 8002338:	40011000 	.word	0x40011000
 800233c:	40011400 	.word	0x40011400
 8002340:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002344:	4b0b      	ldr	r3, [pc, #44]	@ (8002374 <HAL_GPIO_Init+0x304>)
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	69bb      	ldr	r3, [r7, #24]
 800234a:	43db      	mvns	r3, r3
 800234c:	4909      	ldr	r1, [pc, #36]	@ (8002374 <HAL_GPIO_Init+0x304>)
 800234e:	4013      	ands	r3, r2
 8002350:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002354:	3301      	adds	r3, #1
 8002356:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800235e:	fa22 f303 	lsr.w	r3, r2, r3
 8002362:	2b00      	cmp	r3, #0
 8002364:	f47f ae8e 	bne.w	8002084 <HAL_GPIO_Init+0x14>
  }
}
 8002368:	bf00      	nop
 800236a:	bf00      	nop
 800236c:	372c      	adds	r7, #44	@ 0x2c
 800236e:	46bd      	mov	sp, r7
 8002370:	bc80      	pop	{r7}
 8002372:	4770      	bx	lr
 8002374:	40010400 	.word	0x40010400

08002378 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d101      	bne.n	800238a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e12b      	b.n	80025e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d106      	bne.n	80023a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800239e:	6878      	ldr	r0, [r7, #4]
 80023a0:	f7ff fa3c 	bl	800181c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2224      	movs	r2, #36	@ 0x24
 80023a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681a      	ldr	r2, [r3, #0]
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f022 0201 	bic.w	r2, r2, #1
 80023ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	681a      	ldr	r2, [r3, #0]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80023ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	681a      	ldr	r2, [r3, #0]
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023dc:	f001 fbca 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 80023e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	4a81      	ldr	r2, [pc, #516]	@ (80025ec <HAL_I2C_Init+0x274>)
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d807      	bhi.n	80023fc <HAL_I2C_Init+0x84>
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4a80      	ldr	r2, [pc, #512]	@ (80025f0 <HAL_I2C_Init+0x278>)
 80023f0:	4293      	cmp	r3, r2
 80023f2:	bf94      	ite	ls
 80023f4:	2301      	movls	r3, #1
 80023f6:	2300      	movhi	r3, #0
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	e006      	b.n	800240a <HAL_I2C_Init+0x92>
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4a7d      	ldr	r2, [pc, #500]	@ (80025f4 <HAL_I2C_Init+0x27c>)
 8002400:	4293      	cmp	r3, r2
 8002402:	bf94      	ite	ls
 8002404:	2301      	movls	r3, #1
 8002406:	2300      	movhi	r3, #0
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e0e7      	b.n	80025e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	4a78      	ldr	r2, [pc, #480]	@ (80025f8 <HAL_I2C_Init+0x280>)
 8002416:	fba2 2303 	umull	r2, r3, r2, r3
 800241a:	0c9b      	lsrs	r3, r3, #18
 800241c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	430a      	orrs	r2, r1
 8002430:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6a1b      	ldr	r3, [r3, #32]
 8002438:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	4a6a      	ldr	r2, [pc, #424]	@ (80025ec <HAL_I2C_Init+0x274>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d802      	bhi.n	800244c <HAL_I2C_Init+0xd4>
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	3301      	adds	r3, #1
 800244a:	e009      	b.n	8002460 <HAL_I2C_Init+0xe8>
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002452:	fb02 f303 	mul.w	r3, r2, r3
 8002456:	4a69      	ldr	r2, [pc, #420]	@ (80025fc <HAL_I2C_Init+0x284>)
 8002458:	fba2 2303 	umull	r2, r3, r2, r3
 800245c:	099b      	lsrs	r3, r3, #6
 800245e:	3301      	adds	r3, #1
 8002460:	687a      	ldr	r2, [r7, #4]
 8002462:	6812      	ldr	r2, [r2, #0]
 8002464:	430b      	orrs	r3, r1
 8002466:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002472:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	495c      	ldr	r1, [pc, #368]	@ (80025ec <HAL_I2C_Init+0x274>)
 800247c:	428b      	cmp	r3, r1
 800247e:	d819      	bhi.n	80024b4 <HAL_I2C_Init+0x13c>
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	1e59      	subs	r1, r3, #1
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	005b      	lsls	r3, r3, #1
 800248a:	fbb1 f3f3 	udiv	r3, r1, r3
 800248e:	1c59      	adds	r1, r3, #1
 8002490:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002494:	400b      	ands	r3, r1
 8002496:	2b00      	cmp	r3, #0
 8002498:	d00a      	beq.n	80024b0 <HAL_I2C_Init+0x138>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	1e59      	subs	r1, r3, #1
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	685b      	ldr	r3, [r3, #4]
 80024a2:	005b      	lsls	r3, r3, #1
 80024a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80024a8:	3301      	adds	r3, #1
 80024aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024ae:	e051      	b.n	8002554 <HAL_I2C_Init+0x1dc>
 80024b0:	2304      	movs	r3, #4
 80024b2:	e04f      	b.n	8002554 <HAL_I2C_Init+0x1dc>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d111      	bne.n	80024e0 <HAL_I2C_Init+0x168>
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	1e58      	subs	r0, r3, #1
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6859      	ldr	r1, [r3, #4]
 80024c4:	460b      	mov	r3, r1
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	440b      	add	r3, r1
 80024ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ce:	3301      	adds	r3, #1
 80024d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	e012      	b.n	8002506 <HAL_I2C_Init+0x18e>
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	1e58      	subs	r0, r3, #1
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6859      	ldr	r1, [r3, #4]
 80024e8:	460b      	mov	r3, r1
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	440b      	add	r3, r1
 80024ee:	0099      	lsls	r1, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80024f6:	3301      	adds	r3, #1
 80024f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	bf0c      	ite	eq
 8002500:	2301      	moveq	r3, #1
 8002502:	2300      	movne	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d001      	beq.n	800250e <HAL_I2C_Init+0x196>
 800250a:	2301      	movs	r3, #1
 800250c:	e022      	b.n	8002554 <HAL_I2C_Init+0x1dc>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	689b      	ldr	r3, [r3, #8]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d10e      	bne.n	8002534 <HAL_I2C_Init+0x1bc>
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	1e58      	subs	r0, r3, #1
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6859      	ldr	r1, [r3, #4]
 800251e:	460b      	mov	r3, r1
 8002520:	005b      	lsls	r3, r3, #1
 8002522:	440b      	add	r3, r1
 8002524:	fbb0 f3f3 	udiv	r3, r0, r3
 8002528:	3301      	adds	r3, #1
 800252a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800252e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002532:	e00f      	b.n	8002554 <HAL_I2C_Init+0x1dc>
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	1e58      	subs	r0, r3, #1
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6859      	ldr	r1, [r3, #4]
 800253c:	460b      	mov	r3, r1
 800253e:	009b      	lsls	r3, r3, #2
 8002540:	440b      	add	r3, r1
 8002542:	0099      	lsls	r1, r3, #2
 8002544:	440b      	add	r3, r1
 8002546:	fbb0 f3f3 	udiv	r3, r0, r3
 800254a:	3301      	adds	r3, #1
 800254c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002550:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	6809      	ldr	r1, [r1, #0]
 8002558:	4313      	orrs	r3, r2
 800255a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	69da      	ldr	r2, [r3, #28]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a1b      	ldr	r3, [r3, #32]
 800256e:	431a      	orrs	r2, r3
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002582:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002586:	687a      	ldr	r2, [r7, #4]
 8002588:	6911      	ldr	r1, [r2, #16]
 800258a:	687a      	ldr	r2, [r7, #4]
 800258c:	68d2      	ldr	r2, [r2, #12]
 800258e:	4311      	orrs	r1, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6812      	ldr	r2, [r2, #0]
 8002594:	430b      	orrs	r3, r1
 8002596:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695a      	ldr	r2, [r3, #20]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	699b      	ldr	r3, [r3, #24]
 80025aa:	431a      	orrs	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f042 0201 	orr.w	r2, r2, #1
 80025c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2200      	movs	r2, #0
 80025c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2220      	movs	r2, #32
 80025ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2200      	movs	r2, #0
 80025d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	000186a0 	.word	0x000186a0
 80025f0:	001e847f 	.word	0x001e847f
 80025f4:	003d08ff 	.word	0x003d08ff
 80025f8:	431bde83 	.word	0x431bde83
 80025fc:	10624dd3 	.word	0x10624dd3

08002600 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af02      	add	r7, sp, #8
 8002606:	60f8      	str	r0, [r7, #12]
 8002608:	607a      	str	r2, [r7, #4]
 800260a:	461a      	mov	r2, r3
 800260c:	460b      	mov	r3, r1
 800260e:	817b      	strh	r3, [r7, #10]
 8002610:	4613      	mov	r3, r2
 8002612:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002614:	f7ff fb3e 	bl	8001c94 <HAL_GetTick>
 8002618:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002620:	b2db      	uxtb	r3, r3
 8002622:	2b20      	cmp	r3, #32
 8002624:	f040 80e0 	bne.w	80027e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	2319      	movs	r3, #25
 800262e:	2201      	movs	r2, #1
 8002630:	4970      	ldr	r1, [pc, #448]	@ (80027f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002632:	68f8      	ldr	r0, [r7, #12]
 8002634:	f000 fc9e 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800263e:	2302      	movs	r3, #2
 8002640:	e0d3      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002648:	2b01      	cmp	r3, #1
 800264a:	d101      	bne.n	8002650 <HAL_I2C_Master_Transmit+0x50>
 800264c:	2302      	movs	r3, #2
 800264e:	e0cc      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2201      	movs	r2, #1
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0301 	and.w	r3, r3, #1
 8002662:	2b01      	cmp	r3, #1
 8002664:	d007      	beq.n	8002676 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 0201 	orr.w	r2, r2, #1
 8002674:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681a      	ldr	r2, [r3, #0]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002684:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2221      	movs	r2, #33	@ 0x21
 800268a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	2210      	movs	r2, #16
 8002692:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	2200      	movs	r2, #0
 800269a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	687a      	ldr	r2, [r7, #4]
 80026a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	893a      	ldrh	r2, [r7, #8]
 80026a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ac:	b29a      	uxth	r2, r3
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	4a50      	ldr	r2, [pc, #320]	@ (80027f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80026b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80026b8:	8979      	ldrh	r1, [r7, #10]
 80026ba:	697b      	ldr	r3, [r7, #20]
 80026bc:	6a3a      	ldr	r2, [r7, #32]
 80026be:	68f8      	ldr	r0, [r7, #12]
 80026c0:	f000 fb08 	bl	8002cd4 <I2C_MasterRequestWrite>
 80026c4:	4603      	mov	r3, r0
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d001      	beq.n	80026ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80026ca:	2301      	movs	r3, #1
 80026cc:	e08d      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026ce:	2300      	movs	r3, #0
 80026d0:	613b      	str	r3, [r7, #16]
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	695b      	ldr	r3, [r3, #20]
 80026d8:	613b      	str	r3, [r7, #16]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	613b      	str	r3, [r7, #16]
 80026e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80026e4:	e066      	b.n	80027b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026e6:	697a      	ldr	r2, [r7, #20]
 80026e8:	6a39      	ldr	r1, [r7, #32]
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f000 fd5c 	bl	80031a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80026f0:	4603      	mov	r3, r0
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00d      	beq.n	8002712 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026fa:	2b04      	cmp	r3, #4
 80026fc:	d107      	bne.n	800270e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800270c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e06b      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002716:	781a      	ldrb	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800272c:	b29b      	uxth	r3, r3
 800272e:	3b01      	subs	r3, #1
 8002730:	b29a      	uxth	r2, r3
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800273a:	3b01      	subs	r3, #1
 800273c:	b29a      	uxth	r2, r3
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695b      	ldr	r3, [r3, #20]
 8002748:	f003 0304 	and.w	r3, r3, #4
 800274c:	2b04      	cmp	r3, #4
 800274e:	d11b      	bne.n	8002788 <HAL_I2C_Master_Transmit+0x188>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002754:	2b00      	cmp	r3, #0
 8002756:	d017      	beq.n	8002788 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800275c:	781a      	ldrb	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002768:	1c5a      	adds	r2, r3, #1
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002772:	b29b      	uxth	r3, r3
 8002774:	3b01      	subs	r3, #1
 8002776:	b29a      	uxth	r2, r3
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002780:	3b01      	subs	r3, #1
 8002782:	b29a      	uxth	r2, r3
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002788:	697a      	ldr	r2, [r7, #20]
 800278a:	6a39      	ldr	r1, [r7, #32]
 800278c:	68f8      	ldr	r0, [r7, #12]
 800278e:	f000 fd53 	bl	8003238 <I2C_WaitOnBTFFlagUntilTimeout>
 8002792:	4603      	mov	r3, r0
 8002794:	2b00      	cmp	r3, #0
 8002796:	d00d      	beq.n	80027b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279c:	2b04      	cmp	r3, #4
 800279e:	d107      	bne.n	80027b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e01a      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d194      	bne.n	80026e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	681a      	ldr	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2220      	movs	r2, #32
 80027d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80027e4:	2300      	movs	r3, #0
 80027e6:	e000      	b.n	80027ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80027e8:	2302      	movs	r3, #2
  }
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	00100002 	.word	0x00100002
 80027f8:	ffff0000 	.word	0xffff0000

080027fc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08c      	sub	sp, #48	@ 0x30
 8002800:	af02      	add	r7, sp, #8
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	607a      	str	r2, [r7, #4]
 8002806:	461a      	mov	r2, r3
 8002808:	460b      	mov	r3, r1
 800280a:	817b      	strh	r3, [r7, #10]
 800280c:	4613      	mov	r3, r2
 800280e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002810:	2300      	movs	r3, #0
 8002812:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002814:	f7ff fa3e 	bl	8001c94 <HAL_GetTick>
 8002818:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b20      	cmp	r3, #32
 8002824:	f040 824b 	bne.w	8002cbe <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002828:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2319      	movs	r3, #25
 800282e:	2201      	movs	r2, #1
 8002830:	497f      	ldr	r1, [pc, #508]	@ (8002a30 <HAL_I2C_Master_Receive+0x234>)
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f000 fb9e 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800283e:	2302      	movs	r3, #2
 8002840:	e23e      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002848:	2b01      	cmp	r3, #1
 800284a:	d101      	bne.n	8002850 <HAL_I2C_Master_Receive+0x54>
 800284c:	2302      	movs	r3, #2
 800284e:	e237      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	2b01      	cmp	r3, #1
 8002864:	d007      	beq.n	8002876 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f042 0201 	orr.w	r2, r2, #1
 8002874:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002884:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	2222      	movs	r2, #34	@ 0x22
 800288a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2210      	movs	r2, #16
 8002892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	2200      	movs	r2, #0
 800289a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	893a      	ldrh	r2, [r7, #8]
 80028a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	4a5f      	ldr	r2, [pc, #380]	@ (8002a34 <HAL_I2C_Master_Receive+0x238>)
 80028b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80028b8:	8979      	ldrh	r1, [r7, #10]
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028be:	68f8      	ldr	r0, [r7, #12]
 80028c0:	f000 fa8a 	bl	8002dd8 <I2C_MasterRequestRead>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e1f8      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d113      	bne.n	80028fe <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	61fb      	str	r3, [r7, #28]
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	61fb      	str	r3, [r7, #28]
 80028ea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028fa:	601a      	str	r2, [r3, #0]
 80028fc:	e1cc      	b.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002902:	2b01      	cmp	r3, #1
 8002904:	d11e      	bne.n	8002944 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002914:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002916:	b672      	cpsid	i
}
 8002918:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800291a:	2300      	movs	r3, #0
 800291c:	61bb      	str	r3, [r7, #24]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	695b      	ldr	r3, [r3, #20]
 8002924:	61bb      	str	r3, [r7, #24]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	699b      	ldr	r3, [r3, #24]
 800292c:	61bb      	str	r3, [r7, #24]
 800292e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800293e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002940:	b662      	cpsie	i
}
 8002942:	e035      	b.n	80029b0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002948:	2b02      	cmp	r3, #2
 800294a:	d11e      	bne.n	800298a <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800295a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800295c:	b672      	cpsid	i
}
 800295e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002960:	2300      	movs	r3, #0
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	617b      	str	r3, [r7, #20]
 8002974:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	681a      	ldr	r2, [r3, #0]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002984:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002986:	b662      	cpsie	i
}
 8002988:	e012      	b.n	80029b0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681a      	ldr	r2, [r3, #0]
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002998:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800299a:	2300      	movs	r3, #0
 800299c:	613b      	str	r3, [r7, #16]
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	695b      	ldr	r3, [r3, #20]
 80029a4:	613b      	str	r3, [r7, #16]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	699b      	ldr	r3, [r3, #24]
 80029ac:	613b      	str	r3, [r7, #16]
 80029ae:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80029b0:	e172      	b.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b6:	2b03      	cmp	r3, #3
 80029b8:	f200 811f 	bhi.w	8002bfa <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d123      	bne.n	8002a0c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80029c8:	68f8      	ldr	r0, [r7, #12]
 80029ca:	f000 fc7d 	bl	80032c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e173      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	691a      	ldr	r2, [r3, #16]
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002a0a:	e145      	b.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a10:	2b02      	cmp	r3, #2
 8002a12:	d152      	bne.n	8002aba <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	9300      	str	r3, [sp, #0]
 8002a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	4906      	ldr	r1, [pc, #24]	@ (8002a38 <HAL_I2C_Master_Receive+0x23c>)
 8002a1e:	68f8      	ldr	r0, [r7, #12]
 8002a20:	f000 faa8 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d008      	beq.n	8002a3c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e148      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
 8002a2e:	bf00      	nop
 8002a30:	00100002 	.word	0x00100002
 8002a34:	ffff0000 	.word	0xffff0000
 8002a38:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002a3c:	b672      	cpsid	i
}
 8002a3e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a4e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	691a      	ldr	r2, [r3, #16]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a62:	1c5a      	adds	r2, r3, #1
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	3b01      	subs	r3, #1
 8002a7c:	b29a      	uxth	r2, r3
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a82:	b662      	cpsie	i
}
 8002a84:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691a      	ldr	r2, [r3, #16]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a90:	b2d2      	uxtb	r2, r2
 8002a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa2:	3b01      	subs	r3, #1
 8002aa4:	b29a      	uxth	r2, r3
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aae:	b29b      	uxth	r3, r3
 8002ab0:	3b01      	subs	r3, #1
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002ab8:	e0ee      	b.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002abc:	9300      	str	r3, [sp, #0]
 8002abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	4981      	ldr	r1, [pc, #516]	@ (8002cc8 <HAL_I2C_Master_Receive+0x4cc>)
 8002ac4:	68f8      	ldr	r0, [r7, #12]
 8002ac6:	f000 fa55 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d001      	beq.n	8002ad4 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	e0f5      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ae2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002ae4:	b672      	cpsid	i
}
 8002ae6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	691a      	ldr	r2, [r3, #16]
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af2:	b2d2      	uxtb	r2, r2
 8002af4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002afa:	1c5a      	adds	r2, r3, #1
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b04:	3b01      	subs	r3, #1
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	3b01      	subs	r3, #1
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8002b1a:	4b6c      	ldr	r3, [pc, #432]	@ (8002ccc <HAL_I2C_Master_Receive+0x4d0>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	08db      	lsrs	r3, r3, #3
 8002b20:	4a6b      	ldr	r2, [pc, #428]	@ (8002cd0 <HAL_I2C_Master_Receive+0x4d4>)
 8002b22:	fba2 2303 	umull	r2, r3, r2, r3
 8002b26:	0a1a      	lsrs	r2, r3, #8
 8002b28:	4613      	mov	r3, r2
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	4413      	add	r3, r2
 8002b2e:	00da      	lsls	r2, r3, #3
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8002b34:	6a3b      	ldr	r3, [r7, #32]
 8002b36:	3b01      	subs	r3, #1
 8002b38:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8002b3a:	6a3b      	ldr	r3, [r7, #32]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d118      	bne.n	8002b72 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	2200      	movs	r2, #0
 8002b44:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5a:	f043 0220 	orr.w	r2, r3, #32
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8002b62:	b662      	cpsie	i
}
 8002b64:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e0a6      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	f003 0304 	and.w	r3, r3, #4
 8002b7c:	2b04      	cmp	r3, #4
 8002b7e:	d1d9      	bne.n	8002b34 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	691a      	ldr	r2, [r3, #16]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b9a:	b2d2      	uxtb	r2, r2
 8002b9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba2:	1c5a      	adds	r2, r3, #1
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bac:	3b01      	subs	r3, #1
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bb8:	b29b      	uxth	r3, r3
 8002bba:	3b01      	subs	r3, #1
 8002bbc:	b29a      	uxth	r2, r3
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002bc2:	b662      	cpsie	i
}
 8002bc4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	691a      	ldr	r2, [r3, #16]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd8:	1c5a      	adds	r2, r3, #1
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bee:	b29b      	uxth	r3, r3
 8002bf0:	3b01      	subs	r3, #1
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bf8:	e04e      	b.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bfc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002bfe:	68f8      	ldr	r0, [r7, #12]
 8002c00:	f000 fb62 	bl	80032c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d001      	beq.n	8002c0e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e058      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	691a      	ldr	r2, [r3, #16]
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	b2d2      	uxtb	r2, r2
 8002c1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c20:	1c5a      	adds	r2, r3, #1
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c2a:	3b01      	subs	r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c36:	b29b      	uxth	r3, r3
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	b29a      	uxth	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d124      	bne.n	8002c98 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c52:	2b03      	cmp	r3, #3
 8002c54:	d107      	bne.n	8002c66 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c64:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	691a      	ldr	r2, [r3, #16]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c70:	b2d2      	uxtb	r2, r2
 8002c72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c78:	1c5a      	adds	r2, r3, #1
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c82:	3b01      	subs	r3, #1
 8002c84:	b29a      	uxth	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c8e:	b29b      	uxth	r3, r3
 8002c90:	3b01      	subs	r3, #1
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f47f ae88 	bne.w	80029b2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2220      	movs	r2, #32
 8002ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e000      	b.n	8002cc0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8002cbe:	2302      	movs	r3, #2
  }
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3728      	adds	r7, #40	@ 0x28
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	00010004 	.word	0x00010004
 8002ccc:	20000010 	.word	0x20000010
 8002cd0:	14f8b589 	.word	0x14f8b589

08002cd4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b088      	sub	sp, #32
 8002cd8:	af02      	add	r7, sp, #8
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	607a      	str	r2, [r7, #4]
 8002cde:	603b      	str	r3, [r7, #0]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002cea:	697b      	ldr	r3, [r7, #20]
 8002cec:	2b08      	cmp	r3, #8
 8002cee:	d006      	beq.n	8002cfe <I2C_MasterRequestWrite+0x2a>
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	2b01      	cmp	r3, #1
 8002cf4:	d003      	beq.n	8002cfe <I2C_MasterRequestWrite+0x2a>
 8002cf6:	697b      	ldr	r3, [r7, #20]
 8002cf8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002cfc:	d108      	bne.n	8002d10 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	e00b      	b.n	8002d28 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d14:	2b12      	cmp	r3, #18
 8002d16:	d107      	bne.n	8002d28 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002d26:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	9300      	str	r3, [sp, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2200      	movs	r2, #0
 8002d30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f91d 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00d      	beq.n	8002d5c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d4e:	d103      	bne.n	8002d58 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002d58:	2303      	movs	r3, #3
 8002d5a:	e035      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d64:	d108      	bne.n	8002d78 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d66:	897b      	ldrh	r3, [r7, #10]
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002d74:	611a      	str	r2, [r3, #16]
 8002d76:	e01b      	b.n	8002db0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d78:	897b      	ldrh	r3, [r7, #10]
 8002d7a:	11db      	asrs	r3, r3, #7
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f003 0306 	and.w	r3, r3, #6
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	f063 030f 	orn	r3, r3, #15
 8002d88:	b2da      	uxtb	r2, r3
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	490e      	ldr	r1, [pc, #56]	@ (8002dd0 <I2C_MasterRequestWrite+0xfc>)
 8002d96:	68f8      	ldr	r0, [r7, #12]
 8002d98:	f000 f966 	bl	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e010      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002da6:	897b      	ldrh	r3, [r7, #10]
 8002da8:	b2da      	uxtb	r2, r3
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	687a      	ldr	r2, [r7, #4]
 8002db4:	4907      	ldr	r1, [pc, #28]	@ (8002dd4 <I2C_MasterRequestWrite+0x100>)
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 f956 	bl	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	e000      	b.n	8002dc8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3718      	adds	r7, #24
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bd80      	pop	{r7, pc}
 8002dd0:	00010008 	.word	0x00010008
 8002dd4:	00010002 	.word	0x00010002

08002dd8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b088      	sub	sp, #32
 8002ddc:	af02      	add	r7, sp, #8
 8002dde:	60f8      	str	r0, [r7, #12]
 8002de0:	607a      	str	r2, [r7, #4]
 8002de2:	603b      	str	r3, [r7, #0]
 8002de4:	460b      	mov	r3, r1
 8002de6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dec:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002dfc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b08      	cmp	r3, #8
 8002e02:	d006      	beq.n	8002e12 <I2C_MasterRequestRead+0x3a>
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d003      	beq.n	8002e12 <I2C_MasterRequestRead+0x3a>
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e10:	d108      	bne.n	8002e24 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	e00b      	b.n	8002e3c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e28:	2b11      	cmp	r3, #17
 8002e2a:	d107      	bne.n	8002e3c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002e3a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	9300      	str	r3, [sp, #0]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 f893 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00d      	beq.n	8002e70 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e5e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e62:	d103      	bne.n	8002e6c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e6a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	e079      	b.n	8002f64 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	691b      	ldr	r3, [r3, #16]
 8002e74:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002e78:	d108      	bne.n	8002e8c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e7a:	897b      	ldrh	r3, [r7, #10]
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	f043 0301 	orr.w	r3, r3, #1
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	611a      	str	r2, [r3, #16]
 8002e8a:	e05f      	b.n	8002f4c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e8c:	897b      	ldrh	r3, [r7, #10]
 8002e8e:	11db      	asrs	r3, r3, #7
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	f003 0306 	and.w	r3, r3, #6
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	f063 030f 	orn	r3, r3, #15
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	687a      	ldr	r2, [r7, #4]
 8002ea8:	4930      	ldr	r1, [pc, #192]	@ (8002f6c <I2C_MasterRequestRead+0x194>)
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 f8dc 	bl	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	e054      	b.n	8002f64 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002eba:	897b      	ldrh	r3, [r7, #10]
 8002ebc:	b2da      	uxtb	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	687a      	ldr	r2, [r7, #4]
 8002ec8:	4929      	ldr	r1, [pc, #164]	@ (8002f70 <I2C_MasterRequestRead+0x198>)
 8002eca:	68f8      	ldr	r0, [r7, #12]
 8002ecc:	f000 f8cc 	bl	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e044      	b.n	8002f64 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eda:	2300      	movs	r3, #0
 8002edc:	613b      	str	r3, [r7, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	695b      	ldr	r3, [r3, #20]
 8002ee4:	613b      	str	r3, [r7, #16]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	613b      	str	r3, [r7, #16]
 8002eee:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002efe:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f0c:	68f8      	ldr	r0, [r7, #12]
 8002f0e:	f000 f831 	bl	8002f74 <I2C_WaitOnFlagUntilTimeout>
 8002f12:	4603      	mov	r3, r0
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d00d      	beq.n	8002f34 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f22:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f26:	d103      	bne.n	8002f30 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f2e:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e017      	b.n	8002f64 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002f34:	897b      	ldrh	r3, [r7, #10]
 8002f36:	11db      	asrs	r3, r3, #7
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	f003 0306 	and.w	r3, r3, #6
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	f063 030e 	orn	r3, r3, #14
 8002f44:	b2da      	uxtb	r2, r3
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	687a      	ldr	r2, [r7, #4]
 8002f50:	4907      	ldr	r1, [pc, #28]	@ (8002f70 <I2C_MasterRequestRead+0x198>)
 8002f52:	68f8      	ldr	r0, [r7, #12]
 8002f54:	f000 f888 	bl	8003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e000      	b.n	8002f64 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002f62:	2300      	movs	r3, #0
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	00010008 	.word	0x00010008
 8002f70:	00010002 	.word	0x00010002

08002f74 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	60f8      	str	r0, [r7, #12]
 8002f7c:	60b9      	str	r1, [r7, #8]
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f84:	e048      	b.n	8003018 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d044      	beq.n	8003018 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f8e:	f7fe fe81 	bl	8001c94 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	683a      	ldr	r2, [r7, #0]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d302      	bcc.n	8002fa4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d139      	bne.n	8003018 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	0c1b      	lsrs	r3, r3, #16
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d10d      	bne.n	8002fca <I2C_WaitOnFlagUntilTimeout+0x56>
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	43da      	mvns	r2, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	4013      	ands	r3, r2
 8002fba:	b29b      	uxth	r3, r3
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	bf0c      	ite	eq
 8002fc0:	2301      	moveq	r3, #1
 8002fc2:	2300      	movne	r3, #0
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	461a      	mov	r2, r3
 8002fc8:	e00c      	b.n	8002fe4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	43da      	mvns	r2, r3
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	bf0c      	ite	eq
 8002fdc:	2301      	moveq	r3, #1
 8002fde:	2300      	movne	r3, #0
 8002fe0:	b2db      	uxtb	r3, r3
 8002fe2:	461a      	mov	r2, r3
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	429a      	cmp	r2, r3
 8002fe8:	d116      	bne.n	8003018 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	2200      	movs	r2, #0
 8002fee:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	2220      	movs	r2, #32
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003004:	f043 0220 	orr.w	r2, r3, #32
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	2200      	movs	r2, #0
 8003010:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e023      	b.n	8003060 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	0c1b      	lsrs	r3, r3, #16
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b01      	cmp	r3, #1
 8003020:	d10d      	bne.n	800303e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	695b      	ldr	r3, [r3, #20]
 8003028:	43da      	mvns	r2, r3
 800302a:	68bb      	ldr	r3, [r7, #8]
 800302c:	4013      	ands	r3, r2
 800302e:	b29b      	uxth	r3, r3
 8003030:	2b00      	cmp	r3, #0
 8003032:	bf0c      	ite	eq
 8003034:	2301      	moveq	r3, #1
 8003036:	2300      	movne	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	461a      	mov	r2, r3
 800303c:	e00c      	b.n	8003058 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	43da      	mvns	r2, r3
 8003046:	68bb      	ldr	r3, [r7, #8]
 8003048:	4013      	ands	r3, r2
 800304a:	b29b      	uxth	r3, r3
 800304c:	2b00      	cmp	r3, #0
 800304e:	bf0c      	ite	eq
 8003050:	2301      	moveq	r3, #1
 8003052:	2300      	movne	r3, #0
 8003054:	b2db      	uxtb	r3, r3
 8003056:	461a      	mov	r2, r3
 8003058:	79fb      	ldrb	r3, [r7, #7]
 800305a:	429a      	cmp	r2, r3
 800305c:	d093      	beq.n	8002f86 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3710      	adds	r7, #16
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	60f8      	str	r0, [r7, #12]
 8003070:	60b9      	str	r1, [r7, #8]
 8003072:	607a      	str	r2, [r7, #4]
 8003074:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003076:	e071      	b.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003082:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003086:	d123      	bne.n	80030d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003096:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80030a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2220      	movs	r2, #32
 80030ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030bc:	f043 0204 	orr.w	r2, r3, #4
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e067      	b.n	80031a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030d6:	d041      	beq.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030d8:	f7fe fddc 	bl	8001c94 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d302      	bcc.n	80030ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d136      	bne.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	0c1b      	lsrs	r3, r3, #16
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	2b01      	cmp	r3, #1
 80030f6:	d10c      	bne.n	8003112 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	43da      	mvns	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	4013      	ands	r3, r2
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	bf14      	ite	ne
 800310a:	2301      	movne	r3, #1
 800310c:	2300      	moveq	r3, #0
 800310e:	b2db      	uxtb	r3, r3
 8003110:	e00b      	b.n	800312a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	699b      	ldr	r3, [r3, #24]
 8003118:	43da      	mvns	r2, r3
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	4013      	ands	r3, r2
 800311e:	b29b      	uxth	r3, r3
 8003120:	2b00      	cmp	r3, #0
 8003122:	bf14      	ite	ne
 8003124:	2301      	movne	r3, #1
 8003126:	2300      	moveq	r3, #0
 8003128:	b2db      	uxtb	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d016      	beq.n	800315c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2220      	movs	r2, #32
 8003138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003148:	f043 0220 	orr.w	r2, r3, #32
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2200      	movs	r2, #0
 8003154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e021      	b.n	80031a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	0c1b      	lsrs	r3, r3, #16
 8003160:	b2db      	uxtb	r3, r3
 8003162:	2b01      	cmp	r3, #1
 8003164:	d10c      	bne.n	8003180 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	695b      	ldr	r3, [r3, #20]
 800316c:	43da      	mvns	r2, r3
 800316e:	68bb      	ldr	r3, [r7, #8]
 8003170:	4013      	ands	r3, r2
 8003172:	b29b      	uxth	r3, r3
 8003174:	2b00      	cmp	r3, #0
 8003176:	bf14      	ite	ne
 8003178:	2301      	movne	r3, #1
 800317a:	2300      	moveq	r3, #0
 800317c:	b2db      	uxtb	r3, r3
 800317e:	e00b      	b.n	8003198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	43da      	mvns	r2, r3
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	4013      	ands	r3, r2
 800318c:	b29b      	uxth	r3, r3
 800318e:	2b00      	cmp	r3, #0
 8003190:	bf14      	ite	ne
 8003192:	2301      	movne	r3, #1
 8003194:	2300      	moveq	r3, #0
 8003196:	b2db      	uxtb	r3, r3
 8003198:	2b00      	cmp	r3, #0
 800319a:	f47f af6d 	bne.w	8003078 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	3710      	adds	r7, #16
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}

080031a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b084      	sub	sp, #16
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	60f8      	str	r0, [r7, #12]
 80031b0:	60b9      	str	r1, [r7, #8]
 80031b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80031b4:	e034      	b.n	8003220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80031b6:	68f8      	ldr	r0, [r7, #12]
 80031b8:	f000 f8e3 	bl	8003382 <I2C_IsAcknowledgeFailed>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d001      	beq.n	80031c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e034      	b.n	8003230 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031cc:	d028      	beq.n	8003220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031ce:	f7fe fd61 	bl	8001c94 <HAL_GetTick>
 80031d2:	4602      	mov	r2, r0
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	1ad3      	subs	r3, r2, r3
 80031d8:	68ba      	ldr	r2, [r7, #8]
 80031da:	429a      	cmp	r2, r3
 80031dc:	d302      	bcc.n	80031e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d11d      	bne.n	8003220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031ee:	2b80      	cmp	r3, #128	@ 0x80
 80031f0:	d016      	beq.n	8003220 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	2200      	movs	r2, #0
 80031f6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2220      	movs	r2, #32
 80031fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	2200      	movs	r2, #0
 8003204:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320c:	f043 0220 	orr.w	r2, r3, #32
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2200      	movs	r2, #0
 8003218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e007      	b.n	8003230 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	695b      	ldr	r3, [r3, #20]
 8003226:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800322a:	2b80      	cmp	r3, #128	@ 0x80
 800322c:	d1c3      	bne.n	80031b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800322e:	2300      	movs	r3, #0
}
 8003230:	4618      	mov	r0, r3
 8003232:	3710      	adds	r7, #16
 8003234:	46bd      	mov	sp, r7
 8003236:	bd80      	pop	{r7, pc}

08003238 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	60f8      	str	r0, [r7, #12]
 8003240:	60b9      	str	r1, [r7, #8]
 8003242:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003244:	e034      	b.n	80032b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003246:	68f8      	ldr	r0, [r7, #12]
 8003248:	f000 f89b 	bl	8003382 <I2C_IsAcknowledgeFailed>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003252:	2301      	movs	r3, #1
 8003254:	e034      	b.n	80032c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003256:	68bb      	ldr	r3, [r7, #8]
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800325c:	d028      	beq.n	80032b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800325e:	f7fe fd19 	bl	8001c94 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	429a      	cmp	r2, r3
 800326c:	d302      	bcc.n	8003274 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	2b00      	cmp	r3, #0
 8003272:	d11d      	bne.n	80032b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	f003 0304 	and.w	r3, r3, #4
 800327e:	2b04      	cmp	r3, #4
 8003280:	d016      	beq.n	80032b0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2220      	movs	r2, #32
 800328c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2200      	movs	r2, #0
 8003294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e007      	b.n	80032c0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f003 0304 	and.w	r3, r3, #4
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d1c3      	bne.n	8003246 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3710      	adds	r7, #16
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	60f8      	str	r0, [r7, #12]
 80032d0:	60b9      	str	r1, [r7, #8]
 80032d2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80032d4:	e049      	b.n	800336a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	f003 0310 	and.w	r3, r3, #16
 80032e0:	2b10      	cmp	r3, #16
 80032e2:	d119      	bne.n	8003318 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f06f 0210 	mvn.w	r2, #16
 80032ec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	2200      	movs	r2, #0
 8003310:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e030      	b.n	800337a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003318:	f7fe fcbc 	bl	8001c94 <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	68ba      	ldr	r2, [r7, #8]
 8003324:	429a      	cmp	r2, r3
 8003326:	d302      	bcc.n	800332e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d11d      	bne.n	800336a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	695b      	ldr	r3, [r3, #20]
 8003334:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003338:	2b40      	cmp	r3, #64	@ 0x40
 800333a:	d016      	beq.n	800336a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2220      	movs	r2, #32
 8003346:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003356:	f043 0220 	orr.w	r2, r3, #32
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2200      	movs	r2, #0
 8003362:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
 8003368:	e007      	b.n	800337a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	695b      	ldr	r3, [r3, #20]
 8003370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003374:	2b40      	cmp	r3, #64	@ 0x40
 8003376:	d1ae      	bne.n	80032d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3710      	adds	r7, #16
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003382:	b480      	push	{r7}
 8003384:	b083      	sub	sp, #12
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	695b      	ldr	r3, [r3, #20]
 8003390:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003394:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003398:	d11b      	bne.n	80033d2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80033a2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2220      	movs	r2, #32
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	2200      	movs	r2, #0
 80033b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	f043 0204 	orr.w	r2, r3, #4
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033ce:	2301      	movs	r3, #1
 80033d0:	e000      	b.n	80033d4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	bc80      	pop	{r7}
 80033dc:	4770      	bx	lr
	...

080033e0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b086      	sub	sp, #24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e272      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0301 	and.w	r3, r3, #1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	f000 8087 	beq.w	800350e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003400:	4b92      	ldr	r3, [pc, #584]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003402:	685b      	ldr	r3, [r3, #4]
 8003404:	f003 030c 	and.w	r3, r3, #12
 8003408:	2b04      	cmp	r3, #4
 800340a:	d00c      	beq.n	8003426 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800340c:	4b8f      	ldr	r3, [pc, #572]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800340e:	685b      	ldr	r3, [r3, #4]
 8003410:	f003 030c 	and.w	r3, r3, #12
 8003414:	2b08      	cmp	r3, #8
 8003416:	d112      	bne.n	800343e <HAL_RCC_OscConfig+0x5e>
 8003418:	4b8c      	ldr	r3, [pc, #560]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003420:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003424:	d10b      	bne.n	800343e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003426:	4b89      	ldr	r3, [pc, #548]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d06c      	beq.n	800350c <HAL_RCC_OscConfig+0x12c>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	2b00      	cmp	r3, #0
 8003438:	d168      	bne.n	800350c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	e24c      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003446:	d106      	bne.n	8003456 <HAL_RCC_OscConfig+0x76>
 8003448:	4b80      	ldr	r3, [pc, #512]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a7f      	ldr	r2, [pc, #508]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800344e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	e02e      	b.n	80034b4 <HAL_RCC_OscConfig+0xd4>
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d10c      	bne.n	8003478 <HAL_RCC_OscConfig+0x98>
 800345e:	4b7b      	ldr	r3, [pc, #492]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a7a      	ldr	r2, [pc, #488]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003464:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	4b78      	ldr	r3, [pc, #480]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a77      	ldr	r2, [pc, #476]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003470:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003474:	6013      	str	r3, [r2, #0]
 8003476:	e01d      	b.n	80034b4 <HAL_RCC_OscConfig+0xd4>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003480:	d10c      	bne.n	800349c <HAL_RCC_OscConfig+0xbc>
 8003482:	4b72      	ldr	r3, [pc, #456]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a71      	ldr	r2, [pc, #452]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003488:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800348c:	6013      	str	r3, [r2, #0]
 800348e:	4b6f      	ldr	r3, [pc, #444]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a6e      	ldr	r2, [pc, #440]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003494:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003498:	6013      	str	r3, [r2, #0]
 800349a:	e00b      	b.n	80034b4 <HAL_RCC_OscConfig+0xd4>
 800349c:	4b6b      	ldr	r3, [pc, #428]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a6a      	ldr	r2, [pc, #424]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80034a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034a6:	6013      	str	r3, [r2, #0]
 80034a8:	4b68      	ldr	r3, [pc, #416]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a67      	ldr	r2, [pc, #412]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80034ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034b2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d013      	beq.n	80034e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fe fbea 	bl	8001c94 <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c4:	f7fe fbe6 	bl	8001c94 <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	@ 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e200      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d6:	4b5d      	ldr	r3, [pc, #372]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d0f0      	beq.n	80034c4 <HAL_RCC_OscConfig+0xe4>
 80034e2:	e014      	b.n	800350e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034e4:	f7fe fbd6 	bl	8001c94 <HAL_GetTick>
 80034e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ea:	e008      	b.n	80034fe <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034ec:	f7fe fbd2 	bl	8001c94 <HAL_GetTick>
 80034f0:	4602      	mov	r2, r0
 80034f2:	693b      	ldr	r3, [r7, #16]
 80034f4:	1ad3      	subs	r3, r2, r3
 80034f6:	2b64      	cmp	r3, #100	@ 0x64
 80034f8:	d901      	bls.n	80034fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034fa:	2303      	movs	r3, #3
 80034fc:	e1ec      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034fe:	4b53      	ldr	r3, [pc, #332]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d1f0      	bne.n	80034ec <HAL_RCC_OscConfig+0x10c>
 800350a:	e000      	b.n	800350e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800350c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f003 0302 	and.w	r3, r3, #2
 8003516:	2b00      	cmp	r3, #0
 8003518:	d063      	beq.n	80035e2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800351a:	4b4c      	ldr	r3, [pc, #304]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 800351c:	685b      	ldr	r3, [r3, #4]
 800351e:	f003 030c 	and.w	r3, r3, #12
 8003522:	2b00      	cmp	r3, #0
 8003524:	d00b      	beq.n	800353e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003526:	4b49      	ldr	r3, [pc, #292]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	f003 030c 	and.w	r3, r3, #12
 800352e:	2b08      	cmp	r3, #8
 8003530:	d11c      	bne.n	800356c <HAL_RCC_OscConfig+0x18c>
 8003532:	4b46      	ldr	r3, [pc, #280]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d116      	bne.n	800356c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800353e:	4b43      	ldr	r3, [pc, #268]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d005      	beq.n	8003556 <HAL_RCC_OscConfig+0x176>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	691b      	ldr	r3, [r3, #16]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d001      	beq.n	8003556 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e1c0      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003556:	4b3d      	ldr	r3, [pc, #244]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	695b      	ldr	r3, [r3, #20]
 8003562:	00db      	lsls	r3, r3, #3
 8003564:	4939      	ldr	r1, [pc, #228]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003566:	4313      	orrs	r3, r2
 8003568:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800356a:	e03a      	b.n	80035e2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	691b      	ldr	r3, [r3, #16]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d020      	beq.n	80035b6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003574:	4b36      	ldr	r3, [pc, #216]	@ (8003650 <HAL_RCC_OscConfig+0x270>)
 8003576:	2201      	movs	r2, #1
 8003578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800357a:	f7fe fb8b 	bl	8001c94 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003582:	f7fe fb87 	bl	8001c94 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e1a1      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003594:	4b2d      	ldr	r3, [pc, #180]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0302 	and.w	r3, r3, #2
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f0      	beq.n	8003582 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035a0:	4b2a      	ldr	r3, [pc, #168]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	695b      	ldr	r3, [r3, #20]
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4927      	ldr	r1, [pc, #156]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80035b0:	4313      	orrs	r3, r2
 80035b2:	600b      	str	r3, [r1, #0]
 80035b4:	e015      	b.n	80035e2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035b6:	4b26      	ldr	r3, [pc, #152]	@ (8003650 <HAL_RCC_OscConfig+0x270>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035bc:	f7fe fb6a 	bl	8001c94 <HAL_GetTick>
 80035c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035c2:	e008      	b.n	80035d6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035c4:	f7fe fb66 	bl	8001c94 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	693b      	ldr	r3, [r7, #16]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d901      	bls.n	80035d6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035d2:	2303      	movs	r3, #3
 80035d4:	e180      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035d6:	4b1d      	ldr	r3, [pc, #116]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f003 0302 	and.w	r3, r3, #2
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1f0      	bne.n	80035c4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d03a      	beq.n	8003664 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	699b      	ldr	r3, [r3, #24]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d019      	beq.n	800362a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035f6:	4b17      	ldr	r3, [pc, #92]	@ (8003654 <HAL_RCC_OscConfig+0x274>)
 80035f8:	2201      	movs	r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035fc:	f7fe fb4a 	bl	8001c94 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003604:	f7fe fb46 	bl	8001c94 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e160      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003616:	4b0d      	ldr	r3, [pc, #52]	@ (800364c <HAL_RCC_OscConfig+0x26c>)
 8003618:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d0f0      	beq.n	8003604 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003622:	2001      	movs	r0, #1
 8003624:	f000 face 	bl	8003bc4 <RCC_Delay>
 8003628:	e01c      	b.n	8003664 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800362a:	4b0a      	ldr	r3, [pc, #40]	@ (8003654 <HAL_RCC_OscConfig+0x274>)
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003630:	f7fe fb30 	bl	8001c94 <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003636:	e00f      	b.n	8003658 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003638:	f7fe fb2c 	bl	8001c94 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	2b02      	cmp	r3, #2
 8003644:	d908      	bls.n	8003658 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003646:	2303      	movs	r3, #3
 8003648:	e146      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
 800364a:	bf00      	nop
 800364c:	40021000 	.word	0x40021000
 8003650:	42420000 	.word	0x42420000
 8003654:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003658:	4b92      	ldr	r3, [pc, #584]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800365a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800365c:	f003 0302 	and.w	r3, r3, #2
 8003660:	2b00      	cmp	r3, #0
 8003662:	d1e9      	bne.n	8003638 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0304 	and.w	r3, r3, #4
 800366c:	2b00      	cmp	r3, #0
 800366e:	f000 80a6 	beq.w	80037be <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003672:	2300      	movs	r3, #0
 8003674:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003676:	4b8b      	ldr	r3, [pc, #556]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10d      	bne.n	800369e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003682:	4b88      	ldr	r3, [pc, #544]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	4a87      	ldr	r2, [pc, #540]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003688:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800368c:	61d3      	str	r3, [r2, #28]
 800368e:	4b85      	ldr	r3, [pc, #532]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003690:	69db      	ldr	r3, [r3, #28]
 8003692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003696:	60bb      	str	r3, [r7, #8]
 8003698:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800369a:	2301      	movs	r3, #1
 800369c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369e:	4b82      	ldr	r3, [pc, #520]	@ (80038a8 <HAL_RCC_OscConfig+0x4c8>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d118      	bne.n	80036dc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036aa:	4b7f      	ldr	r3, [pc, #508]	@ (80038a8 <HAL_RCC_OscConfig+0x4c8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a7e      	ldr	r2, [pc, #504]	@ (80038a8 <HAL_RCC_OscConfig+0x4c8>)
 80036b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036b6:	f7fe faed 	bl	8001c94 <HAL_GetTick>
 80036ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036bc:	e008      	b.n	80036d0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036be:	f7fe fae9 	bl	8001c94 <HAL_GetTick>
 80036c2:	4602      	mov	r2, r0
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	1ad3      	subs	r3, r2, r3
 80036c8:	2b64      	cmp	r3, #100	@ 0x64
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e103      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036d0:	4b75      	ldr	r3, [pc, #468]	@ (80038a8 <HAL_RCC_OscConfig+0x4c8>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0f0      	beq.n	80036be <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d106      	bne.n	80036f2 <HAL_RCC_OscConfig+0x312>
 80036e4:	4b6f      	ldr	r3, [pc, #444]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	4a6e      	ldr	r2, [pc, #440]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	6213      	str	r3, [r2, #32]
 80036f0:	e02d      	b.n	800374e <HAL_RCC_OscConfig+0x36e>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d10c      	bne.n	8003714 <HAL_RCC_OscConfig+0x334>
 80036fa:	4b6a      	ldr	r3, [pc, #424]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	4a69      	ldr	r2, [pc, #420]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003700:	f023 0301 	bic.w	r3, r3, #1
 8003704:	6213      	str	r3, [r2, #32]
 8003706:	4b67      	ldr	r3, [pc, #412]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	4a66      	ldr	r2, [pc, #408]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800370c:	f023 0304 	bic.w	r3, r3, #4
 8003710:	6213      	str	r3, [r2, #32]
 8003712:	e01c      	b.n	800374e <HAL_RCC_OscConfig+0x36e>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	68db      	ldr	r3, [r3, #12]
 8003718:	2b05      	cmp	r3, #5
 800371a:	d10c      	bne.n	8003736 <HAL_RCC_OscConfig+0x356>
 800371c:	4b61      	ldr	r3, [pc, #388]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800371e:	6a1b      	ldr	r3, [r3, #32]
 8003720:	4a60      	ldr	r2, [pc, #384]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003722:	f043 0304 	orr.w	r3, r3, #4
 8003726:	6213      	str	r3, [r2, #32]
 8003728:	4b5e      	ldr	r3, [pc, #376]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	4a5d      	ldr	r2, [pc, #372]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800372e:	f043 0301 	orr.w	r3, r3, #1
 8003732:	6213      	str	r3, [r2, #32]
 8003734:	e00b      	b.n	800374e <HAL_RCC_OscConfig+0x36e>
 8003736:	4b5b      	ldr	r3, [pc, #364]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	4a5a      	ldr	r2, [pc, #360]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800373c:	f023 0301 	bic.w	r3, r3, #1
 8003740:	6213      	str	r3, [r2, #32]
 8003742:	4b58      	ldr	r3, [pc, #352]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003744:	6a1b      	ldr	r3, [r3, #32]
 8003746:	4a57      	ldr	r2, [pc, #348]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003748:	f023 0304 	bic.w	r3, r3, #4
 800374c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	68db      	ldr	r3, [r3, #12]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d015      	beq.n	8003782 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003756:	f7fe fa9d 	bl	8001c94 <HAL_GetTick>
 800375a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800375c:	e00a      	b.n	8003774 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375e:	f7fe fa99 	bl	8001c94 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800376c:	4293      	cmp	r3, r2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e0b1      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003774:	4b4b      	ldr	r3, [pc, #300]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	f003 0302 	and.w	r3, r3, #2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0ee      	beq.n	800375e <HAL_RCC_OscConfig+0x37e>
 8003780:	e014      	b.n	80037ac <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003782:	f7fe fa87 	bl	8001c94 <HAL_GetTick>
 8003786:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003788:	e00a      	b.n	80037a0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800378a:	f7fe fa83 	bl	8001c94 <HAL_GetTick>
 800378e:	4602      	mov	r2, r0
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003798:	4293      	cmp	r3, r2
 800379a:	d901      	bls.n	80037a0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800379c:	2303      	movs	r3, #3
 800379e:	e09b      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80037a0:	4b40      	ldr	r3, [pc, #256]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80037a2:	6a1b      	ldr	r3, [r3, #32]
 80037a4:	f003 0302 	and.w	r3, r3, #2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d1ee      	bne.n	800378a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80037ac:	7dfb      	ldrb	r3, [r7, #23]
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d105      	bne.n	80037be <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037b2:	4b3c      	ldr	r3, [pc, #240]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	69db      	ldr	r3, [r3, #28]
 80037b6:	4a3b      	ldr	r2, [pc, #236]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037bc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	69db      	ldr	r3, [r3, #28]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	f000 8087 	beq.w	80038d6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037c8:	4b36      	ldr	r3, [pc, #216]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 030c 	and.w	r3, r3, #12
 80037d0:	2b08      	cmp	r3, #8
 80037d2:	d061      	beq.n	8003898 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	69db      	ldr	r3, [r3, #28]
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d146      	bne.n	800386a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037dc:	4b33      	ldr	r3, [pc, #204]	@ (80038ac <HAL_RCC_OscConfig+0x4cc>)
 80037de:	2200      	movs	r2, #0
 80037e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e2:	f7fe fa57 	bl	8001c94 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ea:	f7fe fa53 	bl	8001c94 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e06d      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037fc:	4b29      	ldr	r3, [pc, #164]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a1b      	ldr	r3, [r3, #32]
 800380c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003810:	d108      	bne.n	8003824 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003812:	4b24      	ldr	r3, [pc, #144]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	4921      	ldr	r1, [pc, #132]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003820:	4313      	orrs	r3, r2
 8003822:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003824:	4b1f      	ldr	r3, [pc, #124]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a19      	ldr	r1, [r3, #32]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003834:	430b      	orrs	r3, r1
 8003836:	491b      	ldr	r1, [pc, #108]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 8003838:	4313      	orrs	r3, r2
 800383a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800383c:	4b1b      	ldr	r3, [pc, #108]	@ (80038ac <HAL_RCC_OscConfig+0x4cc>)
 800383e:	2201      	movs	r2, #1
 8003840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003842:	f7fe fa27 	bl	8001c94 <HAL_GetTick>
 8003846:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003848:	e008      	b.n	800385c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800384a:	f7fe fa23 	bl	8001c94 <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	2b02      	cmp	r3, #2
 8003856:	d901      	bls.n	800385c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003858:	2303      	movs	r3, #3
 800385a:	e03d      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800385c:	4b11      	ldr	r3, [pc, #68]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d0f0      	beq.n	800384a <HAL_RCC_OscConfig+0x46a>
 8003868:	e035      	b.n	80038d6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800386a:	4b10      	ldr	r3, [pc, #64]	@ (80038ac <HAL_RCC_OscConfig+0x4cc>)
 800386c:	2200      	movs	r2, #0
 800386e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003870:	f7fe fa10 	bl	8001c94 <HAL_GetTick>
 8003874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003876:	e008      	b.n	800388a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003878:	f7fe fa0c 	bl	8001c94 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	2b02      	cmp	r3, #2
 8003884:	d901      	bls.n	800388a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e026      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <HAL_RCC_OscConfig+0x4c4>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f0      	bne.n	8003878 <HAL_RCC_OscConfig+0x498>
 8003896:	e01e      	b.n	80038d6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	69db      	ldr	r3, [r3, #28]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d107      	bne.n	80038b0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80038a0:	2301      	movs	r3, #1
 80038a2:	e019      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
 80038a4:	40021000 	.word	0x40021000
 80038a8:	40007000 	.word	0x40007000
 80038ac:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80038b0:	4b0b      	ldr	r3, [pc, #44]	@ (80038e0 <HAL_RCC_OscConfig+0x500>)
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a1b      	ldr	r3, [r3, #32]
 80038c0:	429a      	cmp	r2, r3
 80038c2:	d106      	bne.n	80038d2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d001      	beq.n	80038d6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e000      	b.n	80038d8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038d6:	2300      	movs	r3, #0
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	40021000 	.word	0x40021000

080038e4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d101      	bne.n	80038f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0d0      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038f8:	4b6a      	ldr	r3, [pc, #424]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d910      	bls.n	8003928 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b67      	ldr	r3, [pc, #412]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 0207 	bic.w	r2, r3, #7
 800390e:	4965      	ldr	r1, [pc, #404]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003916:	4b63      	ldr	r3, [pc, #396]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0307 	and.w	r3, r3, #7
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d001      	beq.n	8003928 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e0b8      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0302 	and.w	r3, r3, #2
 8003930:	2b00      	cmp	r3, #0
 8003932:	d020      	beq.n	8003976 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b00      	cmp	r3, #0
 800393e:	d005      	beq.n	800394c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003940:	4b59      	ldr	r3, [pc, #356]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	685b      	ldr	r3, [r3, #4]
 8003944:	4a58      	ldr	r2, [pc, #352]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800394a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	2b00      	cmp	r3, #0
 8003956:	d005      	beq.n	8003964 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003958:	4b53      	ldr	r3, [pc, #332]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	4a52      	ldr	r2, [pc, #328]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800395e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003962:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003964:	4b50      	ldr	r3, [pc, #320]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	494d      	ldr	r1, [pc, #308]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0301 	and.w	r3, r3, #1
 800397e:	2b00      	cmp	r3, #0
 8003980:	d040      	beq.n	8003a04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	685b      	ldr	r3, [r3, #4]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d107      	bne.n	800399a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800398a:	4b47      	ldr	r3, [pc, #284]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003992:	2b00      	cmp	r3, #0
 8003994:	d115      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e07f      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	2b02      	cmp	r3, #2
 80039a0:	d107      	bne.n	80039b2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80039a2:	4b41      	ldr	r3, [pc, #260]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e073      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80039b2:	4b3d      	ldr	r3, [pc, #244]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0302 	and.w	r3, r3, #2
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d101      	bne.n	80039c2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e06b      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039c2:	4b39      	ldr	r3, [pc, #228]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f023 0203 	bic.w	r2, r3, #3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	4936      	ldr	r1, [pc, #216]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039d4:	f7fe f95e 	bl	8001c94 <HAL_GetTick>
 80039d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	e00a      	b.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039dc:	f7fe f95a 	bl	8001c94 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ea:	4293      	cmp	r3, r2
 80039ec:	d901      	bls.n	80039f2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039ee:	2303      	movs	r3, #3
 80039f0:	e053      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039f2:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 020c 	and.w	r2, r3, #12
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d1eb      	bne.n	80039dc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a04:	4b27      	ldr	r3, [pc, #156]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d210      	bcs.n	8003a34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b24      	ldr	r3, [pc, #144]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 0207 	bic.w	r2, r3, #7
 8003a1a:	4922      	ldr	r1, [pc, #136]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b20      	ldr	r3, [pc, #128]	@ (8003aa4 <HAL_RCC_ClockConfig+0x1c0>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e032      	b.n	8003a9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0304 	and.w	r3, r3, #4
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d008      	beq.n	8003a52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a40:	4b19      	ldr	r3, [pc, #100]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4916      	ldr	r1, [pc, #88]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 0308 	and.w	r3, r3, #8
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d009      	beq.n	8003a72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a5e:	4b12      	ldr	r3, [pc, #72]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	691b      	ldr	r3, [r3, #16]
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	490e      	ldr	r1, [pc, #56]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a72:	f000 f821 	bl	8003ab8 <HAL_RCC_GetSysClockFreq>
 8003a76:	4602      	mov	r2, r0
 8003a78:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	091b      	lsrs	r3, r3, #4
 8003a7e:	f003 030f 	and.w	r3, r3, #15
 8003a82:	490a      	ldr	r1, [pc, #40]	@ (8003aac <HAL_RCC_ClockConfig+0x1c8>)
 8003a84:	5ccb      	ldrb	r3, [r1, r3]
 8003a86:	fa22 f303 	lsr.w	r3, r2, r3
 8003a8a:	4a09      	ldr	r2, [pc, #36]	@ (8003ab0 <HAL_RCC_ClockConfig+0x1cc>)
 8003a8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a8e:	4b09      	ldr	r3, [pc, #36]	@ (8003ab4 <HAL_RCC_ClockConfig+0x1d0>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f7fe f8bc 	bl	8001c10 <HAL_InitTick>

  return HAL_OK;
 8003a98:	2300      	movs	r3, #0
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}
 8003aa2:	bf00      	nop
 8003aa4:	40022000 	.word	0x40022000
 8003aa8:	40021000 	.word	0x40021000
 8003aac:	08007748 	.word	0x08007748
 8003ab0:	20000010 	.word	0x20000010
 8003ab4:	20000014 	.word	0x20000014

08003ab8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b087      	sub	sp, #28
 8003abc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003abe:	2300      	movs	r3, #0
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	60bb      	str	r3, [r7, #8]
 8003ac6:	2300      	movs	r3, #0
 8003ac8:	617b      	str	r3, [r7, #20]
 8003aca:	2300      	movs	r3, #0
 8003acc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ad2:	4b1e      	ldr	r3, [pc, #120]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x94>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f003 030c 	and.w	r3, r3, #12
 8003ade:	2b04      	cmp	r3, #4
 8003ae0:	d002      	beq.n	8003ae8 <HAL_RCC_GetSysClockFreq+0x30>
 8003ae2:	2b08      	cmp	r3, #8
 8003ae4:	d003      	beq.n	8003aee <HAL_RCC_GetSysClockFreq+0x36>
 8003ae6:	e027      	b.n	8003b38 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ae8:	4b19      	ldr	r3, [pc, #100]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003aea:	613b      	str	r3, [r7, #16]
      break;
 8003aec:	e027      	b.n	8003b3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	0c9b      	lsrs	r3, r3, #18
 8003af2:	f003 030f 	and.w	r3, r3, #15
 8003af6:	4a17      	ldr	r2, [pc, #92]	@ (8003b54 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003af8:	5cd3      	ldrb	r3, [r2, r3]
 8003afa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d010      	beq.n	8003b28 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003b06:	4b11      	ldr	r3, [pc, #68]	@ (8003b4c <HAL_RCC_GetSysClockFreq+0x94>)
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	0c5b      	lsrs	r3, r3, #17
 8003b0c:	f003 0301 	and.w	r3, r3, #1
 8003b10:	4a11      	ldr	r2, [pc, #68]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003b12:	5cd3      	ldrb	r3, [r2, r3]
 8003b14:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	4a0d      	ldr	r2, [pc, #52]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b1a:	fb03 f202 	mul.w	r2, r3, r2
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	e004      	b.n	8003b32 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b2c:	fb02 f303 	mul.w	r3, r2, r3
 8003b30:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	613b      	str	r3, [r7, #16]
      break;
 8003b36:	e002      	b.n	8003b3e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b38:	4b05      	ldr	r3, [pc, #20]	@ (8003b50 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b3a:	613b      	str	r3, [r7, #16]
      break;
 8003b3c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b3e:	693b      	ldr	r3, [r7, #16]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	371c      	adds	r7, #28
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bc80      	pop	{r7}
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	007a1200 	.word	0x007a1200
 8003b54:	08007760 	.word	0x08007760
 8003b58:	08007770 	.word	0x08007770
 8003b5c:	003d0900 	.word	0x003d0900

08003b60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b64:	4b02      	ldr	r3, [pc, #8]	@ (8003b70 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b66:	681b      	ldr	r3, [r3, #0]
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bc80      	pop	{r7}
 8003b6e:	4770      	bx	lr
 8003b70:	20000010 	.word	0x20000010

08003b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b78:	f7ff fff2 	bl	8003b60 <HAL_RCC_GetHCLKFreq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	0a1b      	lsrs	r3, r3, #8
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	4903      	ldr	r1, [pc, #12]	@ (8003b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	08007758 	.word	0x08007758

08003b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ba0:	f7ff ffde 	bl	8003b60 <HAL_RCC_GetHCLKFreq>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	4b05      	ldr	r3, [pc, #20]	@ (8003bbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	0adb      	lsrs	r3, r3, #11
 8003bac:	f003 0307 	and.w	r3, r3, #7
 8003bb0:	4903      	ldr	r1, [pc, #12]	@ (8003bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003bb2:	5ccb      	ldrb	r3, [r1, r3]
 8003bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	bd80      	pop	{r7, pc}
 8003bbc:	40021000 	.word	0x40021000
 8003bc0:	08007758 	.word	0x08007758

08003bc4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bcc:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf8 <RCC_Delay+0x34>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a0a      	ldr	r2, [pc, #40]	@ (8003bfc <RCC_Delay+0x38>)
 8003bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd6:	0a5b      	lsrs	r3, r3, #9
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	fb02 f303 	mul.w	r3, r2, r3
 8003bde:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003be0:	bf00      	nop
  }
  while (Delay --);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	1e5a      	subs	r2, r3, #1
 8003be6:	60fa      	str	r2, [r7, #12]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f9      	bne.n	8003be0 <RCC_Delay+0x1c>
}
 8003bec:	bf00      	nop
 8003bee:	bf00      	nop
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bc80      	pop	{r7}
 8003bf6:	4770      	bx	lr
 8003bf8:	20000010 	.word	0x20000010
 8003bfc:	10624dd3 	.word	0x10624dd3

08003c00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b082      	sub	sp, #8
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d101      	bne.n	8003c12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e042      	b.n	8003c98 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d106      	bne.n	8003c2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd fe64 	bl	80018f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2224      	movs	r2, #36	@ 0x24
 8003c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	68da      	ldr	r2, [r3, #12]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003c42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 fdb7 	bl	80047b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	691a      	ldr	r2, [r3, #16]
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003c58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	695a      	ldr	r2, [r3, #20]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003c68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68da      	ldr	r2, [r3, #12]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003c78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2220      	movs	r2, #32
 8003c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2200      	movs	r2, #0
 8003c94:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003c96:	2300      	movs	r3, #0
}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3708      	adds	r7, #8
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08a      	sub	sp, #40	@ 0x28
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	4613      	mov	r3, r2
 8003cae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	2b20      	cmp	r3, #32
 8003cbe:	d175      	bne.n	8003dac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_UART_Transmit+0x2c>
 8003cc6:	88fb      	ldrh	r3, [r7, #6]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d101      	bne.n	8003cd0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e06e      	b.n	8003dae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2221      	movs	r2, #33	@ 0x21
 8003cda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003cde:	f7fd ffd9 	bl	8001c94 <HAL_GetTick>
 8003ce2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	88fa      	ldrh	r2, [r7, #6]
 8003ce8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	88fa      	ldrh	r2, [r7, #6]
 8003cee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cf8:	d108      	bne.n	8003d0c <HAL_UART_Transmit+0x6c>
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	691b      	ldr	r3, [r3, #16]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d104      	bne.n	8003d0c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	61bb      	str	r3, [r7, #24]
 8003d0a:	e003      	b.n	8003d14 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d10:	2300      	movs	r3, #0
 8003d12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003d14:	e02e      	b.n	8003d74 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2180      	movs	r1, #128	@ 0x80
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f000 fb1c 	bl	800435e <UART_WaitOnFlagUntilTimeout>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2220      	movs	r2, #32
 8003d30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003d34:	2303      	movs	r3, #3
 8003d36:	e03a      	b.n	8003dae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d10b      	bne.n	8003d56 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d3e:	69bb      	ldr	r3, [r7, #24]
 8003d40:	881b      	ldrh	r3, [r3, #0]
 8003d42:	461a      	mov	r2, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d4c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	3302      	adds	r3, #2
 8003d52:	61bb      	str	r3, [r7, #24]
 8003d54:	e007      	b.n	8003d66 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	781a      	ldrb	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	3301      	adds	r3, #1
 8003d64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d6a:	b29b      	uxth	r3, r3
 8003d6c:	3b01      	subs	r3, #1
 8003d6e:	b29a      	uxth	r2, r3
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003d78:	b29b      	uxth	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1cb      	bne.n	8003d16 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	2200      	movs	r2, #0
 8003d86:	2140      	movs	r1, #64	@ 0x40
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 fae8 	bl	800435e <UART_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d005      	beq.n	8003da0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e006      	b.n	8003dae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2220      	movs	r2, #32
 8003da4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003da8:	2300      	movs	r3, #0
 8003daa:	e000      	b.n	8003dae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003dac:	2302      	movs	r3, #2
  }
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3720      	adds	r7, #32
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}

08003db6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003db6:	b580      	push	{r7, lr}
 8003db8:	b084      	sub	sp, #16
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b20      	cmp	r3, #32
 8003dce:	d112      	bne.n	8003df6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d002      	beq.n	8003ddc <HAL_UART_Receive_IT+0x26>
 8003dd6:	88fb      	ldrh	r3, [r7, #6]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e00b      	b.n	8003df8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	2200      	movs	r2, #0
 8003de4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003de6:	88fb      	ldrh	r3, [r7, #6]
 8003de8:	461a      	mov	r2, r3
 8003dea:	68b9      	ldr	r1, [r7, #8]
 8003dec:	68f8      	ldr	r0, [r7, #12]
 8003dee:	f000 fb0f 	bl	8004410 <UART_Start_Receive_IT>
 8003df2:	4603      	mov	r3, r0
 8003df4:	e000      	b.n	8003df8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003df6:	2302      	movs	r3, #2
  }
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3710      	adds	r7, #16
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b0ba      	sub	sp, #232	@ 0xe8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003e26:	2300      	movs	r3, #0
 8003e28:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e36:	f003 030f 	and.w	r3, r3, #15
 8003e3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003e3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d10f      	bne.n	8003e66 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e4a:	f003 0320 	and.w	r3, r3, #32
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d009      	beq.n	8003e66 <HAL_UART_IRQHandler+0x66>
 8003e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e56:	f003 0320 	and.w	r3, r3, #32
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d003      	beq.n	8003e66 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fbec 	bl	800463c <UART_Receive_IT>
      return;
 8003e64:	e25b      	b.n	800431e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	f000 80de 	beq.w	800402c <HAL_UART_IRQHandler+0x22c>
 8003e70:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d106      	bne.n	8003e8a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e7c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e80:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	f000 80d1 	beq.w	800402c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e8e:	f003 0301 	and.w	r3, r3, #1
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d00b      	beq.n	8003eae <HAL_UART_IRQHandler+0xae>
 8003e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d005      	beq.n	8003eae <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea6:	f043 0201 	orr.w	r2, r3, #1
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00b      	beq.n	8003ed2 <HAL_UART_IRQHandler+0xd2>
 8003eba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eca:	f043 0202 	orr.w	r2, r3, #2
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ed2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d00b      	beq.n	8003ef6 <HAL_UART_IRQHandler+0xf6>
 8003ede:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d005      	beq.n	8003ef6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eee:	f043 0204 	orr.w	r2, r3, #4
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003efa:	f003 0308 	and.w	r3, r3, #8
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d011      	beq.n	8003f26 <HAL_UART_IRQHandler+0x126>
 8003f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f06:	f003 0320 	and.w	r3, r3, #32
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d105      	bne.n	8003f1a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003f0e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d005      	beq.n	8003f26 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	f043 0208 	orr.w	r2, r3, #8
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 81f2 	beq.w	8004314 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003f30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003f34:	f003 0320 	and.w	r3, r3, #32
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d008      	beq.n	8003f4e <HAL_UART_IRQHandler+0x14e>
 8003f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d002      	beq.n	8003f4e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 fb77 	bl	800463c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	695b      	ldr	r3, [r3, #20]
 8003f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bf14      	ite	ne
 8003f5c:	2301      	movne	r3, #1
 8003f5e:	2300      	moveq	r3, #0
 8003f60:	b2db      	uxtb	r3, r3
 8003f62:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f6a:	f003 0308 	and.w	r3, r3, #8
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d103      	bne.n	8003f7a <HAL_UART_IRQHandler+0x17a>
 8003f72:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d04f      	beq.n	800401a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 fa81 	bl	8004482 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	695b      	ldr	r3, [r3, #20]
 8003f86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d041      	beq.n	8004012 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	3314      	adds	r3, #20
 8003f94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f9c:	e853 3f00 	ldrex	r3, [r3]
 8003fa0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003fa4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003fa8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003fac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3314      	adds	r3, #20
 8003fb6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003fba:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003fbe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003fc6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003fca:	e841 2300 	strex	r3, r2, [r1]
 8003fce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003fd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1d9      	bne.n	8003f8e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d013      	beq.n	800400a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80041e0 <HAL_UART_IRQHandler+0x3e0>)
 8003fe8:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fee:	4618      	mov	r0, r3
 8003ff0:	f7fd ffc6 	bl	8001f80 <HAL_DMA_Abort_IT>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d016      	beq.n	8004028 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004004:	4610      	mov	r0, r2
 8004006:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004008:	e00e      	b.n	8004028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f000 f993 	bl	8004336 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004010:	e00a      	b.n	8004028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f98f 	bl	8004336 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004018:	e006      	b.n	8004028 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800401a:	6878      	ldr	r0, [r7, #4]
 800401c:	f000 f98b 	bl	8004336 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2200      	movs	r2, #0
 8004024:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004026:	e175      	b.n	8004314 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004028:	bf00      	nop
    return;
 800402a:	e173      	b.n	8004314 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004030:	2b01      	cmp	r3, #1
 8004032:	f040 814f 	bne.w	80042d4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800403a:	f003 0310 	and.w	r3, r3, #16
 800403e:	2b00      	cmp	r3, #0
 8004040:	f000 8148 	beq.w	80042d4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004048:	f003 0310 	and.w	r3, r3, #16
 800404c:	2b00      	cmp	r3, #0
 800404e:	f000 8141 	beq.w	80042d4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004052:	2300      	movs	r3, #0
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	60bb      	str	r3, [r7, #8]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 80b6 	beq.w	80041e4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004084:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004088:	2b00      	cmp	r3, #0
 800408a:	f000 8145 	beq.w	8004318 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004092:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004096:	429a      	cmp	r2, r3
 8004098:	f080 813e 	bcs.w	8004318 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80040a2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	2b20      	cmp	r3, #32
 80040ac:	f000 8088 	beq.w	80041c0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	330c      	adds	r3, #12
 80040b6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ba:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80040be:	e853 3f00 	ldrex	r3, [r3]
 80040c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80040c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80040ca:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80040ce:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	330c      	adds	r3, #12
 80040d8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80040dc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80040e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80040e8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040ec:	e841 2300 	strex	r3, r2, [r1]
 80040f0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d1d9      	bne.n	80040b0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	3314      	adds	r3, #20
 8004102:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004106:	e853 3f00 	ldrex	r3, [r3]
 800410a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800410c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800410e:	f023 0301 	bic.w	r3, r3, #1
 8004112:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	3314      	adds	r3, #20
 800411c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004120:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004124:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004126:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004128:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800412c:	e841 2300 	strex	r3, r2, [r1]
 8004130:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004132:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1e1      	bne.n	80040fc <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3314      	adds	r3, #20
 800413e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004140:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004142:	e853 3f00 	ldrex	r3, [r3]
 8004146:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004148:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800414a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800414e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3314      	adds	r3, #20
 8004158:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800415c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800415e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004160:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004162:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004164:	e841 2300 	strex	r3, r2, [r1]
 8004168:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800416a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800416c:	2b00      	cmp	r3, #0
 800416e:	d1e3      	bne.n	8004138 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2220      	movs	r2, #32
 8004174:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	330c      	adds	r3, #12
 8004184:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004186:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004188:	e853 3f00 	ldrex	r3, [r3]
 800418c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800418e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004190:	f023 0310 	bic.w	r3, r3, #16
 8004194:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80041a2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80041a4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80041a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80041aa:	e841 2300 	strex	r3, r2, [r1]
 80041ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80041b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d1e3      	bne.n	800417e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041ba:	4618      	mov	r0, r3
 80041bc:	f7fd fea5 	bl	8001f0a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2202      	movs	r2, #2
 80041c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	1ad3      	subs	r3, r2, r3
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	4619      	mov	r1, r3
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f8b6 	bl	8004348 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80041dc:	e09c      	b.n	8004318 <HAL_UART_IRQHandler+0x518>
 80041de:	bf00      	nop
 80041e0:	08004547 	.word	0x08004547
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041ec:	b29b      	uxth	r3, r3
 80041ee:	1ad3      	subs	r3, r2, r3
 80041f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041f8:	b29b      	uxth	r3, r3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	f000 808e 	beq.w	800431c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004200:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 8089 	beq.w	800431c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	330c      	adds	r3, #12
 8004210:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004212:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004214:	e853 3f00 	ldrex	r3, [r3]
 8004218:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800421a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800421c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004220:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	330c      	adds	r3, #12
 800422a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800422e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004230:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004232:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004234:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004236:	e841 2300 	strex	r3, r2, [r1]
 800423a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800423c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1e3      	bne.n	800420a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	3314      	adds	r3, #20
 8004248:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800424c:	e853 3f00 	ldrex	r3, [r3]
 8004250:	623b      	str	r3, [r7, #32]
   return(result);
 8004252:	6a3b      	ldr	r3, [r7, #32]
 8004254:	f023 0301 	bic.w	r3, r3, #1
 8004258:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	3314      	adds	r3, #20
 8004262:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004266:	633a      	str	r2, [r7, #48]	@ 0x30
 8004268:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800426a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800426c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800426e:	e841 2300 	strex	r3, r2, [r1]
 8004272:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1e3      	bne.n	8004242 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2220      	movs	r2, #32
 800427e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2200      	movs	r2, #0
 8004286:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	330c      	adds	r3, #12
 800428e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	e853 3f00 	ldrex	r3, [r3]
 8004296:	60fb      	str	r3, [r7, #12]
   return(result);
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 0310 	bic.w	r3, r3, #16
 800429e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	330c      	adds	r3, #12
 80042a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80042ac:	61fa      	str	r2, [r7, #28]
 80042ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b0:	69b9      	ldr	r1, [r7, #24]
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	e841 2300 	strex	r3, r2, [r1]
 80042b8:	617b      	str	r3, [r7, #20]
   return(result);
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1e3      	bne.n	8004288 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2202      	movs	r2, #2
 80042c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80042c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80042ca:	4619      	mov	r1, r3
 80042cc:	6878      	ldr	r0, [r7, #4]
 80042ce:	f000 f83b 	bl	8004348 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80042d2:	e023      	b.n	800431c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80042d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d009      	beq.n	80042f4 <HAL_UART_IRQHandler+0x4f4>
 80042e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d003      	beq.n	80042f4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f93e 	bl	800456e <UART_Transmit_IT>
    return;
 80042f2:	e014      	b.n	800431e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d00e      	beq.n	800431e <HAL_UART_IRQHandler+0x51e>
 8004300:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 f97d 	bl	800460c <UART_EndTransmit_IT>
    return;
 8004312:	e004      	b.n	800431e <HAL_UART_IRQHandler+0x51e>
    return;
 8004314:	bf00      	nop
 8004316:	e002      	b.n	800431e <HAL_UART_IRQHandler+0x51e>
      return;
 8004318:	bf00      	nop
 800431a:	e000      	b.n	800431e <HAL_UART_IRQHandler+0x51e>
      return;
 800431c:	bf00      	nop
  }
}
 800431e:	37e8      	adds	r7, #232	@ 0xe8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}

08004324 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800432c:	bf00      	nop
 800432e:	370c      	adds	r7, #12
 8004330:	46bd      	mov	sp, r7
 8004332:	bc80      	pop	{r7}
 8004334:	4770      	bx	lr

08004336 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004336:	b480      	push	{r7}
 8004338:	b083      	sub	sp, #12
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800433e:	bf00      	nop
 8004340:	370c      	adds	r7, #12
 8004342:	46bd      	mov	sp, r7
 8004344:	bc80      	pop	{r7}
 8004346:	4770      	bx	lr

08004348 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	460b      	mov	r3, r1
 8004352:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004354:	bf00      	nop
 8004356:	370c      	adds	r7, #12
 8004358:	46bd      	mov	sp, r7
 800435a:	bc80      	pop	{r7}
 800435c:	4770      	bx	lr

0800435e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b086      	sub	sp, #24
 8004362:	af00      	add	r7, sp, #0
 8004364:	60f8      	str	r0, [r7, #12]
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	603b      	str	r3, [r7, #0]
 800436a:	4613      	mov	r3, r2
 800436c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800436e:	e03b      	b.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004370:	6a3b      	ldr	r3, [r7, #32]
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004376:	d037      	beq.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004378:	f7fd fc8c 	bl	8001c94 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	6a3a      	ldr	r2, [r7, #32]
 8004384:	429a      	cmp	r2, r3
 8004386:	d302      	bcc.n	800438e <UART_WaitOnFlagUntilTimeout+0x30>
 8004388:	6a3b      	ldr	r3, [r7, #32]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d101      	bne.n	8004392 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e03a      	b.n	8004408 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f003 0304 	and.w	r3, r3, #4
 800439c:	2b00      	cmp	r3, #0
 800439e:	d023      	beq.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	2b80      	cmp	r3, #128	@ 0x80
 80043a4:	d020      	beq.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b40      	cmp	r3, #64	@ 0x40
 80043aa:	d01d      	beq.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	2b08      	cmp	r3, #8
 80043b8:	d116      	bne.n	80043e8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80043ba:	2300      	movs	r3, #0
 80043bc:	617b      	str	r3, [r7, #20]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	617b      	str	r3, [r7, #20]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 f856 	bl	8004482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2208      	movs	r2, #8
 80043da:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80043e4:	2301      	movs	r3, #1
 80043e6:	e00f      	b.n	8004408 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	68bb      	ldr	r3, [r7, #8]
 80043f0:	4013      	ands	r3, r2
 80043f2:	68ba      	ldr	r2, [r7, #8]
 80043f4:	429a      	cmp	r2, r3
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	79fb      	ldrb	r3, [r7, #7]
 8004402:	429a      	cmp	r2, r3
 8004404:	d0b4      	beq.n	8004370 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004406:	2300      	movs	r3, #0
}
 8004408:	4618      	mov	r0, r3
 800440a:	3718      	adds	r7, #24
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	60f8      	str	r0, [r7, #12]
 8004418:	60b9      	str	r1, [r7, #8]
 800441a:	4613      	mov	r3, r2
 800441c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	88fa      	ldrh	r2, [r7, #6]
 8004428:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	88fa      	ldrh	r2, [r7, #6]
 800442e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	2200      	movs	r2, #0
 8004434:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2222      	movs	r2, #34	@ 0x22
 800443a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d007      	beq.n	8004456 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	68da      	ldr	r2, [r3, #12]
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004454:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	695a      	ldr	r2, [r3, #20]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f042 0201 	orr.w	r2, r2, #1
 8004464:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68da      	ldr	r2, [r3, #12]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0220 	orr.w	r2, r2, #32
 8004474:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004476:	2300      	movs	r3, #0
}
 8004478:	4618      	mov	r0, r3
 800447a:	3714      	adds	r7, #20
 800447c:	46bd      	mov	sp, r7
 800447e:	bc80      	pop	{r7}
 8004480:	4770      	bx	lr

08004482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004482:	b480      	push	{r7}
 8004484:	b095      	sub	sp, #84	@ 0x54
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	330c      	adds	r3, #12
 8004490:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004494:	e853 3f00 	ldrex	r3, [r3]
 8004498:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800449a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800449c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	330c      	adds	r3, #12
 80044a8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80044aa:	643a      	str	r2, [r7, #64]	@ 0x40
 80044ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044b2:	e841 2300 	strex	r3, r2, [r1]
 80044b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d1e5      	bne.n	800448a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	3314      	adds	r3, #20
 80044c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c6:	6a3b      	ldr	r3, [r7, #32]
 80044c8:	e853 3f00 	ldrex	r3, [r3]
 80044cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	f023 0301 	bic.w	r3, r3, #1
 80044d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	3314      	adds	r3, #20
 80044dc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044de:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044e0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e6:	e841 2300 	strex	r3, r2, [r1]
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d1e5      	bne.n	80044be <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d119      	bne.n	800452e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	330c      	adds	r3, #12
 8004500:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	e853 3f00 	ldrex	r3, [r3]
 8004508:	60bb      	str	r3, [r7, #8]
   return(result);
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f023 0310 	bic.w	r3, r3, #16
 8004510:	647b      	str	r3, [r7, #68]	@ 0x44
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	330c      	adds	r3, #12
 8004518:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800451a:	61ba      	str	r2, [r7, #24]
 800451c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451e:	6979      	ldr	r1, [r7, #20]
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	e841 2300 	strex	r3, r2, [r1]
 8004526:	613b      	str	r3, [r7, #16]
   return(result);
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1e5      	bne.n	80044fa <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2220      	movs	r2, #32
 8004532:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800453c:	bf00      	nop
 800453e:	3754      	adds	r7, #84	@ 0x54
 8004540:	46bd      	mov	sp, r7
 8004542:	bc80      	pop	{r7}
 8004544:	4770      	bx	lr

08004546 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004546:	b580      	push	{r7, lr}
 8004548:	b084      	sub	sp, #16
 800454a:	af00      	add	r7, sp, #0
 800454c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004552:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2200      	movs	r2, #0
 8004558:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004560:	68f8      	ldr	r0, [r7, #12]
 8004562:	f7ff fee8 	bl	8004336 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004566:	bf00      	nop
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}

0800456e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800456e:	b480      	push	{r7}
 8004570:	b085      	sub	sp, #20
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800457c:	b2db      	uxtb	r3, r3
 800457e:	2b21      	cmp	r3, #33	@ 0x21
 8004580:	d13e      	bne.n	8004600 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800458a:	d114      	bne.n	80045b6 <UART_Transmit_IT+0x48>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	691b      	ldr	r3, [r3, #16]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d110      	bne.n	80045b6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	881b      	ldrh	r3, [r3, #0]
 800459e:	461a      	mov	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045a8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6a1b      	ldr	r3, [r3, #32]
 80045ae:	1c9a      	adds	r2, r3, #2
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	621a      	str	r2, [r3, #32]
 80045b4:	e008      	b.n	80045c8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	1c59      	adds	r1, r3, #1
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	6211      	str	r1, [r2, #32]
 80045c0:	781a      	ldrb	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	3b01      	subs	r3, #1
 80045d0:	b29b      	uxth	r3, r3
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	4619      	mov	r1, r3
 80045d6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d10f      	bne.n	80045fc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045ea:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68da      	ldr	r2, [r3, #12]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045fa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045fc:	2300      	movs	r3, #0
 80045fe:	e000      	b.n	8004602 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004600:	2302      	movs	r3, #2
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr

0800460c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b082      	sub	sp, #8
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68da      	ldr	r2, [r3, #12]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004622:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2220      	movs	r2, #32
 8004628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f7ff fe79 	bl	8004324 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}

0800463c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b08c      	sub	sp, #48	@ 0x30
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800464a:	b2db      	uxtb	r3, r3
 800464c:	2b22      	cmp	r3, #34	@ 0x22
 800464e:	f040 80ae 	bne.w	80047ae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800465a:	d117      	bne.n	800468c <UART_Receive_IT+0x50>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	691b      	ldr	r3, [r3, #16]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d113      	bne.n	800468c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004664:	2300      	movs	r3, #0
 8004666:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	b29b      	uxth	r3, r3
 8004676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800467a:	b29a      	uxth	r2, r3
 800467c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800467e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004684:	1c9a      	adds	r2, r3, #2
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	629a      	str	r2, [r3, #40]	@ 0x28
 800468a:	e026      	b.n	80046da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004690:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004692:	2300      	movs	r3, #0
 8004694:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800469e:	d007      	beq.n	80046b0 <UART_Receive_IT+0x74>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d10a      	bne.n	80046be <UART_Receive_IT+0x82>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d106      	bne.n	80046be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	b2da      	uxtb	r2, r3
 80046b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ba:	701a      	strb	r2, [r3, #0]
 80046bc:	e008      	b.n	80046d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	b2db      	uxtb	r3, r3
 80046c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046ca:	b2da      	uxtb	r2, r3
 80046cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d4:	1c5a      	adds	r2, r3, #1
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80046de:	b29b      	uxth	r3, r3
 80046e0:	3b01      	subs	r3, #1
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	4619      	mov	r1, r3
 80046e8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d15d      	bne.n	80047aa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0220 	bic.w	r2, r2, #32
 80046fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	68da      	ldr	r2, [r3, #12]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800470c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	695a      	ldr	r2, [r3, #20]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f022 0201 	bic.w	r2, r2, #1
 800471c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2220      	movs	r2, #32
 8004722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004730:	2b01      	cmp	r3, #1
 8004732:	d135      	bne.n	80047a0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	330c      	adds	r3, #12
 8004740:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	e853 3f00 	ldrex	r3, [r3]
 8004748:	613b      	str	r3, [r7, #16]
   return(result);
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	f023 0310 	bic.w	r3, r3, #16
 8004750:	627b      	str	r3, [r7, #36]	@ 0x24
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	330c      	adds	r3, #12
 8004758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475a:	623a      	str	r2, [r7, #32]
 800475c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800475e:	69f9      	ldr	r1, [r7, #28]
 8004760:	6a3a      	ldr	r2, [r7, #32]
 8004762:	e841 2300 	strex	r3, r2, [r1]
 8004766:	61bb      	str	r3, [r7, #24]
   return(result);
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d1e5      	bne.n	800473a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b10      	cmp	r3, #16
 800477a:	d10a      	bne.n	8004792 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800477c:	2300      	movs	r3, #0
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	60fb      	str	r3, [r7, #12]
 8004790:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004796:	4619      	mov	r1, r3
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f7ff fdd5 	bl	8004348 <HAL_UARTEx_RxEventCallback>
 800479e:	e002      	b.n	80047a6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7fc fd0d 	bl	80011c0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	e002      	b.n	80047b0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80047aa:	2300      	movs	r3, #0
 80047ac:	e000      	b.n	80047b0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80047ae:	2302      	movs	r3, #2
  }
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3730      	adds	r7, #48	@ 0x30
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}

080047b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	68da      	ldr	r2, [r3, #12]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	430a      	orrs	r2, r1
 80047d4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	689a      	ldr	r2, [r3, #8]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	691b      	ldr	r3, [r3, #16]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80047f2:	f023 030c 	bic.w	r3, r3, #12
 80047f6:	687a      	ldr	r2, [r7, #4]
 80047f8:	6812      	ldr	r2, [r2, #0]
 80047fa:	68b9      	ldr	r1, [r7, #8]
 80047fc:	430b      	orrs	r3, r1
 80047fe:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	695b      	ldr	r3, [r3, #20]
 8004806:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	699a      	ldr	r2, [r3, #24]
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	430a      	orrs	r2, r1
 8004814:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a2c      	ldr	r2, [pc, #176]	@ (80048cc <UART_SetConfig+0x114>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d103      	bne.n	8004828 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004820:	f7ff f9bc 	bl	8003b9c <HAL_RCC_GetPCLK2Freq>
 8004824:	60f8      	str	r0, [r7, #12]
 8004826:	e002      	b.n	800482e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004828:	f7ff f9a4 	bl	8003b74 <HAL_RCC_GetPCLK1Freq>
 800482c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	4613      	mov	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	4413      	add	r3, r2
 8004836:	009a      	lsls	r2, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	009b      	lsls	r3, r3, #2
 8004840:	fbb2 f3f3 	udiv	r3, r2, r3
 8004844:	4a22      	ldr	r2, [pc, #136]	@ (80048d0 <UART_SetConfig+0x118>)
 8004846:	fba2 2303 	umull	r2, r3, r2, r3
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	0119      	lsls	r1, r3, #4
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4613      	mov	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	4413      	add	r3, r2
 8004856:	009a      	lsls	r2, r3, #2
 8004858:	441a      	add	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	fbb2 f2f3 	udiv	r2, r2, r3
 8004864:	4b1a      	ldr	r3, [pc, #104]	@ (80048d0 <UART_SetConfig+0x118>)
 8004866:	fba3 0302 	umull	r0, r3, r3, r2
 800486a:	095b      	lsrs	r3, r3, #5
 800486c:	2064      	movs	r0, #100	@ 0x64
 800486e:	fb00 f303 	mul.w	r3, r0, r3
 8004872:	1ad3      	subs	r3, r2, r3
 8004874:	011b      	lsls	r3, r3, #4
 8004876:	3332      	adds	r3, #50	@ 0x32
 8004878:	4a15      	ldr	r2, [pc, #84]	@ (80048d0 <UART_SetConfig+0x118>)
 800487a:	fba2 2303 	umull	r2, r3, r2, r3
 800487e:	095b      	lsrs	r3, r3, #5
 8004880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004884:	4419      	add	r1, r3
 8004886:	68fa      	ldr	r2, [r7, #12]
 8004888:	4613      	mov	r3, r2
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	4413      	add	r3, r2
 800488e:	009a      	lsls	r2, r3, #2
 8004890:	441a      	add	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	fbb2 f2f3 	udiv	r2, r2, r3
 800489c:	4b0c      	ldr	r3, [pc, #48]	@ (80048d0 <UART_SetConfig+0x118>)
 800489e:	fba3 0302 	umull	r0, r3, r3, r2
 80048a2:	095b      	lsrs	r3, r3, #5
 80048a4:	2064      	movs	r0, #100	@ 0x64
 80048a6:	fb00 f303 	mul.w	r3, r0, r3
 80048aa:	1ad3      	subs	r3, r2, r3
 80048ac:	011b      	lsls	r3, r3, #4
 80048ae:	3332      	adds	r3, #50	@ 0x32
 80048b0:	4a07      	ldr	r2, [pc, #28]	@ (80048d0 <UART_SetConfig+0x118>)
 80048b2:	fba2 2303 	umull	r2, r3, r2, r3
 80048b6:	095b      	lsrs	r3, r3, #5
 80048b8:	f003 020f 	and.w	r2, r3, #15
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	440a      	add	r2, r1
 80048c2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048c4:	bf00      	nop
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}
 80048cc:	40013800 	.word	0x40013800
 80048d0:	51eb851f 	.word	0x51eb851f

080048d4 <__cvt>:
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048da:	461d      	mov	r5, r3
 80048dc:	bfbb      	ittet	lt
 80048de:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80048e2:	461d      	movlt	r5, r3
 80048e4:	2300      	movge	r3, #0
 80048e6:	232d      	movlt	r3, #45	@ 0x2d
 80048e8:	b088      	sub	sp, #32
 80048ea:	4614      	mov	r4, r2
 80048ec:	bfb8      	it	lt
 80048ee:	4614      	movlt	r4, r2
 80048f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80048f2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80048f4:	7013      	strb	r3, [r2, #0]
 80048f6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80048f8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80048fc:	f023 0820 	bic.w	r8, r3, #32
 8004900:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004904:	d005      	beq.n	8004912 <__cvt+0x3e>
 8004906:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800490a:	d100      	bne.n	800490e <__cvt+0x3a>
 800490c:	3601      	adds	r6, #1
 800490e:	2302      	movs	r3, #2
 8004910:	e000      	b.n	8004914 <__cvt+0x40>
 8004912:	2303      	movs	r3, #3
 8004914:	aa07      	add	r2, sp, #28
 8004916:	9204      	str	r2, [sp, #16]
 8004918:	aa06      	add	r2, sp, #24
 800491a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800491e:	e9cd 3600 	strd	r3, r6, [sp]
 8004922:	4622      	mov	r2, r4
 8004924:	462b      	mov	r3, r5
 8004926:	f000 ff5f 	bl	80057e8 <_dtoa_r>
 800492a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800492e:	4607      	mov	r7, r0
 8004930:	d119      	bne.n	8004966 <__cvt+0x92>
 8004932:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004934:	07db      	lsls	r3, r3, #31
 8004936:	d50e      	bpl.n	8004956 <__cvt+0x82>
 8004938:	eb00 0906 	add.w	r9, r0, r6
 800493c:	2200      	movs	r2, #0
 800493e:	2300      	movs	r3, #0
 8004940:	4620      	mov	r0, r4
 8004942:	4629      	mov	r1, r5
 8004944:	f7fc f830 	bl	80009a8 <__aeabi_dcmpeq>
 8004948:	b108      	cbz	r0, 800494e <__cvt+0x7a>
 800494a:	f8cd 901c 	str.w	r9, [sp, #28]
 800494e:	2230      	movs	r2, #48	@ 0x30
 8004950:	9b07      	ldr	r3, [sp, #28]
 8004952:	454b      	cmp	r3, r9
 8004954:	d31e      	bcc.n	8004994 <__cvt+0xc0>
 8004956:	4638      	mov	r0, r7
 8004958:	9b07      	ldr	r3, [sp, #28]
 800495a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800495c:	1bdb      	subs	r3, r3, r7
 800495e:	6013      	str	r3, [r2, #0]
 8004960:	b008      	add	sp, #32
 8004962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004966:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800496a:	eb00 0906 	add.w	r9, r0, r6
 800496e:	d1e5      	bne.n	800493c <__cvt+0x68>
 8004970:	7803      	ldrb	r3, [r0, #0]
 8004972:	2b30      	cmp	r3, #48	@ 0x30
 8004974:	d10a      	bne.n	800498c <__cvt+0xb8>
 8004976:	2200      	movs	r2, #0
 8004978:	2300      	movs	r3, #0
 800497a:	4620      	mov	r0, r4
 800497c:	4629      	mov	r1, r5
 800497e:	f7fc f813 	bl	80009a8 <__aeabi_dcmpeq>
 8004982:	b918      	cbnz	r0, 800498c <__cvt+0xb8>
 8004984:	f1c6 0601 	rsb	r6, r6, #1
 8004988:	f8ca 6000 	str.w	r6, [sl]
 800498c:	f8da 3000 	ldr.w	r3, [sl]
 8004990:	4499      	add	r9, r3
 8004992:	e7d3      	b.n	800493c <__cvt+0x68>
 8004994:	1c59      	adds	r1, r3, #1
 8004996:	9107      	str	r1, [sp, #28]
 8004998:	701a      	strb	r2, [r3, #0]
 800499a:	e7d9      	b.n	8004950 <__cvt+0x7c>

0800499c <__exponent>:
 800499c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800499e:	2900      	cmp	r1, #0
 80049a0:	bfb6      	itet	lt
 80049a2:	232d      	movlt	r3, #45	@ 0x2d
 80049a4:	232b      	movge	r3, #43	@ 0x2b
 80049a6:	4249      	neglt	r1, r1
 80049a8:	2909      	cmp	r1, #9
 80049aa:	7002      	strb	r2, [r0, #0]
 80049ac:	7043      	strb	r3, [r0, #1]
 80049ae:	dd29      	ble.n	8004a04 <__exponent+0x68>
 80049b0:	f10d 0307 	add.w	r3, sp, #7
 80049b4:	461d      	mov	r5, r3
 80049b6:	270a      	movs	r7, #10
 80049b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80049bc:	461a      	mov	r2, r3
 80049be:	fb07 1416 	mls	r4, r7, r6, r1
 80049c2:	3430      	adds	r4, #48	@ 0x30
 80049c4:	f802 4c01 	strb.w	r4, [r2, #-1]
 80049c8:	460c      	mov	r4, r1
 80049ca:	2c63      	cmp	r4, #99	@ 0x63
 80049cc:	4631      	mov	r1, r6
 80049ce:	f103 33ff 	add.w	r3, r3, #4294967295
 80049d2:	dcf1      	bgt.n	80049b8 <__exponent+0x1c>
 80049d4:	3130      	adds	r1, #48	@ 0x30
 80049d6:	1e94      	subs	r4, r2, #2
 80049d8:	f803 1c01 	strb.w	r1, [r3, #-1]
 80049dc:	4623      	mov	r3, r4
 80049de:	1c41      	adds	r1, r0, #1
 80049e0:	42ab      	cmp	r3, r5
 80049e2:	d30a      	bcc.n	80049fa <__exponent+0x5e>
 80049e4:	f10d 0309 	add.w	r3, sp, #9
 80049e8:	1a9b      	subs	r3, r3, r2
 80049ea:	42ac      	cmp	r4, r5
 80049ec:	bf88      	it	hi
 80049ee:	2300      	movhi	r3, #0
 80049f0:	3302      	adds	r3, #2
 80049f2:	4403      	add	r3, r0
 80049f4:	1a18      	subs	r0, r3, r0
 80049f6:	b003      	add	sp, #12
 80049f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049fa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80049fe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a02:	e7ed      	b.n	80049e0 <__exponent+0x44>
 8004a04:	2330      	movs	r3, #48	@ 0x30
 8004a06:	3130      	adds	r1, #48	@ 0x30
 8004a08:	7083      	strb	r3, [r0, #2]
 8004a0a:	70c1      	strb	r1, [r0, #3]
 8004a0c:	1d03      	adds	r3, r0, #4
 8004a0e:	e7f1      	b.n	80049f4 <__exponent+0x58>

08004a10 <_printf_float>:
 8004a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a14:	b091      	sub	sp, #68	@ 0x44
 8004a16:	460c      	mov	r4, r1
 8004a18:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8004a1c:	4616      	mov	r6, r2
 8004a1e:	461f      	mov	r7, r3
 8004a20:	4605      	mov	r5, r0
 8004a22:	f000 fdd3 	bl	80055cc <_localeconv_r>
 8004a26:	6803      	ldr	r3, [r0, #0]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	9308      	str	r3, [sp, #32]
 8004a2c:	f7fb fb90 	bl	8000150 <strlen>
 8004a30:	2300      	movs	r3, #0
 8004a32:	930e      	str	r3, [sp, #56]	@ 0x38
 8004a34:	f8d8 3000 	ldr.w	r3, [r8]
 8004a38:	9009      	str	r0, [sp, #36]	@ 0x24
 8004a3a:	3307      	adds	r3, #7
 8004a3c:	f023 0307 	bic.w	r3, r3, #7
 8004a40:	f103 0208 	add.w	r2, r3, #8
 8004a44:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a48:	f8d4 b000 	ldr.w	fp, [r4]
 8004a4c:	f8c8 2000 	str.w	r2, [r8]
 8004a50:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004a54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004a58:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004a5a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8004a62:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004a66:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004a6a:	4b9c      	ldr	r3, [pc, #624]	@ (8004cdc <_printf_float+0x2cc>)
 8004a6c:	f7fb ffce 	bl	8000a0c <__aeabi_dcmpun>
 8004a70:	bb70      	cbnz	r0, 8004ad0 <_printf_float+0xc0>
 8004a72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004a76:	f04f 32ff 	mov.w	r2, #4294967295
 8004a7a:	4b98      	ldr	r3, [pc, #608]	@ (8004cdc <_printf_float+0x2cc>)
 8004a7c:	f7fb ffa8 	bl	80009d0 <__aeabi_dcmple>
 8004a80:	bb30      	cbnz	r0, 8004ad0 <_printf_float+0xc0>
 8004a82:	2200      	movs	r2, #0
 8004a84:	2300      	movs	r3, #0
 8004a86:	4640      	mov	r0, r8
 8004a88:	4649      	mov	r1, r9
 8004a8a:	f7fb ff97 	bl	80009bc <__aeabi_dcmplt>
 8004a8e:	b110      	cbz	r0, 8004a96 <_printf_float+0x86>
 8004a90:	232d      	movs	r3, #45	@ 0x2d
 8004a92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a96:	4a92      	ldr	r2, [pc, #584]	@ (8004ce0 <_printf_float+0x2d0>)
 8004a98:	4b92      	ldr	r3, [pc, #584]	@ (8004ce4 <_printf_float+0x2d4>)
 8004a9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004a9e:	bf94      	ite	ls
 8004aa0:	4690      	movls	r8, r2
 8004aa2:	4698      	movhi	r8, r3
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	f04f 0900 	mov.w	r9, #0
 8004aaa:	6123      	str	r3, [r4, #16]
 8004aac:	f02b 0304 	bic.w	r3, fp, #4
 8004ab0:	6023      	str	r3, [r4, #0]
 8004ab2:	4633      	mov	r3, r6
 8004ab4:	4621      	mov	r1, r4
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	9700      	str	r7, [sp, #0]
 8004aba:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004abc:	f000 f9d4 	bl	8004e68 <_printf_common>
 8004ac0:	3001      	adds	r0, #1
 8004ac2:	f040 8090 	bne.w	8004be6 <_printf_float+0x1d6>
 8004ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aca:	b011      	add	sp, #68	@ 0x44
 8004acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ad0:	4642      	mov	r2, r8
 8004ad2:	464b      	mov	r3, r9
 8004ad4:	4640      	mov	r0, r8
 8004ad6:	4649      	mov	r1, r9
 8004ad8:	f7fb ff98 	bl	8000a0c <__aeabi_dcmpun>
 8004adc:	b148      	cbz	r0, 8004af2 <_printf_float+0xe2>
 8004ade:	464b      	mov	r3, r9
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	bfb8      	it	lt
 8004ae4:	232d      	movlt	r3, #45	@ 0x2d
 8004ae6:	4a80      	ldr	r2, [pc, #512]	@ (8004ce8 <_printf_float+0x2d8>)
 8004ae8:	bfb8      	it	lt
 8004aea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004aee:	4b7f      	ldr	r3, [pc, #508]	@ (8004cec <_printf_float+0x2dc>)
 8004af0:	e7d3      	b.n	8004a9a <_printf_float+0x8a>
 8004af2:	6863      	ldr	r3, [r4, #4]
 8004af4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8004af8:	1c5a      	adds	r2, r3, #1
 8004afa:	d13f      	bne.n	8004b7c <_printf_float+0x16c>
 8004afc:	2306      	movs	r3, #6
 8004afe:	6063      	str	r3, [r4, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8004b06:	6023      	str	r3, [r4, #0]
 8004b08:	9206      	str	r2, [sp, #24]
 8004b0a:	aa0e      	add	r2, sp, #56	@ 0x38
 8004b0c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8004b10:	aa0d      	add	r2, sp, #52	@ 0x34
 8004b12:	9203      	str	r2, [sp, #12]
 8004b14:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8004b18:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8004b1c:	6863      	ldr	r3, [r4, #4]
 8004b1e:	4642      	mov	r2, r8
 8004b20:	9300      	str	r3, [sp, #0]
 8004b22:	4628      	mov	r0, r5
 8004b24:	464b      	mov	r3, r9
 8004b26:	910a      	str	r1, [sp, #40]	@ 0x28
 8004b28:	f7ff fed4 	bl	80048d4 <__cvt>
 8004b2c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004b2e:	4680      	mov	r8, r0
 8004b30:	2947      	cmp	r1, #71	@ 0x47
 8004b32:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004b34:	d128      	bne.n	8004b88 <_printf_float+0x178>
 8004b36:	1cc8      	adds	r0, r1, #3
 8004b38:	db02      	blt.n	8004b40 <_printf_float+0x130>
 8004b3a:	6863      	ldr	r3, [r4, #4]
 8004b3c:	4299      	cmp	r1, r3
 8004b3e:	dd40      	ble.n	8004bc2 <_printf_float+0x1b2>
 8004b40:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b44:	fa5f fa8a 	uxtb.w	sl, sl
 8004b48:	4652      	mov	r2, sl
 8004b4a:	3901      	subs	r1, #1
 8004b4c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b50:	910d      	str	r1, [sp, #52]	@ 0x34
 8004b52:	f7ff ff23 	bl	800499c <__exponent>
 8004b56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004b58:	4681      	mov	r9, r0
 8004b5a:	1813      	adds	r3, r2, r0
 8004b5c:	2a01      	cmp	r2, #1
 8004b5e:	6123      	str	r3, [r4, #16]
 8004b60:	dc02      	bgt.n	8004b68 <_printf_float+0x158>
 8004b62:	6822      	ldr	r2, [r4, #0]
 8004b64:	07d2      	lsls	r2, r2, #31
 8004b66:	d501      	bpl.n	8004b6c <_printf_float+0x15c>
 8004b68:	3301      	adds	r3, #1
 8004b6a:	6123      	str	r3, [r4, #16]
 8004b6c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d09e      	beq.n	8004ab2 <_printf_float+0xa2>
 8004b74:	232d      	movs	r3, #45	@ 0x2d
 8004b76:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b7a:	e79a      	b.n	8004ab2 <_printf_float+0xa2>
 8004b7c:	2947      	cmp	r1, #71	@ 0x47
 8004b7e:	d1bf      	bne.n	8004b00 <_printf_float+0xf0>
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d1bd      	bne.n	8004b00 <_printf_float+0xf0>
 8004b84:	2301      	movs	r3, #1
 8004b86:	e7ba      	b.n	8004afe <_printf_float+0xee>
 8004b88:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004b8c:	d9dc      	bls.n	8004b48 <_printf_float+0x138>
 8004b8e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004b92:	d118      	bne.n	8004bc6 <_printf_float+0x1b6>
 8004b94:	2900      	cmp	r1, #0
 8004b96:	6863      	ldr	r3, [r4, #4]
 8004b98:	dd0b      	ble.n	8004bb2 <_printf_float+0x1a2>
 8004b9a:	6121      	str	r1, [r4, #16]
 8004b9c:	b913      	cbnz	r3, 8004ba4 <_printf_float+0x194>
 8004b9e:	6822      	ldr	r2, [r4, #0]
 8004ba0:	07d0      	lsls	r0, r2, #31
 8004ba2:	d502      	bpl.n	8004baa <_printf_float+0x19a>
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	440b      	add	r3, r1
 8004ba8:	6123      	str	r3, [r4, #16]
 8004baa:	f04f 0900 	mov.w	r9, #0
 8004bae:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004bb0:	e7dc      	b.n	8004b6c <_printf_float+0x15c>
 8004bb2:	b913      	cbnz	r3, 8004bba <_printf_float+0x1aa>
 8004bb4:	6822      	ldr	r2, [r4, #0]
 8004bb6:	07d2      	lsls	r2, r2, #31
 8004bb8:	d501      	bpl.n	8004bbe <_printf_float+0x1ae>
 8004bba:	3302      	adds	r3, #2
 8004bbc:	e7f4      	b.n	8004ba8 <_printf_float+0x198>
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e7f2      	b.n	8004ba8 <_printf_float+0x198>
 8004bc2:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004bc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004bc8:	4299      	cmp	r1, r3
 8004bca:	db05      	blt.n	8004bd8 <_printf_float+0x1c8>
 8004bcc:	6823      	ldr	r3, [r4, #0]
 8004bce:	6121      	str	r1, [r4, #16]
 8004bd0:	07d8      	lsls	r0, r3, #31
 8004bd2:	d5ea      	bpl.n	8004baa <_printf_float+0x19a>
 8004bd4:	1c4b      	adds	r3, r1, #1
 8004bd6:	e7e7      	b.n	8004ba8 <_printf_float+0x198>
 8004bd8:	2900      	cmp	r1, #0
 8004bda:	bfcc      	ite	gt
 8004bdc:	2201      	movgt	r2, #1
 8004bde:	f1c1 0202 	rsble	r2, r1, #2
 8004be2:	4413      	add	r3, r2
 8004be4:	e7e0      	b.n	8004ba8 <_printf_float+0x198>
 8004be6:	6823      	ldr	r3, [r4, #0]
 8004be8:	055a      	lsls	r2, r3, #21
 8004bea:	d407      	bmi.n	8004bfc <_printf_float+0x1ec>
 8004bec:	6923      	ldr	r3, [r4, #16]
 8004bee:	4642      	mov	r2, r8
 8004bf0:	4631      	mov	r1, r6
 8004bf2:	4628      	mov	r0, r5
 8004bf4:	47b8      	blx	r7
 8004bf6:	3001      	adds	r0, #1
 8004bf8:	d12b      	bne.n	8004c52 <_printf_float+0x242>
 8004bfa:	e764      	b.n	8004ac6 <_printf_float+0xb6>
 8004bfc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c00:	f240 80dc 	bls.w	8004dbc <_printf_float+0x3ac>
 8004c04:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	f7fb fecc 	bl	80009a8 <__aeabi_dcmpeq>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	d033      	beq.n	8004c7c <_printf_float+0x26c>
 8004c14:	2301      	movs	r3, #1
 8004c16:	4631      	mov	r1, r6
 8004c18:	4628      	mov	r0, r5
 8004c1a:	4a35      	ldr	r2, [pc, #212]	@ (8004cf0 <_printf_float+0x2e0>)
 8004c1c:	47b8      	blx	r7
 8004c1e:	3001      	adds	r0, #1
 8004c20:	f43f af51 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c24:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8004c28:	4543      	cmp	r3, r8
 8004c2a:	db02      	blt.n	8004c32 <_printf_float+0x222>
 8004c2c:	6823      	ldr	r3, [r4, #0]
 8004c2e:	07d8      	lsls	r0, r3, #31
 8004c30:	d50f      	bpl.n	8004c52 <_printf_float+0x242>
 8004c32:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c36:	4631      	mov	r1, r6
 8004c38:	4628      	mov	r0, r5
 8004c3a:	47b8      	blx	r7
 8004c3c:	3001      	adds	r0, #1
 8004c3e:	f43f af42 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c42:	f04f 0900 	mov.w	r9, #0
 8004c46:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c4a:	f104 0a1a 	add.w	sl, r4, #26
 8004c4e:	45c8      	cmp	r8, r9
 8004c50:	dc09      	bgt.n	8004c66 <_printf_float+0x256>
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	079b      	lsls	r3, r3, #30
 8004c56:	f100 8102 	bmi.w	8004e5e <_printf_float+0x44e>
 8004c5a:	68e0      	ldr	r0, [r4, #12]
 8004c5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004c5e:	4298      	cmp	r0, r3
 8004c60:	bfb8      	it	lt
 8004c62:	4618      	movlt	r0, r3
 8004c64:	e731      	b.n	8004aca <_printf_float+0xba>
 8004c66:	2301      	movs	r3, #1
 8004c68:	4652      	mov	r2, sl
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b8      	blx	r7
 8004c70:	3001      	adds	r0, #1
 8004c72:	f43f af28 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c76:	f109 0901 	add.w	r9, r9, #1
 8004c7a:	e7e8      	b.n	8004c4e <_printf_float+0x23e>
 8004c7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	dc38      	bgt.n	8004cf4 <_printf_float+0x2e4>
 8004c82:	2301      	movs	r3, #1
 8004c84:	4631      	mov	r1, r6
 8004c86:	4628      	mov	r0, r5
 8004c88:	4a19      	ldr	r2, [pc, #100]	@ (8004cf0 <_printf_float+0x2e0>)
 8004c8a:	47b8      	blx	r7
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	f43f af1a 	beq.w	8004ac6 <_printf_float+0xb6>
 8004c92:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8004c96:	ea59 0303 	orrs.w	r3, r9, r3
 8004c9a:	d102      	bne.n	8004ca2 <_printf_float+0x292>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	07d9      	lsls	r1, r3, #31
 8004ca0:	d5d7      	bpl.n	8004c52 <_printf_float+0x242>
 8004ca2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004ca6:	4631      	mov	r1, r6
 8004ca8:	4628      	mov	r0, r5
 8004caa:	47b8      	blx	r7
 8004cac:	3001      	adds	r0, #1
 8004cae:	f43f af0a 	beq.w	8004ac6 <_printf_float+0xb6>
 8004cb2:	f04f 0a00 	mov.w	sl, #0
 8004cb6:	f104 0b1a 	add.w	fp, r4, #26
 8004cba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004cbc:	425b      	negs	r3, r3
 8004cbe:	4553      	cmp	r3, sl
 8004cc0:	dc01      	bgt.n	8004cc6 <_printf_float+0x2b6>
 8004cc2:	464b      	mov	r3, r9
 8004cc4:	e793      	b.n	8004bee <_printf_float+0x1de>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	465a      	mov	r2, fp
 8004cca:	4631      	mov	r1, r6
 8004ccc:	4628      	mov	r0, r5
 8004cce:	47b8      	blx	r7
 8004cd0:	3001      	adds	r0, #1
 8004cd2:	f43f aef8 	beq.w	8004ac6 <_printf_float+0xb6>
 8004cd6:	f10a 0a01 	add.w	sl, sl, #1
 8004cda:	e7ee      	b.n	8004cba <_printf_float+0x2aa>
 8004cdc:	7fefffff 	.word	0x7fefffff
 8004ce0:	08007772 	.word	0x08007772
 8004ce4:	08007776 	.word	0x08007776
 8004ce8:	0800777a 	.word	0x0800777a
 8004cec:	0800777e 	.word	0x0800777e
 8004cf0:	08007782 	.word	0x08007782
 8004cf4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004cf6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004cfa:	4553      	cmp	r3, sl
 8004cfc:	bfa8      	it	ge
 8004cfe:	4653      	movge	r3, sl
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	4699      	mov	r9, r3
 8004d04:	dc36      	bgt.n	8004d74 <_printf_float+0x364>
 8004d06:	f04f 0b00 	mov.w	fp, #0
 8004d0a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d0e:	f104 021a 	add.w	r2, r4, #26
 8004d12:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d14:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d16:	eba3 0309 	sub.w	r3, r3, r9
 8004d1a:	455b      	cmp	r3, fp
 8004d1c:	dc31      	bgt.n	8004d82 <_printf_float+0x372>
 8004d1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d20:	459a      	cmp	sl, r3
 8004d22:	dc3a      	bgt.n	8004d9a <_printf_float+0x38a>
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	07da      	lsls	r2, r3, #31
 8004d28:	d437      	bmi.n	8004d9a <_printf_float+0x38a>
 8004d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d2c:	ebaa 0903 	sub.w	r9, sl, r3
 8004d30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d32:	ebaa 0303 	sub.w	r3, sl, r3
 8004d36:	4599      	cmp	r9, r3
 8004d38:	bfa8      	it	ge
 8004d3a:	4699      	movge	r9, r3
 8004d3c:	f1b9 0f00 	cmp.w	r9, #0
 8004d40:	dc33      	bgt.n	8004daa <_printf_float+0x39a>
 8004d42:	f04f 0800 	mov.w	r8, #0
 8004d46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d4a:	f104 0b1a 	add.w	fp, r4, #26
 8004d4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d50:	ebaa 0303 	sub.w	r3, sl, r3
 8004d54:	eba3 0309 	sub.w	r3, r3, r9
 8004d58:	4543      	cmp	r3, r8
 8004d5a:	f77f af7a 	ble.w	8004c52 <_printf_float+0x242>
 8004d5e:	2301      	movs	r3, #1
 8004d60:	465a      	mov	r2, fp
 8004d62:	4631      	mov	r1, r6
 8004d64:	4628      	mov	r0, r5
 8004d66:	47b8      	blx	r7
 8004d68:	3001      	adds	r0, #1
 8004d6a:	f43f aeac 	beq.w	8004ac6 <_printf_float+0xb6>
 8004d6e:	f108 0801 	add.w	r8, r8, #1
 8004d72:	e7ec      	b.n	8004d4e <_printf_float+0x33e>
 8004d74:	4642      	mov	r2, r8
 8004d76:	4631      	mov	r1, r6
 8004d78:	4628      	mov	r0, r5
 8004d7a:	47b8      	blx	r7
 8004d7c:	3001      	adds	r0, #1
 8004d7e:	d1c2      	bne.n	8004d06 <_printf_float+0x2f6>
 8004d80:	e6a1      	b.n	8004ac6 <_printf_float+0xb6>
 8004d82:	2301      	movs	r3, #1
 8004d84:	4631      	mov	r1, r6
 8004d86:	4628      	mov	r0, r5
 8004d88:	920a      	str	r2, [sp, #40]	@ 0x28
 8004d8a:	47b8      	blx	r7
 8004d8c:	3001      	adds	r0, #1
 8004d8e:	f43f ae9a 	beq.w	8004ac6 <_printf_float+0xb6>
 8004d92:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d94:	f10b 0b01 	add.w	fp, fp, #1
 8004d98:	e7bb      	b.n	8004d12 <_printf_float+0x302>
 8004d9a:	4631      	mov	r1, r6
 8004d9c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004da0:	4628      	mov	r0, r5
 8004da2:	47b8      	blx	r7
 8004da4:	3001      	adds	r0, #1
 8004da6:	d1c0      	bne.n	8004d2a <_printf_float+0x31a>
 8004da8:	e68d      	b.n	8004ac6 <_printf_float+0xb6>
 8004daa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004dac:	464b      	mov	r3, r9
 8004dae:	4631      	mov	r1, r6
 8004db0:	4628      	mov	r0, r5
 8004db2:	4442      	add	r2, r8
 8004db4:	47b8      	blx	r7
 8004db6:	3001      	adds	r0, #1
 8004db8:	d1c3      	bne.n	8004d42 <_printf_float+0x332>
 8004dba:	e684      	b.n	8004ac6 <_printf_float+0xb6>
 8004dbc:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004dc0:	f1ba 0f01 	cmp.w	sl, #1
 8004dc4:	dc01      	bgt.n	8004dca <_printf_float+0x3ba>
 8004dc6:	07db      	lsls	r3, r3, #31
 8004dc8:	d536      	bpl.n	8004e38 <_printf_float+0x428>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	4642      	mov	r2, r8
 8004dce:	4631      	mov	r1, r6
 8004dd0:	4628      	mov	r0, r5
 8004dd2:	47b8      	blx	r7
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	f43f ae76 	beq.w	8004ac6 <_printf_float+0xb6>
 8004dda:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f ae6e 	beq.w	8004ac6 <_printf_float+0xb6>
 8004dea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004dee:	2200      	movs	r2, #0
 8004df0:	2300      	movs	r3, #0
 8004df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004df6:	f7fb fdd7 	bl	80009a8 <__aeabi_dcmpeq>
 8004dfa:	b9c0      	cbnz	r0, 8004e2e <_printf_float+0x41e>
 8004dfc:	4653      	mov	r3, sl
 8004dfe:	f108 0201 	add.w	r2, r8, #1
 8004e02:	4631      	mov	r1, r6
 8004e04:	4628      	mov	r0, r5
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	d10c      	bne.n	8004e26 <_printf_float+0x416>
 8004e0c:	e65b      	b.n	8004ac6 <_printf_float+0xb6>
 8004e0e:	2301      	movs	r3, #1
 8004e10:	465a      	mov	r2, fp
 8004e12:	4631      	mov	r1, r6
 8004e14:	4628      	mov	r0, r5
 8004e16:	47b8      	blx	r7
 8004e18:	3001      	adds	r0, #1
 8004e1a:	f43f ae54 	beq.w	8004ac6 <_printf_float+0xb6>
 8004e1e:	f108 0801 	add.w	r8, r8, #1
 8004e22:	45d0      	cmp	r8, sl
 8004e24:	dbf3      	blt.n	8004e0e <_printf_float+0x3fe>
 8004e26:	464b      	mov	r3, r9
 8004e28:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e2c:	e6e0      	b.n	8004bf0 <_printf_float+0x1e0>
 8004e2e:	f04f 0800 	mov.w	r8, #0
 8004e32:	f104 0b1a 	add.w	fp, r4, #26
 8004e36:	e7f4      	b.n	8004e22 <_printf_float+0x412>
 8004e38:	2301      	movs	r3, #1
 8004e3a:	4642      	mov	r2, r8
 8004e3c:	e7e1      	b.n	8004e02 <_printf_float+0x3f2>
 8004e3e:	2301      	movs	r3, #1
 8004e40:	464a      	mov	r2, r9
 8004e42:	4631      	mov	r1, r6
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	f43f ae3c 	beq.w	8004ac6 <_printf_float+0xb6>
 8004e4e:	f108 0801 	add.w	r8, r8, #1
 8004e52:	68e3      	ldr	r3, [r4, #12]
 8004e54:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004e56:	1a5b      	subs	r3, r3, r1
 8004e58:	4543      	cmp	r3, r8
 8004e5a:	dcf0      	bgt.n	8004e3e <_printf_float+0x42e>
 8004e5c:	e6fd      	b.n	8004c5a <_printf_float+0x24a>
 8004e5e:	f04f 0800 	mov.w	r8, #0
 8004e62:	f104 0919 	add.w	r9, r4, #25
 8004e66:	e7f4      	b.n	8004e52 <_printf_float+0x442>

08004e68 <_printf_common>:
 8004e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e6c:	4616      	mov	r6, r2
 8004e6e:	4698      	mov	r8, r3
 8004e70:	688a      	ldr	r2, [r1, #8]
 8004e72:	690b      	ldr	r3, [r1, #16]
 8004e74:	4607      	mov	r7, r0
 8004e76:	4293      	cmp	r3, r2
 8004e78:	bfb8      	it	lt
 8004e7a:	4613      	movlt	r3, r2
 8004e7c:	6033      	str	r3, [r6, #0]
 8004e7e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e82:	460c      	mov	r4, r1
 8004e84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e88:	b10a      	cbz	r2, 8004e8e <_printf_common+0x26>
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	6033      	str	r3, [r6, #0]
 8004e8e:	6823      	ldr	r3, [r4, #0]
 8004e90:	0699      	lsls	r1, r3, #26
 8004e92:	bf42      	ittt	mi
 8004e94:	6833      	ldrmi	r3, [r6, #0]
 8004e96:	3302      	addmi	r3, #2
 8004e98:	6033      	strmi	r3, [r6, #0]
 8004e9a:	6825      	ldr	r5, [r4, #0]
 8004e9c:	f015 0506 	ands.w	r5, r5, #6
 8004ea0:	d106      	bne.n	8004eb0 <_printf_common+0x48>
 8004ea2:	f104 0a19 	add.w	sl, r4, #25
 8004ea6:	68e3      	ldr	r3, [r4, #12]
 8004ea8:	6832      	ldr	r2, [r6, #0]
 8004eaa:	1a9b      	subs	r3, r3, r2
 8004eac:	42ab      	cmp	r3, r5
 8004eae:	dc2b      	bgt.n	8004f08 <_printf_common+0xa0>
 8004eb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004eb4:	6822      	ldr	r2, [r4, #0]
 8004eb6:	3b00      	subs	r3, #0
 8004eb8:	bf18      	it	ne
 8004eba:	2301      	movne	r3, #1
 8004ebc:	0692      	lsls	r2, r2, #26
 8004ebe:	d430      	bmi.n	8004f22 <_printf_common+0xba>
 8004ec0:	4641      	mov	r1, r8
 8004ec2:	4638      	mov	r0, r7
 8004ec4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ec8:	47c8      	blx	r9
 8004eca:	3001      	adds	r0, #1
 8004ecc:	d023      	beq.n	8004f16 <_printf_common+0xae>
 8004ece:	6823      	ldr	r3, [r4, #0]
 8004ed0:	6922      	ldr	r2, [r4, #16]
 8004ed2:	f003 0306 	and.w	r3, r3, #6
 8004ed6:	2b04      	cmp	r3, #4
 8004ed8:	bf14      	ite	ne
 8004eda:	2500      	movne	r5, #0
 8004edc:	6833      	ldreq	r3, [r6, #0]
 8004ede:	f04f 0600 	mov.w	r6, #0
 8004ee2:	bf08      	it	eq
 8004ee4:	68e5      	ldreq	r5, [r4, #12]
 8004ee6:	f104 041a 	add.w	r4, r4, #26
 8004eea:	bf08      	it	eq
 8004eec:	1aed      	subeq	r5, r5, r3
 8004eee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004ef2:	bf08      	it	eq
 8004ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	bfc4      	itt	gt
 8004efc:	1a9b      	subgt	r3, r3, r2
 8004efe:	18ed      	addgt	r5, r5, r3
 8004f00:	42b5      	cmp	r5, r6
 8004f02:	d11a      	bne.n	8004f3a <_printf_common+0xd2>
 8004f04:	2000      	movs	r0, #0
 8004f06:	e008      	b.n	8004f1a <_printf_common+0xb2>
 8004f08:	2301      	movs	r3, #1
 8004f0a:	4652      	mov	r2, sl
 8004f0c:	4641      	mov	r1, r8
 8004f0e:	4638      	mov	r0, r7
 8004f10:	47c8      	blx	r9
 8004f12:	3001      	adds	r0, #1
 8004f14:	d103      	bne.n	8004f1e <_printf_common+0xb6>
 8004f16:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f1e:	3501      	adds	r5, #1
 8004f20:	e7c1      	b.n	8004ea6 <_printf_common+0x3e>
 8004f22:	2030      	movs	r0, #48	@ 0x30
 8004f24:	18e1      	adds	r1, r4, r3
 8004f26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f2a:	1c5a      	adds	r2, r3, #1
 8004f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f30:	4422      	add	r2, r4
 8004f32:	3302      	adds	r3, #2
 8004f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f38:	e7c2      	b.n	8004ec0 <_printf_common+0x58>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	4622      	mov	r2, r4
 8004f3e:	4641      	mov	r1, r8
 8004f40:	4638      	mov	r0, r7
 8004f42:	47c8      	blx	r9
 8004f44:	3001      	adds	r0, #1
 8004f46:	d0e6      	beq.n	8004f16 <_printf_common+0xae>
 8004f48:	3601      	adds	r6, #1
 8004f4a:	e7d9      	b.n	8004f00 <_printf_common+0x98>

08004f4c <_printf_i>:
 8004f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f50:	7e0f      	ldrb	r7, [r1, #24]
 8004f52:	4691      	mov	r9, r2
 8004f54:	2f78      	cmp	r7, #120	@ 0x78
 8004f56:	4680      	mov	r8, r0
 8004f58:	460c      	mov	r4, r1
 8004f5a:	469a      	mov	sl, r3
 8004f5c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f62:	d807      	bhi.n	8004f74 <_printf_i+0x28>
 8004f64:	2f62      	cmp	r7, #98	@ 0x62
 8004f66:	d80a      	bhi.n	8004f7e <_printf_i+0x32>
 8004f68:	2f00      	cmp	r7, #0
 8004f6a:	f000 80d3 	beq.w	8005114 <_printf_i+0x1c8>
 8004f6e:	2f58      	cmp	r7, #88	@ 0x58
 8004f70:	f000 80ba 	beq.w	80050e8 <_printf_i+0x19c>
 8004f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f7c:	e03a      	b.n	8004ff4 <_printf_i+0xa8>
 8004f7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f82:	2b15      	cmp	r3, #21
 8004f84:	d8f6      	bhi.n	8004f74 <_printf_i+0x28>
 8004f86:	a101      	add	r1, pc, #4	@ (adr r1, 8004f8c <_printf_i+0x40>)
 8004f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f8c:	08004fe5 	.word	0x08004fe5
 8004f90:	08004ff9 	.word	0x08004ff9
 8004f94:	08004f75 	.word	0x08004f75
 8004f98:	08004f75 	.word	0x08004f75
 8004f9c:	08004f75 	.word	0x08004f75
 8004fa0:	08004f75 	.word	0x08004f75
 8004fa4:	08004ff9 	.word	0x08004ff9
 8004fa8:	08004f75 	.word	0x08004f75
 8004fac:	08004f75 	.word	0x08004f75
 8004fb0:	08004f75 	.word	0x08004f75
 8004fb4:	08004f75 	.word	0x08004f75
 8004fb8:	080050fb 	.word	0x080050fb
 8004fbc:	08005023 	.word	0x08005023
 8004fc0:	080050b5 	.word	0x080050b5
 8004fc4:	08004f75 	.word	0x08004f75
 8004fc8:	08004f75 	.word	0x08004f75
 8004fcc:	0800511d 	.word	0x0800511d
 8004fd0:	08004f75 	.word	0x08004f75
 8004fd4:	08005023 	.word	0x08005023
 8004fd8:	08004f75 	.word	0x08004f75
 8004fdc:	08004f75 	.word	0x08004f75
 8004fe0:	080050bd 	.word	0x080050bd
 8004fe4:	6833      	ldr	r3, [r6, #0]
 8004fe6:	1d1a      	adds	r2, r3, #4
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	6032      	str	r2, [r6, #0]
 8004fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004ff0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004ff4:	2301      	movs	r3, #1
 8004ff6:	e09e      	b.n	8005136 <_printf_i+0x1ea>
 8004ff8:	6833      	ldr	r3, [r6, #0]
 8004ffa:	6820      	ldr	r0, [r4, #0]
 8004ffc:	1d19      	adds	r1, r3, #4
 8004ffe:	6031      	str	r1, [r6, #0]
 8005000:	0606      	lsls	r6, r0, #24
 8005002:	d501      	bpl.n	8005008 <_printf_i+0xbc>
 8005004:	681d      	ldr	r5, [r3, #0]
 8005006:	e003      	b.n	8005010 <_printf_i+0xc4>
 8005008:	0645      	lsls	r5, r0, #25
 800500a:	d5fb      	bpl.n	8005004 <_printf_i+0xb8>
 800500c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005010:	2d00      	cmp	r5, #0
 8005012:	da03      	bge.n	800501c <_printf_i+0xd0>
 8005014:	232d      	movs	r3, #45	@ 0x2d
 8005016:	426d      	negs	r5, r5
 8005018:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800501c:	230a      	movs	r3, #10
 800501e:	4859      	ldr	r0, [pc, #356]	@ (8005184 <_printf_i+0x238>)
 8005020:	e011      	b.n	8005046 <_printf_i+0xfa>
 8005022:	6821      	ldr	r1, [r4, #0]
 8005024:	6833      	ldr	r3, [r6, #0]
 8005026:	0608      	lsls	r0, r1, #24
 8005028:	f853 5b04 	ldr.w	r5, [r3], #4
 800502c:	d402      	bmi.n	8005034 <_printf_i+0xe8>
 800502e:	0649      	lsls	r1, r1, #25
 8005030:	bf48      	it	mi
 8005032:	b2ad      	uxthmi	r5, r5
 8005034:	2f6f      	cmp	r7, #111	@ 0x6f
 8005036:	6033      	str	r3, [r6, #0]
 8005038:	bf14      	ite	ne
 800503a:	230a      	movne	r3, #10
 800503c:	2308      	moveq	r3, #8
 800503e:	4851      	ldr	r0, [pc, #324]	@ (8005184 <_printf_i+0x238>)
 8005040:	2100      	movs	r1, #0
 8005042:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005046:	6866      	ldr	r6, [r4, #4]
 8005048:	2e00      	cmp	r6, #0
 800504a:	bfa8      	it	ge
 800504c:	6821      	ldrge	r1, [r4, #0]
 800504e:	60a6      	str	r6, [r4, #8]
 8005050:	bfa4      	itt	ge
 8005052:	f021 0104 	bicge.w	r1, r1, #4
 8005056:	6021      	strge	r1, [r4, #0]
 8005058:	b90d      	cbnz	r5, 800505e <_printf_i+0x112>
 800505a:	2e00      	cmp	r6, #0
 800505c:	d04b      	beq.n	80050f6 <_printf_i+0x1aa>
 800505e:	4616      	mov	r6, r2
 8005060:	fbb5 f1f3 	udiv	r1, r5, r3
 8005064:	fb03 5711 	mls	r7, r3, r1, r5
 8005068:	5dc7      	ldrb	r7, [r0, r7]
 800506a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800506e:	462f      	mov	r7, r5
 8005070:	42bb      	cmp	r3, r7
 8005072:	460d      	mov	r5, r1
 8005074:	d9f4      	bls.n	8005060 <_printf_i+0x114>
 8005076:	2b08      	cmp	r3, #8
 8005078:	d10b      	bne.n	8005092 <_printf_i+0x146>
 800507a:	6823      	ldr	r3, [r4, #0]
 800507c:	07df      	lsls	r7, r3, #31
 800507e:	d508      	bpl.n	8005092 <_printf_i+0x146>
 8005080:	6923      	ldr	r3, [r4, #16]
 8005082:	6861      	ldr	r1, [r4, #4]
 8005084:	4299      	cmp	r1, r3
 8005086:	bfde      	ittt	le
 8005088:	2330      	movle	r3, #48	@ 0x30
 800508a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800508e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005092:	1b92      	subs	r2, r2, r6
 8005094:	6122      	str	r2, [r4, #16]
 8005096:	464b      	mov	r3, r9
 8005098:	4621      	mov	r1, r4
 800509a:	4640      	mov	r0, r8
 800509c:	f8cd a000 	str.w	sl, [sp]
 80050a0:	aa03      	add	r2, sp, #12
 80050a2:	f7ff fee1 	bl	8004e68 <_printf_common>
 80050a6:	3001      	adds	r0, #1
 80050a8:	d14a      	bne.n	8005140 <_printf_i+0x1f4>
 80050aa:	f04f 30ff 	mov.w	r0, #4294967295
 80050ae:	b004      	add	sp, #16
 80050b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050b4:	6823      	ldr	r3, [r4, #0]
 80050b6:	f043 0320 	orr.w	r3, r3, #32
 80050ba:	6023      	str	r3, [r4, #0]
 80050bc:	2778      	movs	r7, #120	@ 0x78
 80050be:	4832      	ldr	r0, [pc, #200]	@ (8005188 <_printf_i+0x23c>)
 80050c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050c4:	6823      	ldr	r3, [r4, #0]
 80050c6:	6831      	ldr	r1, [r6, #0]
 80050c8:	061f      	lsls	r7, r3, #24
 80050ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80050ce:	d402      	bmi.n	80050d6 <_printf_i+0x18a>
 80050d0:	065f      	lsls	r7, r3, #25
 80050d2:	bf48      	it	mi
 80050d4:	b2ad      	uxthmi	r5, r5
 80050d6:	6031      	str	r1, [r6, #0]
 80050d8:	07d9      	lsls	r1, r3, #31
 80050da:	bf44      	itt	mi
 80050dc:	f043 0320 	orrmi.w	r3, r3, #32
 80050e0:	6023      	strmi	r3, [r4, #0]
 80050e2:	b11d      	cbz	r5, 80050ec <_printf_i+0x1a0>
 80050e4:	2310      	movs	r3, #16
 80050e6:	e7ab      	b.n	8005040 <_printf_i+0xf4>
 80050e8:	4826      	ldr	r0, [pc, #152]	@ (8005184 <_printf_i+0x238>)
 80050ea:	e7e9      	b.n	80050c0 <_printf_i+0x174>
 80050ec:	6823      	ldr	r3, [r4, #0]
 80050ee:	f023 0320 	bic.w	r3, r3, #32
 80050f2:	6023      	str	r3, [r4, #0]
 80050f4:	e7f6      	b.n	80050e4 <_printf_i+0x198>
 80050f6:	4616      	mov	r6, r2
 80050f8:	e7bd      	b.n	8005076 <_printf_i+0x12a>
 80050fa:	6833      	ldr	r3, [r6, #0]
 80050fc:	6825      	ldr	r5, [r4, #0]
 80050fe:	1d18      	adds	r0, r3, #4
 8005100:	6961      	ldr	r1, [r4, #20]
 8005102:	6030      	str	r0, [r6, #0]
 8005104:	062e      	lsls	r6, r5, #24
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	d501      	bpl.n	800510e <_printf_i+0x1c2>
 800510a:	6019      	str	r1, [r3, #0]
 800510c:	e002      	b.n	8005114 <_printf_i+0x1c8>
 800510e:	0668      	lsls	r0, r5, #25
 8005110:	d5fb      	bpl.n	800510a <_printf_i+0x1be>
 8005112:	8019      	strh	r1, [r3, #0]
 8005114:	2300      	movs	r3, #0
 8005116:	4616      	mov	r6, r2
 8005118:	6123      	str	r3, [r4, #16]
 800511a:	e7bc      	b.n	8005096 <_printf_i+0x14a>
 800511c:	6833      	ldr	r3, [r6, #0]
 800511e:	2100      	movs	r1, #0
 8005120:	1d1a      	adds	r2, r3, #4
 8005122:	6032      	str	r2, [r6, #0]
 8005124:	681e      	ldr	r6, [r3, #0]
 8005126:	6862      	ldr	r2, [r4, #4]
 8005128:	4630      	mov	r0, r6
 800512a:	f000 fac6 	bl	80056ba <memchr>
 800512e:	b108      	cbz	r0, 8005134 <_printf_i+0x1e8>
 8005130:	1b80      	subs	r0, r0, r6
 8005132:	6060      	str	r0, [r4, #4]
 8005134:	6863      	ldr	r3, [r4, #4]
 8005136:	6123      	str	r3, [r4, #16]
 8005138:	2300      	movs	r3, #0
 800513a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800513e:	e7aa      	b.n	8005096 <_printf_i+0x14a>
 8005140:	4632      	mov	r2, r6
 8005142:	4649      	mov	r1, r9
 8005144:	4640      	mov	r0, r8
 8005146:	6923      	ldr	r3, [r4, #16]
 8005148:	47d0      	blx	sl
 800514a:	3001      	adds	r0, #1
 800514c:	d0ad      	beq.n	80050aa <_printf_i+0x15e>
 800514e:	6823      	ldr	r3, [r4, #0]
 8005150:	079b      	lsls	r3, r3, #30
 8005152:	d413      	bmi.n	800517c <_printf_i+0x230>
 8005154:	68e0      	ldr	r0, [r4, #12]
 8005156:	9b03      	ldr	r3, [sp, #12]
 8005158:	4298      	cmp	r0, r3
 800515a:	bfb8      	it	lt
 800515c:	4618      	movlt	r0, r3
 800515e:	e7a6      	b.n	80050ae <_printf_i+0x162>
 8005160:	2301      	movs	r3, #1
 8005162:	4632      	mov	r2, r6
 8005164:	4649      	mov	r1, r9
 8005166:	4640      	mov	r0, r8
 8005168:	47d0      	blx	sl
 800516a:	3001      	adds	r0, #1
 800516c:	d09d      	beq.n	80050aa <_printf_i+0x15e>
 800516e:	3501      	adds	r5, #1
 8005170:	68e3      	ldr	r3, [r4, #12]
 8005172:	9903      	ldr	r1, [sp, #12]
 8005174:	1a5b      	subs	r3, r3, r1
 8005176:	42ab      	cmp	r3, r5
 8005178:	dcf2      	bgt.n	8005160 <_printf_i+0x214>
 800517a:	e7eb      	b.n	8005154 <_printf_i+0x208>
 800517c:	2500      	movs	r5, #0
 800517e:	f104 0619 	add.w	r6, r4, #25
 8005182:	e7f5      	b.n	8005170 <_printf_i+0x224>
 8005184:	08007784 	.word	0x08007784
 8005188:	08007795 	.word	0x08007795

0800518c <std>:
 800518c:	2300      	movs	r3, #0
 800518e:	b510      	push	{r4, lr}
 8005190:	4604      	mov	r4, r0
 8005192:	e9c0 3300 	strd	r3, r3, [r0]
 8005196:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800519a:	6083      	str	r3, [r0, #8]
 800519c:	8181      	strh	r1, [r0, #12]
 800519e:	6643      	str	r3, [r0, #100]	@ 0x64
 80051a0:	81c2      	strh	r2, [r0, #14]
 80051a2:	6183      	str	r3, [r0, #24]
 80051a4:	4619      	mov	r1, r3
 80051a6:	2208      	movs	r2, #8
 80051a8:	305c      	adds	r0, #92	@ 0x5c
 80051aa:	f000 fa07 	bl	80055bc <memset>
 80051ae:	4b0d      	ldr	r3, [pc, #52]	@ (80051e4 <std+0x58>)
 80051b0:	6224      	str	r4, [r4, #32]
 80051b2:	6263      	str	r3, [r4, #36]	@ 0x24
 80051b4:	4b0c      	ldr	r3, [pc, #48]	@ (80051e8 <std+0x5c>)
 80051b6:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051b8:	4b0c      	ldr	r3, [pc, #48]	@ (80051ec <std+0x60>)
 80051ba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051bc:	4b0c      	ldr	r3, [pc, #48]	@ (80051f0 <std+0x64>)
 80051be:	6323      	str	r3, [r4, #48]	@ 0x30
 80051c0:	4b0c      	ldr	r3, [pc, #48]	@ (80051f4 <std+0x68>)
 80051c2:	429c      	cmp	r4, r3
 80051c4:	d006      	beq.n	80051d4 <std+0x48>
 80051c6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80051ca:	4294      	cmp	r4, r2
 80051cc:	d002      	beq.n	80051d4 <std+0x48>
 80051ce:	33d0      	adds	r3, #208	@ 0xd0
 80051d0:	429c      	cmp	r4, r3
 80051d2:	d105      	bne.n	80051e0 <std+0x54>
 80051d4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80051d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80051dc:	f000 ba6a 	b.w	80056b4 <__retarget_lock_init_recursive>
 80051e0:	bd10      	pop	{r4, pc}
 80051e2:	bf00      	nop
 80051e4:	0800540d 	.word	0x0800540d
 80051e8:	0800542f 	.word	0x0800542f
 80051ec:	08005467 	.word	0x08005467
 80051f0:	0800548b 	.word	0x0800548b
 80051f4:	2000032c 	.word	0x2000032c

080051f8 <stdio_exit_handler>:
 80051f8:	4a02      	ldr	r2, [pc, #8]	@ (8005204 <stdio_exit_handler+0xc>)
 80051fa:	4903      	ldr	r1, [pc, #12]	@ (8005208 <stdio_exit_handler+0x10>)
 80051fc:	4803      	ldr	r0, [pc, #12]	@ (800520c <stdio_exit_handler+0x14>)
 80051fe:	f000 b869 	b.w	80052d4 <_fwalk_sglue>
 8005202:	bf00      	nop
 8005204:	2000001c 	.word	0x2000001c
 8005208:	08007025 	.word	0x08007025
 800520c:	2000002c 	.word	0x2000002c

08005210 <cleanup_stdio>:
 8005210:	6841      	ldr	r1, [r0, #4]
 8005212:	4b0c      	ldr	r3, [pc, #48]	@ (8005244 <cleanup_stdio+0x34>)
 8005214:	b510      	push	{r4, lr}
 8005216:	4299      	cmp	r1, r3
 8005218:	4604      	mov	r4, r0
 800521a:	d001      	beq.n	8005220 <cleanup_stdio+0x10>
 800521c:	f001 ff02 	bl	8007024 <_fflush_r>
 8005220:	68a1      	ldr	r1, [r4, #8]
 8005222:	4b09      	ldr	r3, [pc, #36]	@ (8005248 <cleanup_stdio+0x38>)
 8005224:	4299      	cmp	r1, r3
 8005226:	d002      	beq.n	800522e <cleanup_stdio+0x1e>
 8005228:	4620      	mov	r0, r4
 800522a:	f001 fefb 	bl	8007024 <_fflush_r>
 800522e:	68e1      	ldr	r1, [r4, #12]
 8005230:	4b06      	ldr	r3, [pc, #24]	@ (800524c <cleanup_stdio+0x3c>)
 8005232:	4299      	cmp	r1, r3
 8005234:	d004      	beq.n	8005240 <cleanup_stdio+0x30>
 8005236:	4620      	mov	r0, r4
 8005238:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800523c:	f001 bef2 	b.w	8007024 <_fflush_r>
 8005240:	bd10      	pop	{r4, pc}
 8005242:	bf00      	nop
 8005244:	2000032c 	.word	0x2000032c
 8005248:	20000394 	.word	0x20000394
 800524c:	200003fc 	.word	0x200003fc

08005250 <global_stdio_init.part.0>:
 8005250:	b510      	push	{r4, lr}
 8005252:	4b0b      	ldr	r3, [pc, #44]	@ (8005280 <global_stdio_init.part.0+0x30>)
 8005254:	4c0b      	ldr	r4, [pc, #44]	@ (8005284 <global_stdio_init.part.0+0x34>)
 8005256:	4a0c      	ldr	r2, [pc, #48]	@ (8005288 <global_stdio_init.part.0+0x38>)
 8005258:	4620      	mov	r0, r4
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	2104      	movs	r1, #4
 800525e:	2200      	movs	r2, #0
 8005260:	f7ff ff94 	bl	800518c <std>
 8005264:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005268:	2201      	movs	r2, #1
 800526a:	2109      	movs	r1, #9
 800526c:	f7ff ff8e 	bl	800518c <std>
 8005270:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005274:	2202      	movs	r2, #2
 8005276:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800527a:	2112      	movs	r1, #18
 800527c:	f7ff bf86 	b.w	800518c <std>
 8005280:	20000464 	.word	0x20000464
 8005284:	2000032c 	.word	0x2000032c
 8005288:	080051f9 	.word	0x080051f9

0800528c <__sfp_lock_acquire>:
 800528c:	4801      	ldr	r0, [pc, #4]	@ (8005294 <__sfp_lock_acquire+0x8>)
 800528e:	f000 ba12 	b.w	80056b6 <__retarget_lock_acquire_recursive>
 8005292:	bf00      	nop
 8005294:	2000046d 	.word	0x2000046d

08005298 <__sfp_lock_release>:
 8005298:	4801      	ldr	r0, [pc, #4]	@ (80052a0 <__sfp_lock_release+0x8>)
 800529a:	f000 ba0d 	b.w	80056b8 <__retarget_lock_release_recursive>
 800529e:	bf00      	nop
 80052a0:	2000046d 	.word	0x2000046d

080052a4 <__sinit>:
 80052a4:	b510      	push	{r4, lr}
 80052a6:	4604      	mov	r4, r0
 80052a8:	f7ff fff0 	bl	800528c <__sfp_lock_acquire>
 80052ac:	6a23      	ldr	r3, [r4, #32]
 80052ae:	b11b      	cbz	r3, 80052b8 <__sinit+0x14>
 80052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052b4:	f7ff bff0 	b.w	8005298 <__sfp_lock_release>
 80052b8:	4b04      	ldr	r3, [pc, #16]	@ (80052cc <__sinit+0x28>)
 80052ba:	6223      	str	r3, [r4, #32]
 80052bc:	4b04      	ldr	r3, [pc, #16]	@ (80052d0 <__sinit+0x2c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d1f5      	bne.n	80052b0 <__sinit+0xc>
 80052c4:	f7ff ffc4 	bl	8005250 <global_stdio_init.part.0>
 80052c8:	e7f2      	b.n	80052b0 <__sinit+0xc>
 80052ca:	bf00      	nop
 80052cc:	08005211 	.word	0x08005211
 80052d0:	20000464 	.word	0x20000464

080052d4 <_fwalk_sglue>:
 80052d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052d8:	4607      	mov	r7, r0
 80052da:	4688      	mov	r8, r1
 80052dc:	4614      	mov	r4, r2
 80052de:	2600      	movs	r6, #0
 80052e0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80052e4:	f1b9 0901 	subs.w	r9, r9, #1
 80052e8:	d505      	bpl.n	80052f6 <_fwalk_sglue+0x22>
 80052ea:	6824      	ldr	r4, [r4, #0]
 80052ec:	2c00      	cmp	r4, #0
 80052ee:	d1f7      	bne.n	80052e0 <_fwalk_sglue+0xc>
 80052f0:	4630      	mov	r0, r6
 80052f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052f6:	89ab      	ldrh	r3, [r5, #12]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d907      	bls.n	800530c <_fwalk_sglue+0x38>
 80052fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005300:	3301      	adds	r3, #1
 8005302:	d003      	beq.n	800530c <_fwalk_sglue+0x38>
 8005304:	4629      	mov	r1, r5
 8005306:	4638      	mov	r0, r7
 8005308:	47c0      	blx	r8
 800530a:	4306      	orrs	r6, r0
 800530c:	3568      	adds	r5, #104	@ 0x68
 800530e:	e7e9      	b.n	80052e4 <_fwalk_sglue+0x10>

08005310 <_puts_r>:
 8005310:	6a03      	ldr	r3, [r0, #32]
 8005312:	b570      	push	{r4, r5, r6, lr}
 8005314:	4605      	mov	r5, r0
 8005316:	460e      	mov	r6, r1
 8005318:	6884      	ldr	r4, [r0, #8]
 800531a:	b90b      	cbnz	r3, 8005320 <_puts_r+0x10>
 800531c:	f7ff ffc2 	bl	80052a4 <__sinit>
 8005320:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005322:	07db      	lsls	r3, r3, #31
 8005324:	d405      	bmi.n	8005332 <_puts_r+0x22>
 8005326:	89a3      	ldrh	r3, [r4, #12]
 8005328:	0598      	lsls	r0, r3, #22
 800532a:	d402      	bmi.n	8005332 <_puts_r+0x22>
 800532c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800532e:	f000 f9c2 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8005332:	89a3      	ldrh	r3, [r4, #12]
 8005334:	0719      	lsls	r1, r3, #28
 8005336:	d502      	bpl.n	800533e <_puts_r+0x2e>
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d135      	bne.n	80053aa <_puts_r+0x9a>
 800533e:	4621      	mov	r1, r4
 8005340:	4628      	mov	r0, r5
 8005342:	f000 f8e5 	bl	8005510 <__swsetup_r>
 8005346:	b380      	cbz	r0, 80053aa <_puts_r+0x9a>
 8005348:	f04f 35ff 	mov.w	r5, #4294967295
 800534c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800534e:	07da      	lsls	r2, r3, #31
 8005350:	d405      	bmi.n	800535e <_puts_r+0x4e>
 8005352:	89a3      	ldrh	r3, [r4, #12]
 8005354:	059b      	lsls	r3, r3, #22
 8005356:	d402      	bmi.n	800535e <_puts_r+0x4e>
 8005358:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800535a:	f000 f9ad 	bl	80056b8 <__retarget_lock_release_recursive>
 800535e:	4628      	mov	r0, r5
 8005360:	bd70      	pop	{r4, r5, r6, pc}
 8005362:	2b00      	cmp	r3, #0
 8005364:	da04      	bge.n	8005370 <_puts_r+0x60>
 8005366:	69a2      	ldr	r2, [r4, #24]
 8005368:	429a      	cmp	r2, r3
 800536a:	dc17      	bgt.n	800539c <_puts_r+0x8c>
 800536c:	290a      	cmp	r1, #10
 800536e:	d015      	beq.n	800539c <_puts_r+0x8c>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	6022      	str	r2, [r4, #0]
 8005376:	7019      	strb	r1, [r3, #0]
 8005378:	68a3      	ldr	r3, [r4, #8]
 800537a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800537e:	3b01      	subs	r3, #1
 8005380:	60a3      	str	r3, [r4, #8]
 8005382:	2900      	cmp	r1, #0
 8005384:	d1ed      	bne.n	8005362 <_puts_r+0x52>
 8005386:	2b00      	cmp	r3, #0
 8005388:	da11      	bge.n	80053ae <_puts_r+0x9e>
 800538a:	4622      	mov	r2, r4
 800538c:	210a      	movs	r1, #10
 800538e:	4628      	mov	r0, r5
 8005390:	f000 f87f 	bl	8005492 <__swbuf_r>
 8005394:	3001      	adds	r0, #1
 8005396:	d0d7      	beq.n	8005348 <_puts_r+0x38>
 8005398:	250a      	movs	r5, #10
 800539a:	e7d7      	b.n	800534c <_puts_r+0x3c>
 800539c:	4622      	mov	r2, r4
 800539e:	4628      	mov	r0, r5
 80053a0:	f000 f877 	bl	8005492 <__swbuf_r>
 80053a4:	3001      	adds	r0, #1
 80053a6:	d1e7      	bne.n	8005378 <_puts_r+0x68>
 80053a8:	e7ce      	b.n	8005348 <_puts_r+0x38>
 80053aa:	3e01      	subs	r6, #1
 80053ac:	e7e4      	b.n	8005378 <_puts_r+0x68>
 80053ae:	6823      	ldr	r3, [r4, #0]
 80053b0:	1c5a      	adds	r2, r3, #1
 80053b2:	6022      	str	r2, [r4, #0]
 80053b4:	220a      	movs	r2, #10
 80053b6:	701a      	strb	r2, [r3, #0]
 80053b8:	e7ee      	b.n	8005398 <_puts_r+0x88>
	...

080053bc <puts>:
 80053bc:	4b02      	ldr	r3, [pc, #8]	@ (80053c8 <puts+0xc>)
 80053be:	4601      	mov	r1, r0
 80053c0:	6818      	ldr	r0, [r3, #0]
 80053c2:	f7ff bfa5 	b.w	8005310 <_puts_r>
 80053c6:	bf00      	nop
 80053c8:	20000028 	.word	0x20000028

080053cc <siprintf>:
 80053cc:	b40e      	push	{r1, r2, r3}
 80053ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80053d2:	b500      	push	{lr}
 80053d4:	b09c      	sub	sp, #112	@ 0x70
 80053d6:	ab1d      	add	r3, sp, #116	@ 0x74
 80053d8:	9002      	str	r0, [sp, #8]
 80053da:	9006      	str	r0, [sp, #24]
 80053dc:	9107      	str	r1, [sp, #28]
 80053de:	9104      	str	r1, [sp, #16]
 80053e0:	4808      	ldr	r0, [pc, #32]	@ (8005404 <siprintf+0x38>)
 80053e2:	4909      	ldr	r1, [pc, #36]	@ (8005408 <siprintf+0x3c>)
 80053e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80053e8:	9105      	str	r1, [sp, #20]
 80053ea:	6800      	ldr	r0, [r0, #0]
 80053ec:	a902      	add	r1, sp, #8
 80053ee:	9301      	str	r3, [sp, #4]
 80053f0:	f001 fc9c 	bl	8006d2c <_svfiprintf_r>
 80053f4:	2200      	movs	r2, #0
 80053f6:	9b02      	ldr	r3, [sp, #8]
 80053f8:	701a      	strb	r2, [r3, #0]
 80053fa:	b01c      	add	sp, #112	@ 0x70
 80053fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005400:	b003      	add	sp, #12
 8005402:	4770      	bx	lr
 8005404:	20000028 	.word	0x20000028
 8005408:	ffff0208 	.word	0xffff0208

0800540c <__sread>:
 800540c:	b510      	push	{r4, lr}
 800540e:	460c      	mov	r4, r1
 8005410:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005414:	f000 f900 	bl	8005618 <_read_r>
 8005418:	2800      	cmp	r0, #0
 800541a:	bfab      	itete	ge
 800541c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800541e:	89a3      	ldrhlt	r3, [r4, #12]
 8005420:	181b      	addge	r3, r3, r0
 8005422:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005426:	bfac      	ite	ge
 8005428:	6563      	strge	r3, [r4, #84]	@ 0x54
 800542a:	81a3      	strhlt	r3, [r4, #12]
 800542c:	bd10      	pop	{r4, pc}

0800542e <__swrite>:
 800542e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005432:	461f      	mov	r7, r3
 8005434:	898b      	ldrh	r3, [r1, #12]
 8005436:	4605      	mov	r5, r0
 8005438:	05db      	lsls	r3, r3, #23
 800543a:	460c      	mov	r4, r1
 800543c:	4616      	mov	r6, r2
 800543e:	d505      	bpl.n	800544c <__swrite+0x1e>
 8005440:	2302      	movs	r3, #2
 8005442:	2200      	movs	r2, #0
 8005444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005448:	f000 f8d4 	bl	80055f4 <_lseek_r>
 800544c:	89a3      	ldrh	r3, [r4, #12]
 800544e:	4632      	mov	r2, r6
 8005450:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005454:	81a3      	strh	r3, [r4, #12]
 8005456:	4628      	mov	r0, r5
 8005458:	463b      	mov	r3, r7
 800545a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800545e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005462:	f000 b8eb 	b.w	800563c <_write_r>

08005466 <__sseek>:
 8005466:	b510      	push	{r4, lr}
 8005468:	460c      	mov	r4, r1
 800546a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800546e:	f000 f8c1 	bl	80055f4 <_lseek_r>
 8005472:	1c43      	adds	r3, r0, #1
 8005474:	89a3      	ldrh	r3, [r4, #12]
 8005476:	bf15      	itete	ne
 8005478:	6560      	strne	r0, [r4, #84]	@ 0x54
 800547a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800547e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005482:	81a3      	strheq	r3, [r4, #12]
 8005484:	bf18      	it	ne
 8005486:	81a3      	strhne	r3, [r4, #12]
 8005488:	bd10      	pop	{r4, pc}

0800548a <__sclose>:
 800548a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800548e:	f000 b8a1 	b.w	80055d4 <_close_r>

08005492 <__swbuf_r>:
 8005492:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005494:	460e      	mov	r6, r1
 8005496:	4614      	mov	r4, r2
 8005498:	4605      	mov	r5, r0
 800549a:	b118      	cbz	r0, 80054a4 <__swbuf_r+0x12>
 800549c:	6a03      	ldr	r3, [r0, #32]
 800549e:	b90b      	cbnz	r3, 80054a4 <__swbuf_r+0x12>
 80054a0:	f7ff ff00 	bl	80052a4 <__sinit>
 80054a4:	69a3      	ldr	r3, [r4, #24]
 80054a6:	60a3      	str	r3, [r4, #8]
 80054a8:	89a3      	ldrh	r3, [r4, #12]
 80054aa:	071a      	lsls	r2, r3, #28
 80054ac:	d501      	bpl.n	80054b2 <__swbuf_r+0x20>
 80054ae:	6923      	ldr	r3, [r4, #16]
 80054b0:	b943      	cbnz	r3, 80054c4 <__swbuf_r+0x32>
 80054b2:	4621      	mov	r1, r4
 80054b4:	4628      	mov	r0, r5
 80054b6:	f000 f82b 	bl	8005510 <__swsetup_r>
 80054ba:	b118      	cbz	r0, 80054c4 <__swbuf_r+0x32>
 80054bc:	f04f 37ff 	mov.w	r7, #4294967295
 80054c0:	4638      	mov	r0, r7
 80054c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054c4:	6823      	ldr	r3, [r4, #0]
 80054c6:	6922      	ldr	r2, [r4, #16]
 80054c8:	b2f6      	uxtb	r6, r6
 80054ca:	1a98      	subs	r0, r3, r2
 80054cc:	6963      	ldr	r3, [r4, #20]
 80054ce:	4637      	mov	r7, r6
 80054d0:	4283      	cmp	r3, r0
 80054d2:	dc05      	bgt.n	80054e0 <__swbuf_r+0x4e>
 80054d4:	4621      	mov	r1, r4
 80054d6:	4628      	mov	r0, r5
 80054d8:	f001 fda4 	bl	8007024 <_fflush_r>
 80054dc:	2800      	cmp	r0, #0
 80054de:	d1ed      	bne.n	80054bc <__swbuf_r+0x2a>
 80054e0:	68a3      	ldr	r3, [r4, #8]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	60a3      	str	r3, [r4, #8]
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	1c5a      	adds	r2, r3, #1
 80054ea:	6022      	str	r2, [r4, #0]
 80054ec:	701e      	strb	r6, [r3, #0]
 80054ee:	6962      	ldr	r2, [r4, #20]
 80054f0:	1c43      	adds	r3, r0, #1
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d004      	beq.n	8005500 <__swbuf_r+0x6e>
 80054f6:	89a3      	ldrh	r3, [r4, #12]
 80054f8:	07db      	lsls	r3, r3, #31
 80054fa:	d5e1      	bpl.n	80054c0 <__swbuf_r+0x2e>
 80054fc:	2e0a      	cmp	r6, #10
 80054fe:	d1df      	bne.n	80054c0 <__swbuf_r+0x2e>
 8005500:	4621      	mov	r1, r4
 8005502:	4628      	mov	r0, r5
 8005504:	f001 fd8e 	bl	8007024 <_fflush_r>
 8005508:	2800      	cmp	r0, #0
 800550a:	d0d9      	beq.n	80054c0 <__swbuf_r+0x2e>
 800550c:	e7d6      	b.n	80054bc <__swbuf_r+0x2a>
	...

08005510 <__swsetup_r>:
 8005510:	b538      	push	{r3, r4, r5, lr}
 8005512:	4b29      	ldr	r3, [pc, #164]	@ (80055b8 <__swsetup_r+0xa8>)
 8005514:	4605      	mov	r5, r0
 8005516:	6818      	ldr	r0, [r3, #0]
 8005518:	460c      	mov	r4, r1
 800551a:	b118      	cbz	r0, 8005524 <__swsetup_r+0x14>
 800551c:	6a03      	ldr	r3, [r0, #32]
 800551e:	b90b      	cbnz	r3, 8005524 <__swsetup_r+0x14>
 8005520:	f7ff fec0 	bl	80052a4 <__sinit>
 8005524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005528:	0719      	lsls	r1, r3, #28
 800552a:	d422      	bmi.n	8005572 <__swsetup_r+0x62>
 800552c:	06da      	lsls	r2, r3, #27
 800552e:	d407      	bmi.n	8005540 <__swsetup_r+0x30>
 8005530:	2209      	movs	r2, #9
 8005532:	602a      	str	r2, [r5, #0]
 8005534:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005538:	f04f 30ff 	mov.w	r0, #4294967295
 800553c:	81a3      	strh	r3, [r4, #12]
 800553e:	e033      	b.n	80055a8 <__swsetup_r+0x98>
 8005540:	0758      	lsls	r0, r3, #29
 8005542:	d512      	bpl.n	800556a <__swsetup_r+0x5a>
 8005544:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005546:	b141      	cbz	r1, 800555a <__swsetup_r+0x4a>
 8005548:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800554c:	4299      	cmp	r1, r3
 800554e:	d002      	beq.n	8005556 <__swsetup_r+0x46>
 8005550:	4628      	mov	r0, r5
 8005552:	f000 ff11 	bl	8006378 <_free_r>
 8005556:	2300      	movs	r3, #0
 8005558:	6363      	str	r3, [r4, #52]	@ 0x34
 800555a:	89a3      	ldrh	r3, [r4, #12]
 800555c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005560:	81a3      	strh	r3, [r4, #12]
 8005562:	2300      	movs	r3, #0
 8005564:	6063      	str	r3, [r4, #4]
 8005566:	6923      	ldr	r3, [r4, #16]
 8005568:	6023      	str	r3, [r4, #0]
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	f043 0308 	orr.w	r3, r3, #8
 8005570:	81a3      	strh	r3, [r4, #12]
 8005572:	6923      	ldr	r3, [r4, #16]
 8005574:	b94b      	cbnz	r3, 800558a <__swsetup_r+0x7a>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800557c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005580:	d003      	beq.n	800558a <__swsetup_r+0x7a>
 8005582:	4621      	mov	r1, r4
 8005584:	4628      	mov	r0, r5
 8005586:	f001 fd9a 	bl	80070be <__smakebuf_r>
 800558a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800558e:	f013 0201 	ands.w	r2, r3, #1
 8005592:	d00a      	beq.n	80055aa <__swsetup_r+0x9a>
 8005594:	2200      	movs	r2, #0
 8005596:	60a2      	str	r2, [r4, #8]
 8005598:	6962      	ldr	r2, [r4, #20]
 800559a:	4252      	negs	r2, r2
 800559c:	61a2      	str	r2, [r4, #24]
 800559e:	6922      	ldr	r2, [r4, #16]
 80055a0:	b942      	cbnz	r2, 80055b4 <__swsetup_r+0xa4>
 80055a2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80055a6:	d1c5      	bne.n	8005534 <__swsetup_r+0x24>
 80055a8:	bd38      	pop	{r3, r4, r5, pc}
 80055aa:	0799      	lsls	r1, r3, #30
 80055ac:	bf58      	it	pl
 80055ae:	6962      	ldrpl	r2, [r4, #20]
 80055b0:	60a2      	str	r2, [r4, #8]
 80055b2:	e7f4      	b.n	800559e <__swsetup_r+0x8e>
 80055b4:	2000      	movs	r0, #0
 80055b6:	e7f7      	b.n	80055a8 <__swsetup_r+0x98>
 80055b8:	20000028 	.word	0x20000028

080055bc <memset>:
 80055bc:	4603      	mov	r3, r0
 80055be:	4402      	add	r2, r0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d100      	bne.n	80055c6 <memset+0xa>
 80055c4:	4770      	bx	lr
 80055c6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ca:	e7f9      	b.n	80055c0 <memset+0x4>

080055cc <_localeconv_r>:
 80055cc:	4800      	ldr	r0, [pc, #0]	@ (80055d0 <_localeconv_r+0x4>)
 80055ce:	4770      	bx	lr
 80055d0:	20000168 	.word	0x20000168

080055d4 <_close_r>:
 80055d4:	b538      	push	{r3, r4, r5, lr}
 80055d6:	2300      	movs	r3, #0
 80055d8:	4d05      	ldr	r5, [pc, #20]	@ (80055f0 <_close_r+0x1c>)
 80055da:	4604      	mov	r4, r0
 80055dc:	4608      	mov	r0, r1
 80055de:	602b      	str	r3, [r5, #0]
 80055e0:	f7fc fa6d 	bl	8001abe <_close>
 80055e4:	1c43      	adds	r3, r0, #1
 80055e6:	d102      	bne.n	80055ee <_close_r+0x1a>
 80055e8:	682b      	ldr	r3, [r5, #0]
 80055ea:	b103      	cbz	r3, 80055ee <_close_r+0x1a>
 80055ec:	6023      	str	r3, [r4, #0]
 80055ee:	bd38      	pop	{r3, r4, r5, pc}
 80055f0:	20000468 	.word	0x20000468

080055f4 <_lseek_r>:
 80055f4:	b538      	push	{r3, r4, r5, lr}
 80055f6:	4604      	mov	r4, r0
 80055f8:	4608      	mov	r0, r1
 80055fa:	4611      	mov	r1, r2
 80055fc:	2200      	movs	r2, #0
 80055fe:	4d05      	ldr	r5, [pc, #20]	@ (8005614 <_lseek_r+0x20>)
 8005600:	602a      	str	r2, [r5, #0]
 8005602:	461a      	mov	r2, r3
 8005604:	f7fc fa7f 	bl	8001b06 <_lseek>
 8005608:	1c43      	adds	r3, r0, #1
 800560a:	d102      	bne.n	8005612 <_lseek_r+0x1e>
 800560c:	682b      	ldr	r3, [r5, #0]
 800560e:	b103      	cbz	r3, 8005612 <_lseek_r+0x1e>
 8005610:	6023      	str	r3, [r4, #0]
 8005612:	bd38      	pop	{r3, r4, r5, pc}
 8005614:	20000468 	.word	0x20000468

08005618 <_read_r>:
 8005618:	b538      	push	{r3, r4, r5, lr}
 800561a:	4604      	mov	r4, r0
 800561c:	4608      	mov	r0, r1
 800561e:	4611      	mov	r1, r2
 8005620:	2200      	movs	r2, #0
 8005622:	4d05      	ldr	r5, [pc, #20]	@ (8005638 <_read_r+0x20>)
 8005624:	602a      	str	r2, [r5, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	f7fc fa10 	bl	8001a4c <_read>
 800562c:	1c43      	adds	r3, r0, #1
 800562e:	d102      	bne.n	8005636 <_read_r+0x1e>
 8005630:	682b      	ldr	r3, [r5, #0]
 8005632:	b103      	cbz	r3, 8005636 <_read_r+0x1e>
 8005634:	6023      	str	r3, [r4, #0]
 8005636:	bd38      	pop	{r3, r4, r5, pc}
 8005638:	20000468 	.word	0x20000468

0800563c <_write_r>:
 800563c:	b538      	push	{r3, r4, r5, lr}
 800563e:	4604      	mov	r4, r0
 8005640:	4608      	mov	r0, r1
 8005642:	4611      	mov	r1, r2
 8005644:	2200      	movs	r2, #0
 8005646:	4d05      	ldr	r5, [pc, #20]	@ (800565c <_write_r+0x20>)
 8005648:	602a      	str	r2, [r5, #0]
 800564a:	461a      	mov	r2, r3
 800564c:	f7fc fa1b 	bl	8001a86 <_write>
 8005650:	1c43      	adds	r3, r0, #1
 8005652:	d102      	bne.n	800565a <_write_r+0x1e>
 8005654:	682b      	ldr	r3, [r5, #0]
 8005656:	b103      	cbz	r3, 800565a <_write_r+0x1e>
 8005658:	6023      	str	r3, [r4, #0]
 800565a:	bd38      	pop	{r3, r4, r5, pc}
 800565c:	20000468 	.word	0x20000468

08005660 <__errno>:
 8005660:	4b01      	ldr	r3, [pc, #4]	@ (8005668 <__errno+0x8>)
 8005662:	6818      	ldr	r0, [r3, #0]
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	20000028 	.word	0x20000028

0800566c <__libc_init_array>:
 800566c:	b570      	push	{r4, r5, r6, lr}
 800566e:	2600      	movs	r6, #0
 8005670:	4d0c      	ldr	r5, [pc, #48]	@ (80056a4 <__libc_init_array+0x38>)
 8005672:	4c0d      	ldr	r4, [pc, #52]	@ (80056a8 <__libc_init_array+0x3c>)
 8005674:	1b64      	subs	r4, r4, r5
 8005676:	10a4      	asrs	r4, r4, #2
 8005678:	42a6      	cmp	r6, r4
 800567a:	d109      	bne.n	8005690 <__libc_init_array+0x24>
 800567c:	f001 ffda 	bl	8007634 <_init>
 8005680:	2600      	movs	r6, #0
 8005682:	4d0a      	ldr	r5, [pc, #40]	@ (80056ac <__libc_init_array+0x40>)
 8005684:	4c0a      	ldr	r4, [pc, #40]	@ (80056b0 <__libc_init_array+0x44>)
 8005686:	1b64      	subs	r4, r4, r5
 8005688:	10a4      	asrs	r4, r4, #2
 800568a:	42a6      	cmp	r6, r4
 800568c:	d105      	bne.n	800569a <__libc_init_array+0x2e>
 800568e:	bd70      	pop	{r4, r5, r6, pc}
 8005690:	f855 3b04 	ldr.w	r3, [r5], #4
 8005694:	4798      	blx	r3
 8005696:	3601      	adds	r6, #1
 8005698:	e7ee      	b.n	8005678 <__libc_init_array+0xc>
 800569a:	f855 3b04 	ldr.w	r3, [r5], #4
 800569e:	4798      	blx	r3
 80056a0:	3601      	adds	r6, #1
 80056a2:	e7f2      	b.n	800568a <__libc_init_array+0x1e>
 80056a4:	08007ae8 	.word	0x08007ae8
 80056a8:	08007ae8 	.word	0x08007ae8
 80056ac:	08007ae8 	.word	0x08007ae8
 80056b0:	08007aec 	.word	0x08007aec

080056b4 <__retarget_lock_init_recursive>:
 80056b4:	4770      	bx	lr

080056b6 <__retarget_lock_acquire_recursive>:
 80056b6:	4770      	bx	lr

080056b8 <__retarget_lock_release_recursive>:
 80056b8:	4770      	bx	lr

080056ba <memchr>:
 80056ba:	4603      	mov	r3, r0
 80056bc:	b510      	push	{r4, lr}
 80056be:	b2c9      	uxtb	r1, r1
 80056c0:	4402      	add	r2, r0
 80056c2:	4293      	cmp	r3, r2
 80056c4:	4618      	mov	r0, r3
 80056c6:	d101      	bne.n	80056cc <memchr+0x12>
 80056c8:	2000      	movs	r0, #0
 80056ca:	e003      	b.n	80056d4 <memchr+0x1a>
 80056cc:	7804      	ldrb	r4, [r0, #0]
 80056ce:	3301      	adds	r3, #1
 80056d0:	428c      	cmp	r4, r1
 80056d2:	d1f6      	bne.n	80056c2 <memchr+0x8>
 80056d4:	bd10      	pop	{r4, pc}

080056d6 <quorem>:
 80056d6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056da:	6903      	ldr	r3, [r0, #16]
 80056dc:	690c      	ldr	r4, [r1, #16]
 80056de:	4607      	mov	r7, r0
 80056e0:	42a3      	cmp	r3, r4
 80056e2:	db7e      	blt.n	80057e2 <quorem+0x10c>
 80056e4:	3c01      	subs	r4, #1
 80056e6:	00a3      	lsls	r3, r4, #2
 80056e8:	f100 0514 	add.w	r5, r0, #20
 80056ec:	f101 0814 	add.w	r8, r1, #20
 80056f0:	9300      	str	r3, [sp, #0]
 80056f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056f6:	9301      	str	r3, [sp, #4]
 80056f8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80056fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005700:	3301      	adds	r3, #1
 8005702:	429a      	cmp	r2, r3
 8005704:	fbb2 f6f3 	udiv	r6, r2, r3
 8005708:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800570c:	d32e      	bcc.n	800576c <quorem+0x96>
 800570e:	f04f 0a00 	mov.w	sl, #0
 8005712:	46c4      	mov	ip, r8
 8005714:	46ae      	mov	lr, r5
 8005716:	46d3      	mov	fp, sl
 8005718:	f85c 3b04 	ldr.w	r3, [ip], #4
 800571c:	b298      	uxth	r0, r3
 800571e:	fb06 a000 	mla	r0, r6, r0, sl
 8005722:	0c1b      	lsrs	r3, r3, #16
 8005724:	0c02      	lsrs	r2, r0, #16
 8005726:	fb06 2303 	mla	r3, r6, r3, r2
 800572a:	f8de 2000 	ldr.w	r2, [lr]
 800572e:	b280      	uxth	r0, r0
 8005730:	b292      	uxth	r2, r2
 8005732:	1a12      	subs	r2, r2, r0
 8005734:	445a      	add	r2, fp
 8005736:	f8de 0000 	ldr.w	r0, [lr]
 800573a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800573e:	b29b      	uxth	r3, r3
 8005740:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005744:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005748:	b292      	uxth	r2, r2
 800574a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800574e:	45e1      	cmp	r9, ip
 8005750:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005754:	f84e 2b04 	str.w	r2, [lr], #4
 8005758:	d2de      	bcs.n	8005718 <quorem+0x42>
 800575a:	9b00      	ldr	r3, [sp, #0]
 800575c:	58eb      	ldr	r3, [r5, r3]
 800575e:	b92b      	cbnz	r3, 800576c <quorem+0x96>
 8005760:	9b01      	ldr	r3, [sp, #4]
 8005762:	3b04      	subs	r3, #4
 8005764:	429d      	cmp	r5, r3
 8005766:	461a      	mov	r2, r3
 8005768:	d32f      	bcc.n	80057ca <quorem+0xf4>
 800576a:	613c      	str	r4, [r7, #16]
 800576c:	4638      	mov	r0, r7
 800576e:	f001 f979 	bl	8006a64 <__mcmp>
 8005772:	2800      	cmp	r0, #0
 8005774:	db25      	blt.n	80057c2 <quorem+0xec>
 8005776:	4629      	mov	r1, r5
 8005778:	2000      	movs	r0, #0
 800577a:	f858 2b04 	ldr.w	r2, [r8], #4
 800577e:	f8d1 c000 	ldr.w	ip, [r1]
 8005782:	fa1f fe82 	uxth.w	lr, r2
 8005786:	fa1f f38c 	uxth.w	r3, ip
 800578a:	eba3 030e 	sub.w	r3, r3, lr
 800578e:	4403      	add	r3, r0
 8005790:	0c12      	lsrs	r2, r2, #16
 8005792:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005796:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800579a:	b29b      	uxth	r3, r3
 800579c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057a0:	45c1      	cmp	r9, r8
 80057a2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057a6:	f841 3b04 	str.w	r3, [r1], #4
 80057aa:	d2e6      	bcs.n	800577a <quorem+0xa4>
 80057ac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057b4:	b922      	cbnz	r2, 80057c0 <quorem+0xea>
 80057b6:	3b04      	subs	r3, #4
 80057b8:	429d      	cmp	r5, r3
 80057ba:	461a      	mov	r2, r3
 80057bc:	d30b      	bcc.n	80057d6 <quorem+0x100>
 80057be:	613c      	str	r4, [r7, #16]
 80057c0:	3601      	adds	r6, #1
 80057c2:	4630      	mov	r0, r6
 80057c4:	b003      	add	sp, #12
 80057c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ca:	6812      	ldr	r2, [r2, #0]
 80057cc:	3b04      	subs	r3, #4
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d1cb      	bne.n	800576a <quorem+0x94>
 80057d2:	3c01      	subs	r4, #1
 80057d4:	e7c6      	b.n	8005764 <quorem+0x8e>
 80057d6:	6812      	ldr	r2, [r2, #0]
 80057d8:	3b04      	subs	r3, #4
 80057da:	2a00      	cmp	r2, #0
 80057dc:	d1ef      	bne.n	80057be <quorem+0xe8>
 80057de:	3c01      	subs	r4, #1
 80057e0:	e7ea      	b.n	80057b8 <quorem+0xe2>
 80057e2:	2000      	movs	r0, #0
 80057e4:	e7ee      	b.n	80057c4 <quorem+0xee>
	...

080057e8 <_dtoa_r>:
 80057e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ec:	4614      	mov	r4, r2
 80057ee:	461d      	mov	r5, r3
 80057f0:	69c7      	ldr	r7, [r0, #28]
 80057f2:	b097      	sub	sp, #92	@ 0x5c
 80057f4:	4683      	mov	fp, r0
 80057f6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80057fa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80057fc:	b97f      	cbnz	r7, 800581e <_dtoa_r+0x36>
 80057fe:	2010      	movs	r0, #16
 8005800:	f000 fe02 	bl	8006408 <malloc>
 8005804:	4602      	mov	r2, r0
 8005806:	f8cb 001c 	str.w	r0, [fp, #28]
 800580a:	b920      	cbnz	r0, 8005816 <_dtoa_r+0x2e>
 800580c:	21ef      	movs	r1, #239	@ 0xef
 800580e:	4ba8      	ldr	r3, [pc, #672]	@ (8005ab0 <_dtoa_r+0x2c8>)
 8005810:	48a8      	ldr	r0, [pc, #672]	@ (8005ab4 <_dtoa_r+0x2cc>)
 8005812:	f001 fceb 	bl	80071ec <__assert_func>
 8005816:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800581a:	6007      	str	r7, [r0, #0]
 800581c:	60c7      	str	r7, [r0, #12]
 800581e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005822:	6819      	ldr	r1, [r3, #0]
 8005824:	b159      	cbz	r1, 800583e <_dtoa_r+0x56>
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	2301      	movs	r3, #1
 800582a:	4093      	lsls	r3, r2
 800582c:	604a      	str	r2, [r1, #4]
 800582e:	608b      	str	r3, [r1, #8]
 8005830:	4658      	mov	r0, fp
 8005832:	f000 fedf 	bl	80065f4 <_Bfree>
 8005836:	2200      	movs	r2, #0
 8005838:	f8db 301c 	ldr.w	r3, [fp, #28]
 800583c:	601a      	str	r2, [r3, #0]
 800583e:	1e2b      	subs	r3, r5, #0
 8005840:	bfaf      	iteee	ge
 8005842:	2300      	movge	r3, #0
 8005844:	2201      	movlt	r2, #1
 8005846:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800584a:	9303      	strlt	r3, [sp, #12]
 800584c:	bfa8      	it	ge
 800584e:	6033      	strge	r3, [r6, #0]
 8005850:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8005854:	4b98      	ldr	r3, [pc, #608]	@ (8005ab8 <_dtoa_r+0x2d0>)
 8005856:	bfb8      	it	lt
 8005858:	6032      	strlt	r2, [r6, #0]
 800585a:	ea33 0308 	bics.w	r3, r3, r8
 800585e:	d112      	bne.n	8005886 <_dtoa_r+0x9e>
 8005860:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005864:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005866:	6013      	str	r3, [r2, #0]
 8005868:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800586c:	4323      	orrs	r3, r4
 800586e:	f000 8550 	beq.w	8006312 <_dtoa_r+0xb2a>
 8005872:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005874:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8005abc <_dtoa_r+0x2d4>
 8005878:	2b00      	cmp	r3, #0
 800587a:	f000 8552 	beq.w	8006322 <_dtoa_r+0xb3a>
 800587e:	f10a 0303 	add.w	r3, sl, #3
 8005882:	f000 bd4c 	b.w	800631e <_dtoa_r+0xb36>
 8005886:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800588a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800588e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005892:	2200      	movs	r2, #0
 8005894:	2300      	movs	r3, #0
 8005896:	f7fb f887 	bl	80009a8 <__aeabi_dcmpeq>
 800589a:	4607      	mov	r7, r0
 800589c:	b158      	cbz	r0, 80058b6 <_dtoa_r+0xce>
 800589e:	2301      	movs	r3, #1
 80058a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80058a2:	6013      	str	r3, [r2, #0]
 80058a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80058a6:	b113      	cbz	r3, 80058ae <_dtoa_r+0xc6>
 80058a8:	4b85      	ldr	r3, [pc, #532]	@ (8005ac0 <_dtoa_r+0x2d8>)
 80058aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80058ac:	6013      	str	r3, [r2, #0]
 80058ae:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8005ac4 <_dtoa_r+0x2dc>
 80058b2:	f000 bd36 	b.w	8006322 <_dtoa_r+0xb3a>
 80058b6:	ab14      	add	r3, sp, #80	@ 0x50
 80058b8:	9301      	str	r3, [sp, #4]
 80058ba:	ab15      	add	r3, sp, #84	@ 0x54
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	4658      	mov	r0, fp
 80058c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80058c4:	f001 f97e 	bl	8006bc4 <__d2b>
 80058c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80058cc:	4681      	mov	r9, r0
 80058ce:	2e00      	cmp	r6, #0
 80058d0:	d077      	beq.n	80059c2 <_dtoa_r+0x1da>
 80058d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80058d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80058d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80058dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80058e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80058e8:	9712      	str	r7, [sp, #72]	@ 0x48
 80058ea:	4619      	mov	r1, r3
 80058ec:	2200      	movs	r2, #0
 80058ee:	4b76      	ldr	r3, [pc, #472]	@ (8005ac8 <_dtoa_r+0x2e0>)
 80058f0:	f7fa fc3a 	bl	8000168 <__aeabi_dsub>
 80058f4:	a368      	add	r3, pc, #416	@ (adr r3, 8005a98 <_dtoa_r+0x2b0>)
 80058f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058fa:	f7fa fded 	bl	80004d8 <__aeabi_dmul>
 80058fe:	a368      	add	r3, pc, #416	@ (adr r3, 8005aa0 <_dtoa_r+0x2b8>)
 8005900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005904:	f7fa fc32 	bl	800016c <__adddf3>
 8005908:	4604      	mov	r4, r0
 800590a:	4630      	mov	r0, r6
 800590c:	460d      	mov	r5, r1
 800590e:	f7fa fd79 	bl	8000404 <__aeabi_i2d>
 8005912:	a365      	add	r3, pc, #404	@ (adr r3, 8005aa8 <_dtoa_r+0x2c0>)
 8005914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005918:	f7fa fdde 	bl	80004d8 <__aeabi_dmul>
 800591c:	4602      	mov	r2, r0
 800591e:	460b      	mov	r3, r1
 8005920:	4620      	mov	r0, r4
 8005922:	4629      	mov	r1, r5
 8005924:	f7fa fc22 	bl	800016c <__adddf3>
 8005928:	4604      	mov	r4, r0
 800592a:	460d      	mov	r5, r1
 800592c:	f7fb f884 	bl	8000a38 <__aeabi_d2iz>
 8005930:	2200      	movs	r2, #0
 8005932:	4607      	mov	r7, r0
 8005934:	2300      	movs	r3, #0
 8005936:	4620      	mov	r0, r4
 8005938:	4629      	mov	r1, r5
 800593a:	f7fb f83f 	bl	80009bc <__aeabi_dcmplt>
 800593e:	b140      	cbz	r0, 8005952 <_dtoa_r+0x16a>
 8005940:	4638      	mov	r0, r7
 8005942:	f7fa fd5f 	bl	8000404 <__aeabi_i2d>
 8005946:	4622      	mov	r2, r4
 8005948:	462b      	mov	r3, r5
 800594a:	f7fb f82d 	bl	80009a8 <__aeabi_dcmpeq>
 800594e:	b900      	cbnz	r0, 8005952 <_dtoa_r+0x16a>
 8005950:	3f01      	subs	r7, #1
 8005952:	2f16      	cmp	r7, #22
 8005954:	d853      	bhi.n	80059fe <_dtoa_r+0x216>
 8005956:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800595a:	4b5c      	ldr	r3, [pc, #368]	@ (8005acc <_dtoa_r+0x2e4>)
 800595c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005964:	f7fb f82a 	bl	80009bc <__aeabi_dcmplt>
 8005968:	2800      	cmp	r0, #0
 800596a:	d04a      	beq.n	8005a02 <_dtoa_r+0x21a>
 800596c:	2300      	movs	r3, #0
 800596e:	3f01      	subs	r7, #1
 8005970:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005972:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005974:	1b9b      	subs	r3, r3, r6
 8005976:	1e5a      	subs	r2, r3, #1
 8005978:	bf46      	itte	mi
 800597a:	f1c3 0801 	rsbmi	r8, r3, #1
 800597e:	2300      	movmi	r3, #0
 8005980:	f04f 0800 	movpl.w	r8, #0
 8005984:	9209      	str	r2, [sp, #36]	@ 0x24
 8005986:	bf48      	it	mi
 8005988:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800598a:	2f00      	cmp	r7, #0
 800598c:	db3b      	blt.n	8005a06 <_dtoa_r+0x21e>
 800598e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005990:	970e      	str	r7, [sp, #56]	@ 0x38
 8005992:	443b      	add	r3, r7
 8005994:	9309      	str	r3, [sp, #36]	@ 0x24
 8005996:	2300      	movs	r3, #0
 8005998:	930a      	str	r3, [sp, #40]	@ 0x28
 800599a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800599c:	2b09      	cmp	r3, #9
 800599e:	d866      	bhi.n	8005a6e <_dtoa_r+0x286>
 80059a0:	2b05      	cmp	r3, #5
 80059a2:	bfc4      	itt	gt
 80059a4:	3b04      	subgt	r3, #4
 80059a6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80059a8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80059aa:	bfc8      	it	gt
 80059ac:	2400      	movgt	r4, #0
 80059ae:	f1a3 0302 	sub.w	r3, r3, #2
 80059b2:	bfd8      	it	le
 80059b4:	2401      	movle	r4, #1
 80059b6:	2b03      	cmp	r3, #3
 80059b8:	d864      	bhi.n	8005a84 <_dtoa_r+0x29c>
 80059ba:	e8df f003 	tbb	[pc, r3]
 80059be:	382b      	.short	0x382b
 80059c0:	5636      	.short	0x5636
 80059c2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80059c6:	441e      	add	r6, r3
 80059c8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	bfc1      	itttt	gt
 80059d0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80059d4:	fa08 f803 	lslgt.w	r8, r8, r3
 80059d8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80059dc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80059e0:	bfd6      	itet	le
 80059e2:	f1c3 0320 	rsble	r3, r3, #32
 80059e6:	ea48 0003 	orrgt.w	r0, r8, r3
 80059ea:	fa04 f003 	lslle.w	r0, r4, r3
 80059ee:	f7fa fcf9 	bl	80003e4 <__aeabi_ui2d>
 80059f2:	2201      	movs	r2, #1
 80059f4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80059f8:	3e01      	subs	r6, #1
 80059fa:	9212      	str	r2, [sp, #72]	@ 0x48
 80059fc:	e775      	b.n	80058ea <_dtoa_r+0x102>
 80059fe:	2301      	movs	r3, #1
 8005a00:	e7b6      	b.n	8005970 <_dtoa_r+0x188>
 8005a02:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005a04:	e7b5      	b.n	8005972 <_dtoa_r+0x18a>
 8005a06:	427b      	negs	r3, r7
 8005a08:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	eba8 0807 	sub.w	r8, r8, r7
 8005a10:	930e      	str	r3, [sp, #56]	@ 0x38
 8005a12:	e7c2      	b.n	800599a <_dtoa_r+0x1b2>
 8005a14:	2300      	movs	r3, #0
 8005a16:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a18:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	dc35      	bgt.n	8005a8a <_dtoa_r+0x2a2>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	461a      	mov	r2, r3
 8005a22:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005a26:	9221      	str	r2, [sp, #132]	@ 0x84
 8005a28:	e00b      	b.n	8005a42 <_dtoa_r+0x25a>
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e7f3      	b.n	8005a16 <_dtoa_r+0x22e>
 8005a2e:	2300      	movs	r3, #0
 8005a30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a34:	18fb      	adds	r3, r7, r3
 8005a36:	9308      	str	r3, [sp, #32]
 8005a38:	3301      	adds	r3, #1
 8005a3a:	2b01      	cmp	r3, #1
 8005a3c:	9307      	str	r3, [sp, #28]
 8005a3e:	bfb8      	it	lt
 8005a40:	2301      	movlt	r3, #1
 8005a42:	2100      	movs	r1, #0
 8005a44:	2204      	movs	r2, #4
 8005a46:	f8db 001c 	ldr.w	r0, [fp, #28]
 8005a4a:	f102 0514 	add.w	r5, r2, #20
 8005a4e:	429d      	cmp	r5, r3
 8005a50:	d91f      	bls.n	8005a92 <_dtoa_r+0x2aa>
 8005a52:	6041      	str	r1, [r0, #4]
 8005a54:	4658      	mov	r0, fp
 8005a56:	f000 fd8d 	bl	8006574 <_Balloc>
 8005a5a:	4682      	mov	sl, r0
 8005a5c:	2800      	cmp	r0, #0
 8005a5e:	d139      	bne.n	8005ad4 <_dtoa_r+0x2ec>
 8005a60:	4602      	mov	r2, r0
 8005a62:	f240 11af 	movw	r1, #431	@ 0x1af
 8005a66:	4b1a      	ldr	r3, [pc, #104]	@ (8005ad0 <_dtoa_r+0x2e8>)
 8005a68:	e6d2      	b.n	8005810 <_dtoa_r+0x28>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	e7e0      	b.n	8005a30 <_dtoa_r+0x248>
 8005a6e:	2401      	movs	r4, #1
 8005a70:	2300      	movs	r3, #0
 8005a72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005a74:	9320      	str	r3, [sp, #128]	@ 0x80
 8005a76:	f04f 33ff 	mov.w	r3, #4294967295
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005a80:	2312      	movs	r3, #18
 8005a82:	e7d0      	b.n	8005a26 <_dtoa_r+0x23e>
 8005a84:	2301      	movs	r3, #1
 8005a86:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005a88:	e7f5      	b.n	8005a76 <_dtoa_r+0x28e>
 8005a8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a8c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8005a90:	e7d7      	b.n	8005a42 <_dtoa_r+0x25a>
 8005a92:	3101      	adds	r1, #1
 8005a94:	0052      	lsls	r2, r2, #1
 8005a96:	e7d8      	b.n	8005a4a <_dtoa_r+0x262>
 8005a98:	636f4361 	.word	0x636f4361
 8005a9c:	3fd287a7 	.word	0x3fd287a7
 8005aa0:	8b60c8b3 	.word	0x8b60c8b3
 8005aa4:	3fc68a28 	.word	0x3fc68a28
 8005aa8:	509f79fb 	.word	0x509f79fb
 8005aac:	3fd34413 	.word	0x3fd34413
 8005ab0:	080077b3 	.word	0x080077b3
 8005ab4:	080077ca 	.word	0x080077ca
 8005ab8:	7ff00000 	.word	0x7ff00000
 8005abc:	080077af 	.word	0x080077af
 8005ac0:	08007783 	.word	0x08007783
 8005ac4:	08007782 	.word	0x08007782
 8005ac8:	3ff80000 	.word	0x3ff80000
 8005acc:	080078c0 	.word	0x080078c0
 8005ad0:	08007822 	.word	0x08007822
 8005ad4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005ad8:	6018      	str	r0, [r3, #0]
 8005ada:	9b07      	ldr	r3, [sp, #28]
 8005adc:	2b0e      	cmp	r3, #14
 8005ade:	f200 80a4 	bhi.w	8005c2a <_dtoa_r+0x442>
 8005ae2:	2c00      	cmp	r4, #0
 8005ae4:	f000 80a1 	beq.w	8005c2a <_dtoa_r+0x442>
 8005ae8:	2f00      	cmp	r7, #0
 8005aea:	dd33      	ble.n	8005b54 <_dtoa_r+0x36c>
 8005aec:	4b86      	ldr	r3, [pc, #536]	@ (8005d08 <_dtoa_r+0x520>)
 8005aee:	f007 020f 	and.w	r2, r7, #15
 8005af2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005af6:	05f8      	lsls	r0, r7, #23
 8005af8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005afc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b00:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b04:	d516      	bpl.n	8005b34 <_dtoa_r+0x34c>
 8005b06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b0a:	4b80      	ldr	r3, [pc, #512]	@ (8005d0c <_dtoa_r+0x524>)
 8005b0c:	2603      	movs	r6, #3
 8005b0e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b12:	f7fa fe0b 	bl	800072c <__aeabi_ddiv>
 8005b16:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b1a:	f004 040f 	and.w	r4, r4, #15
 8005b1e:	4d7b      	ldr	r5, [pc, #492]	@ (8005d0c <_dtoa_r+0x524>)
 8005b20:	b954      	cbnz	r4, 8005b38 <_dtoa_r+0x350>
 8005b22:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b2a:	f7fa fdff 	bl	800072c <__aeabi_ddiv>
 8005b2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b32:	e028      	b.n	8005b86 <_dtoa_r+0x39e>
 8005b34:	2602      	movs	r6, #2
 8005b36:	e7f2      	b.n	8005b1e <_dtoa_r+0x336>
 8005b38:	07e1      	lsls	r1, r4, #31
 8005b3a:	d508      	bpl.n	8005b4e <_dtoa_r+0x366>
 8005b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b40:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b44:	f7fa fcc8 	bl	80004d8 <__aeabi_dmul>
 8005b48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b4c:	3601      	adds	r6, #1
 8005b4e:	1064      	asrs	r4, r4, #1
 8005b50:	3508      	adds	r5, #8
 8005b52:	e7e5      	b.n	8005b20 <_dtoa_r+0x338>
 8005b54:	f000 80d2 	beq.w	8005cfc <_dtoa_r+0x514>
 8005b58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005b5c:	427c      	negs	r4, r7
 8005b5e:	4b6a      	ldr	r3, [pc, #424]	@ (8005d08 <_dtoa_r+0x520>)
 8005b60:	f004 020f 	and.w	r2, r4, #15
 8005b64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6c:	f7fa fcb4 	bl	80004d8 <__aeabi_dmul>
 8005b70:	2602      	movs	r6, #2
 8005b72:	2300      	movs	r3, #0
 8005b74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b78:	4d64      	ldr	r5, [pc, #400]	@ (8005d0c <_dtoa_r+0x524>)
 8005b7a:	1124      	asrs	r4, r4, #4
 8005b7c:	2c00      	cmp	r4, #0
 8005b7e:	f040 80b2 	bne.w	8005ce6 <_dtoa_r+0x4fe>
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1d3      	bne.n	8005b2e <_dtoa_r+0x346>
 8005b86:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005b8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	f000 80b7 	beq.w	8005d00 <_dtoa_r+0x518>
 8005b92:	2200      	movs	r2, #0
 8005b94:	4620      	mov	r0, r4
 8005b96:	4629      	mov	r1, r5
 8005b98:	4b5d      	ldr	r3, [pc, #372]	@ (8005d10 <_dtoa_r+0x528>)
 8005b9a:	f7fa ff0f 	bl	80009bc <__aeabi_dcmplt>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	f000 80ae 	beq.w	8005d00 <_dtoa_r+0x518>
 8005ba4:	9b07      	ldr	r3, [sp, #28]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	f000 80aa 	beq.w	8005d00 <_dtoa_r+0x518>
 8005bac:	9b08      	ldr	r3, [sp, #32]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dd37      	ble.n	8005c22 <_dtoa_r+0x43a>
 8005bb2:	1e7b      	subs	r3, r7, #1
 8005bb4:	4620      	mov	r0, r4
 8005bb6:	9304      	str	r3, [sp, #16]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	4629      	mov	r1, r5
 8005bbc:	4b55      	ldr	r3, [pc, #340]	@ (8005d14 <_dtoa_r+0x52c>)
 8005bbe:	f7fa fc8b 	bl	80004d8 <__aeabi_dmul>
 8005bc2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bc6:	9c08      	ldr	r4, [sp, #32]
 8005bc8:	3601      	adds	r6, #1
 8005bca:	4630      	mov	r0, r6
 8005bcc:	f7fa fc1a 	bl	8000404 <__aeabi_i2d>
 8005bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bd4:	f7fa fc80 	bl	80004d8 <__aeabi_dmul>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	4b4f      	ldr	r3, [pc, #316]	@ (8005d18 <_dtoa_r+0x530>)
 8005bdc:	f7fa fac6 	bl	800016c <__adddf3>
 8005be0:	4605      	mov	r5, r0
 8005be2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005be6:	2c00      	cmp	r4, #0
 8005be8:	f040 809a 	bne.w	8005d20 <_dtoa_r+0x538>
 8005bec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8005d1c <_dtoa_r+0x534>)
 8005bf4:	f7fa fab8 	bl	8000168 <__aeabi_dsub>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	460b      	mov	r3, r1
 8005bfc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c00:	462a      	mov	r2, r5
 8005c02:	4633      	mov	r3, r6
 8005c04:	f7fa fef8 	bl	80009f8 <__aeabi_dcmpgt>
 8005c08:	2800      	cmp	r0, #0
 8005c0a:	f040 828e 	bne.w	800612a <_dtoa_r+0x942>
 8005c0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c12:	462a      	mov	r2, r5
 8005c14:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c18:	f7fa fed0 	bl	80009bc <__aeabi_dcmplt>
 8005c1c:	2800      	cmp	r0, #0
 8005c1e:	f040 8127 	bne.w	8005e70 <_dtoa_r+0x688>
 8005c22:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005c26:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005c2a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	f2c0 8163 	blt.w	8005ef8 <_dtoa_r+0x710>
 8005c32:	2f0e      	cmp	r7, #14
 8005c34:	f300 8160 	bgt.w	8005ef8 <_dtoa_r+0x710>
 8005c38:	4b33      	ldr	r3, [pc, #204]	@ (8005d08 <_dtoa_r+0x520>)
 8005c3a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c3e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005c42:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005c46:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	da03      	bge.n	8005c54 <_dtoa_r+0x46c>
 8005c4c:	9b07      	ldr	r3, [sp, #28]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	f340 8100 	ble.w	8005e54 <_dtoa_r+0x66c>
 8005c54:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005c58:	4656      	mov	r6, sl
 8005c5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c5e:	4620      	mov	r0, r4
 8005c60:	4629      	mov	r1, r5
 8005c62:	f7fa fd63 	bl	800072c <__aeabi_ddiv>
 8005c66:	f7fa fee7 	bl	8000a38 <__aeabi_d2iz>
 8005c6a:	4680      	mov	r8, r0
 8005c6c:	f7fa fbca 	bl	8000404 <__aeabi_i2d>
 8005c70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c74:	f7fa fc30 	bl	80004d8 <__aeabi_dmul>
 8005c78:	4602      	mov	r2, r0
 8005c7a:	460b      	mov	r3, r1
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	4629      	mov	r1, r5
 8005c80:	f7fa fa72 	bl	8000168 <__aeabi_dsub>
 8005c84:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005c88:	9d07      	ldr	r5, [sp, #28]
 8005c8a:	f806 4b01 	strb.w	r4, [r6], #1
 8005c8e:	eba6 040a 	sub.w	r4, r6, sl
 8005c92:	42a5      	cmp	r5, r4
 8005c94:	4602      	mov	r2, r0
 8005c96:	460b      	mov	r3, r1
 8005c98:	f040 8116 	bne.w	8005ec8 <_dtoa_r+0x6e0>
 8005c9c:	f7fa fa66 	bl	800016c <__adddf3>
 8005ca0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ca4:	4604      	mov	r4, r0
 8005ca6:	460d      	mov	r5, r1
 8005ca8:	f7fa fea6 	bl	80009f8 <__aeabi_dcmpgt>
 8005cac:	2800      	cmp	r0, #0
 8005cae:	f040 80f8 	bne.w	8005ea2 <_dtoa_r+0x6ba>
 8005cb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cb6:	4620      	mov	r0, r4
 8005cb8:	4629      	mov	r1, r5
 8005cba:	f7fa fe75 	bl	80009a8 <__aeabi_dcmpeq>
 8005cbe:	b118      	cbz	r0, 8005cc8 <_dtoa_r+0x4e0>
 8005cc0:	f018 0f01 	tst.w	r8, #1
 8005cc4:	f040 80ed 	bne.w	8005ea2 <_dtoa_r+0x6ba>
 8005cc8:	4649      	mov	r1, r9
 8005cca:	4658      	mov	r0, fp
 8005ccc:	f000 fc92 	bl	80065f4 <_Bfree>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	7033      	strb	r3, [r6, #0]
 8005cd4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005cd6:	3701      	adds	r7, #1
 8005cd8:	601f      	str	r7, [r3, #0]
 8005cda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f000 8320 	beq.w	8006322 <_dtoa_r+0xb3a>
 8005ce2:	601e      	str	r6, [r3, #0]
 8005ce4:	e31d      	b.n	8006322 <_dtoa_r+0xb3a>
 8005ce6:	07e2      	lsls	r2, r4, #31
 8005ce8:	d505      	bpl.n	8005cf6 <_dtoa_r+0x50e>
 8005cea:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005cee:	f7fa fbf3 	bl	80004d8 <__aeabi_dmul>
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	3601      	adds	r6, #1
 8005cf6:	1064      	asrs	r4, r4, #1
 8005cf8:	3508      	adds	r5, #8
 8005cfa:	e73f      	b.n	8005b7c <_dtoa_r+0x394>
 8005cfc:	2602      	movs	r6, #2
 8005cfe:	e742      	b.n	8005b86 <_dtoa_r+0x39e>
 8005d00:	9c07      	ldr	r4, [sp, #28]
 8005d02:	9704      	str	r7, [sp, #16]
 8005d04:	e761      	b.n	8005bca <_dtoa_r+0x3e2>
 8005d06:	bf00      	nop
 8005d08:	080078c0 	.word	0x080078c0
 8005d0c:	08007898 	.word	0x08007898
 8005d10:	3ff00000 	.word	0x3ff00000
 8005d14:	40240000 	.word	0x40240000
 8005d18:	401c0000 	.word	0x401c0000
 8005d1c:	40140000 	.word	0x40140000
 8005d20:	4b70      	ldr	r3, [pc, #448]	@ (8005ee4 <_dtoa_r+0x6fc>)
 8005d22:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005d24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d2c:	4454      	add	r4, sl
 8005d2e:	2900      	cmp	r1, #0
 8005d30:	d045      	beq.n	8005dbe <_dtoa_r+0x5d6>
 8005d32:	2000      	movs	r0, #0
 8005d34:	496c      	ldr	r1, [pc, #432]	@ (8005ee8 <_dtoa_r+0x700>)
 8005d36:	f7fa fcf9 	bl	800072c <__aeabi_ddiv>
 8005d3a:	4633      	mov	r3, r6
 8005d3c:	462a      	mov	r2, r5
 8005d3e:	f7fa fa13 	bl	8000168 <__aeabi_dsub>
 8005d42:	4656      	mov	r6, sl
 8005d44:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005d48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d4c:	f7fa fe74 	bl	8000a38 <__aeabi_d2iz>
 8005d50:	4605      	mov	r5, r0
 8005d52:	f7fa fb57 	bl	8000404 <__aeabi_i2d>
 8005d56:	4602      	mov	r2, r0
 8005d58:	460b      	mov	r3, r1
 8005d5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d5e:	f7fa fa03 	bl	8000168 <__aeabi_dsub>
 8005d62:	4602      	mov	r2, r0
 8005d64:	460b      	mov	r3, r1
 8005d66:	3530      	adds	r5, #48	@ 0x30
 8005d68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005d6c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d70:	f806 5b01 	strb.w	r5, [r6], #1
 8005d74:	f7fa fe22 	bl	80009bc <__aeabi_dcmplt>
 8005d78:	2800      	cmp	r0, #0
 8005d7a:	d163      	bne.n	8005e44 <_dtoa_r+0x65c>
 8005d7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d80:	2000      	movs	r0, #0
 8005d82:	495a      	ldr	r1, [pc, #360]	@ (8005eec <_dtoa_r+0x704>)
 8005d84:	f7fa f9f0 	bl	8000168 <__aeabi_dsub>
 8005d88:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d8c:	f7fa fe16 	bl	80009bc <__aeabi_dcmplt>
 8005d90:	2800      	cmp	r0, #0
 8005d92:	f040 8087 	bne.w	8005ea4 <_dtoa_r+0x6bc>
 8005d96:	42a6      	cmp	r6, r4
 8005d98:	f43f af43 	beq.w	8005c22 <_dtoa_r+0x43a>
 8005d9c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005da0:	2200      	movs	r2, #0
 8005da2:	4b53      	ldr	r3, [pc, #332]	@ (8005ef0 <_dtoa_r+0x708>)
 8005da4:	f7fa fb98 	bl	80004d8 <__aeabi_dmul>
 8005da8:	2200      	movs	r2, #0
 8005daa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005db2:	4b4f      	ldr	r3, [pc, #316]	@ (8005ef0 <_dtoa_r+0x708>)
 8005db4:	f7fa fb90 	bl	80004d8 <__aeabi_dmul>
 8005db8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dbc:	e7c4      	b.n	8005d48 <_dtoa_r+0x560>
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	4628      	mov	r0, r5
 8005dc2:	f7fa fb89 	bl	80004d8 <__aeabi_dmul>
 8005dc6:	4656      	mov	r6, sl
 8005dc8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005dcc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dd2:	f7fa fe31 	bl	8000a38 <__aeabi_d2iz>
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	f7fa fb14 	bl	8000404 <__aeabi_i2d>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	460b      	mov	r3, r1
 8005de0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005de4:	f7fa f9c0 	bl	8000168 <__aeabi_dsub>
 8005de8:	4602      	mov	r2, r0
 8005dea:	460b      	mov	r3, r1
 8005dec:	3530      	adds	r5, #48	@ 0x30
 8005dee:	f806 5b01 	strb.w	r5, [r6], #1
 8005df2:	42a6      	cmp	r6, r4
 8005df4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005df8:	f04f 0200 	mov.w	r2, #0
 8005dfc:	d124      	bne.n	8005e48 <_dtoa_r+0x660>
 8005dfe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005e02:	4b39      	ldr	r3, [pc, #228]	@ (8005ee8 <_dtoa_r+0x700>)
 8005e04:	f7fa f9b2 	bl	800016c <__adddf3>
 8005e08:	4602      	mov	r2, r0
 8005e0a:	460b      	mov	r3, r1
 8005e0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e10:	f7fa fdf2 	bl	80009f8 <__aeabi_dcmpgt>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	d145      	bne.n	8005ea4 <_dtoa_r+0x6bc>
 8005e18:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	4932      	ldr	r1, [pc, #200]	@ (8005ee8 <_dtoa_r+0x700>)
 8005e20:	f7fa f9a2 	bl	8000168 <__aeabi_dsub>
 8005e24:	4602      	mov	r2, r0
 8005e26:	460b      	mov	r3, r1
 8005e28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e2c:	f7fa fdc6 	bl	80009bc <__aeabi_dcmplt>
 8005e30:	2800      	cmp	r0, #0
 8005e32:	f43f aef6 	beq.w	8005c22 <_dtoa_r+0x43a>
 8005e36:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005e38:	1e73      	subs	r3, r6, #1
 8005e3a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e3c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e40:	2b30      	cmp	r3, #48	@ 0x30
 8005e42:	d0f8      	beq.n	8005e36 <_dtoa_r+0x64e>
 8005e44:	9f04      	ldr	r7, [sp, #16]
 8005e46:	e73f      	b.n	8005cc8 <_dtoa_r+0x4e0>
 8005e48:	4b29      	ldr	r3, [pc, #164]	@ (8005ef0 <_dtoa_r+0x708>)
 8005e4a:	f7fa fb45 	bl	80004d8 <__aeabi_dmul>
 8005e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e52:	e7bc      	b.n	8005dce <_dtoa_r+0x5e6>
 8005e54:	d10c      	bne.n	8005e70 <_dtoa_r+0x688>
 8005e56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	4b25      	ldr	r3, [pc, #148]	@ (8005ef4 <_dtoa_r+0x70c>)
 8005e5e:	f7fa fb3b 	bl	80004d8 <__aeabi_dmul>
 8005e62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e66:	f7fa fdbd 	bl	80009e4 <__aeabi_dcmpge>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	f000 815b 	beq.w	8006126 <_dtoa_r+0x93e>
 8005e70:	2400      	movs	r4, #0
 8005e72:	4625      	mov	r5, r4
 8005e74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005e76:	4656      	mov	r6, sl
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	9304      	str	r3, [sp, #16]
 8005e7c:	2700      	movs	r7, #0
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4658      	mov	r0, fp
 8005e82:	f000 fbb7 	bl	80065f4 <_Bfree>
 8005e86:	2d00      	cmp	r5, #0
 8005e88:	d0dc      	beq.n	8005e44 <_dtoa_r+0x65c>
 8005e8a:	b12f      	cbz	r7, 8005e98 <_dtoa_r+0x6b0>
 8005e8c:	42af      	cmp	r7, r5
 8005e8e:	d003      	beq.n	8005e98 <_dtoa_r+0x6b0>
 8005e90:	4639      	mov	r1, r7
 8005e92:	4658      	mov	r0, fp
 8005e94:	f000 fbae 	bl	80065f4 <_Bfree>
 8005e98:	4629      	mov	r1, r5
 8005e9a:	4658      	mov	r0, fp
 8005e9c:	f000 fbaa 	bl	80065f4 <_Bfree>
 8005ea0:	e7d0      	b.n	8005e44 <_dtoa_r+0x65c>
 8005ea2:	9704      	str	r7, [sp, #16]
 8005ea4:	4633      	mov	r3, r6
 8005ea6:	461e      	mov	r6, r3
 8005ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005eac:	2a39      	cmp	r2, #57	@ 0x39
 8005eae:	d107      	bne.n	8005ec0 <_dtoa_r+0x6d8>
 8005eb0:	459a      	cmp	sl, r3
 8005eb2:	d1f8      	bne.n	8005ea6 <_dtoa_r+0x6be>
 8005eb4:	9a04      	ldr	r2, [sp, #16]
 8005eb6:	3201      	adds	r2, #1
 8005eb8:	9204      	str	r2, [sp, #16]
 8005eba:	2230      	movs	r2, #48	@ 0x30
 8005ebc:	f88a 2000 	strb.w	r2, [sl]
 8005ec0:	781a      	ldrb	r2, [r3, #0]
 8005ec2:	3201      	adds	r2, #1
 8005ec4:	701a      	strb	r2, [r3, #0]
 8005ec6:	e7bd      	b.n	8005e44 <_dtoa_r+0x65c>
 8005ec8:	2200      	movs	r2, #0
 8005eca:	4b09      	ldr	r3, [pc, #36]	@ (8005ef0 <_dtoa_r+0x708>)
 8005ecc:	f7fa fb04 	bl	80004d8 <__aeabi_dmul>
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	4604      	mov	r4, r0
 8005ed6:	460d      	mov	r5, r1
 8005ed8:	f7fa fd66 	bl	80009a8 <__aeabi_dcmpeq>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f43f aebc 	beq.w	8005c5a <_dtoa_r+0x472>
 8005ee2:	e6f1      	b.n	8005cc8 <_dtoa_r+0x4e0>
 8005ee4:	080078c0 	.word	0x080078c0
 8005ee8:	3fe00000 	.word	0x3fe00000
 8005eec:	3ff00000 	.word	0x3ff00000
 8005ef0:	40240000 	.word	0x40240000
 8005ef4:	40140000 	.word	0x40140000
 8005ef8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005efa:	2a00      	cmp	r2, #0
 8005efc:	f000 80db 	beq.w	80060b6 <_dtoa_r+0x8ce>
 8005f00:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005f02:	2a01      	cmp	r2, #1
 8005f04:	f300 80bf 	bgt.w	8006086 <_dtoa_r+0x89e>
 8005f08:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f0a:	2a00      	cmp	r2, #0
 8005f0c:	f000 80b7 	beq.w	800607e <_dtoa_r+0x896>
 8005f10:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f14:	4646      	mov	r6, r8
 8005f16:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f1a:	2101      	movs	r1, #1
 8005f1c:	441a      	add	r2, r3
 8005f1e:	4658      	mov	r0, fp
 8005f20:	4498      	add	r8, r3
 8005f22:	9209      	str	r2, [sp, #36]	@ 0x24
 8005f24:	f000 fc1a 	bl	800675c <__i2b>
 8005f28:	4605      	mov	r5, r0
 8005f2a:	b15e      	cbz	r6, 8005f44 <_dtoa_r+0x75c>
 8005f2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	dd08      	ble.n	8005f44 <_dtoa_r+0x75c>
 8005f32:	42b3      	cmp	r3, r6
 8005f34:	bfa8      	it	ge
 8005f36:	4633      	movge	r3, r6
 8005f38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f3a:	eba8 0803 	sub.w	r8, r8, r3
 8005f3e:	1af6      	subs	r6, r6, r3
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f46:	b1f3      	cbz	r3, 8005f86 <_dtoa_r+0x79e>
 8005f48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	f000 80b7 	beq.w	80060be <_dtoa_r+0x8d6>
 8005f50:	b18c      	cbz	r4, 8005f76 <_dtoa_r+0x78e>
 8005f52:	4629      	mov	r1, r5
 8005f54:	4622      	mov	r2, r4
 8005f56:	4658      	mov	r0, fp
 8005f58:	f000 fcbe 	bl	80068d8 <__pow5mult>
 8005f5c:	464a      	mov	r2, r9
 8005f5e:	4601      	mov	r1, r0
 8005f60:	4605      	mov	r5, r0
 8005f62:	4658      	mov	r0, fp
 8005f64:	f000 fc10 	bl	8006788 <__multiply>
 8005f68:	4649      	mov	r1, r9
 8005f6a:	9004      	str	r0, [sp, #16]
 8005f6c:	4658      	mov	r0, fp
 8005f6e:	f000 fb41 	bl	80065f4 <_Bfree>
 8005f72:	9b04      	ldr	r3, [sp, #16]
 8005f74:	4699      	mov	r9, r3
 8005f76:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005f78:	1b1a      	subs	r2, r3, r4
 8005f7a:	d004      	beq.n	8005f86 <_dtoa_r+0x79e>
 8005f7c:	4649      	mov	r1, r9
 8005f7e:	4658      	mov	r0, fp
 8005f80:	f000 fcaa 	bl	80068d8 <__pow5mult>
 8005f84:	4681      	mov	r9, r0
 8005f86:	2101      	movs	r1, #1
 8005f88:	4658      	mov	r0, fp
 8005f8a:	f000 fbe7 	bl	800675c <__i2b>
 8005f8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f90:	4604      	mov	r4, r0
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 81c9 	beq.w	800632a <_dtoa_r+0xb42>
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4601      	mov	r1, r0
 8005f9c:	4658      	mov	r0, fp
 8005f9e:	f000 fc9b 	bl	80068d8 <__pow5mult>
 8005fa2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fa4:	4604      	mov	r4, r0
 8005fa6:	2b01      	cmp	r3, #1
 8005fa8:	f300 808f 	bgt.w	80060ca <_dtoa_r+0x8e2>
 8005fac:	9b02      	ldr	r3, [sp, #8]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	f040 8087 	bne.w	80060c2 <_dtoa_r+0x8da>
 8005fb4:	9b03      	ldr	r3, [sp, #12]
 8005fb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	f040 8083 	bne.w	80060c6 <_dtoa_r+0x8de>
 8005fc0:	9b03      	ldr	r3, [sp, #12]
 8005fc2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005fc6:	0d1b      	lsrs	r3, r3, #20
 8005fc8:	051b      	lsls	r3, r3, #20
 8005fca:	b12b      	cbz	r3, 8005fd8 <_dtoa_r+0x7f0>
 8005fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fce:	f108 0801 	add.w	r8, r8, #1
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f000 81aa 	beq.w	8006336 <_dtoa_r+0xb4e>
 8005fe2:	6923      	ldr	r3, [r4, #16]
 8005fe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005fe8:	6918      	ldr	r0, [r3, #16]
 8005fea:	f000 fb6b 	bl	80066c4 <__hi0bits>
 8005fee:	f1c0 0020 	rsb	r0, r0, #32
 8005ff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ff4:	4418      	add	r0, r3
 8005ff6:	f010 001f 	ands.w	r0, r0, #31
 8005ffa:	d071      	beq.n	80060e0 <_dtoa_r+0x8f8>
 8005ffc:	f1c0 0320 	rsb	r3, r0, #32
 8006000:	2b04      	cmp	r3, #4
 8006002:	dd65      	ble.n	80060d0 <_dtoa_r+0x8e8>
 8006004:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006006:	f1c0 001c 	rsb	r0, r0, #28
 800600a:	4403      	add	r3, r0
 800600c:	4480      	add	r8, r0
 800600e:	4406      	add	r6, r0
 8006010:	9309      	str	r3, [sp, #36]	@ 0x24
 8006012:	f1b8 0f00 	cmp.w	r8, #0
 8006016:	dd05      	ble.n	8006024 <_dtoa_r+0x83c>
 8006018:	4649      	mov	r1, r9
 800601a:	4642      	mov	r2, r8
 800601c:	4658      	mov	r0, fp
 800601e:	f000 fcb5 	bl	800698c <__lshift>
 8006022:	4681      	mov	r9, r0
 8006024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006026:	2b00      	cmp	r3, #0
 8006028:	dd05      	ble.n	8006036 <_dtoa_r+0x84e>
 800602a:	4621      	mov	r1, r4
 800602c:	461a      	mov	r2, r3
 800602e:	4658      	mov	r0, fp
 8006030:	f000 fcac 	bl	800698c <__lshift>
 8006034:	4604      	mov	r4, r0
 8006036:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006038:	2b00      	cmp	r3, #0
 800603a:	d053      	beq.n	80060e4 <_dtoa_r+0x8fc>
 800603c:	4621      	mov	r1, r4
 800603e:	4648      	mov	r0, r9
 8006040:	f000 fd10 	bl	8006a64 <__mcmp>
 8006044:	2800      	cmp	r0, #0
 8006046:	da4d      	bge.n	80060e4 <_dtoa_r+0x8fc>
 8006048:	1e7b      	subs	r3, r7, #1
 800604a:	4649      	mov	r1, r9
 800604c:	9304      	str	r3, [sp, #16]
 800604e:	220a      	movs	r2, #10
 8006050:	2300      	movs	r3, #0
 8006052:	4658      	mov	r0, fp
 8006054:	f000 faf0 	bl	8006638 <__multadd>
 8006058:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800605a:	4681      	mov	r9, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	f000 816c 	beq.w	800633a <_dtoa_r+0xb52>
 8006062:	2300      	movs	r3, #0
 8006064:	4629      	mov	r1, r5
 8006066:	220a      	movs	r2, #10
 8006068:	4658      	mov	r0, fp
 800606a:	f000 fae5 	bl	8006638 <__multadd>
 800606e:	9b08      	ldr	r3, [sp, #32]
 8006070:	4605      	mov	r5, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	dc61      	bgt.n	800613a <_dtoa_r+0x952>
 8006076:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006078:	2b02      	cmp	r3, #2
 800607a:	dc3b      	bgt.n	80060f4 <_dtoa_r+0x90c>
 800607c:	e05d      	b.n	800613a <_dtoa_r+0x952>
 800607e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006080:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006084:	e746      	b.n	8005f14 <_dtoa_r+0x72c>
 8006086:	9b07      	ldr	r3, [sp, #28]
 8006088:	1e5c      	subs	r4, r3, #1
 800608a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800608c:	42a3      	cmp	r3, r4
 800608e:	bfbf      	itttt	lt
 8006090:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006092:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006094:	1ae3      	sublt	r3, r4, r3
 8006096:	18d2      	addlt	r2, r2, r3
 8006098:	bfa8      	it	ge
 800609a:	1b1c      	subge	r4, r3, r4
 800609c:	9b07      	ldr	r3, [sp, #28]
 800609e:	bfbe      	ittt	lt
 80060a0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80060a2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80060a4:	2400      	movlt	r4, #0
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	bfb5      	itete	lt
 80060aa:	eba8 0603 	sublt.w	r6, r8, r3
 80060ae:	4646      	movge	r6, r8
 80060b0:	2300      	movlt	r3, #0
 80060b2:	9b07      	ldrge	r3, [sp, #28]
 80060b4:	e730      	b.n	8005f18 <_dtoa_r+0x730>
 80060b6:	4646      	mov	r6, r8
 80060b8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80060ba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80060bc:	e735      	b.n	8005f2a <_dtoa_r+0x742>
 80060be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80060c0:	e75c      	b.n	8005f7c <_dtoa_r+0x794>
 80060c2:	2300      	movs	r3, #0
 80060c4:	e788      	b.n	8005fd8 <_dtoa_r+0x7f0>
 80060c6:	9b02      	ldr	r3, [sp, #8]
 80060c8:	e786      	b.n	8005fd8 <_dtoa_r+0x7f0>
 80060ca:	2300      	movs	r3, #0
 80060cc:	930a      	str	r3, [sp, #40]	@ 0x28
 80060ce:	e788      	b.n	8005fe2 <_dtoa_r+0x7fa>
 80060d0:	d09f      	beq.n	8006012 <_dtoa_r+0x82a>
 80060d2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060d4:	331c      	adds	r3, #28
 80060d6:	441a      	add	r2, r3
 80060d8:	4498      	add	r8, r3
 80060da:	441e      	add	r6, r3
 80060dc:	9209      	str	r2, [sp, #36]	@ 0x24
 80060de:	e798      	b.n	8006012 <_dtoa_r+0x82a>
 80060e0:	4603      	mov	r3, r0
 80060e2:	e7f6      	b.n	80060d2 <_dtoa_r+0x8ea>
 80060e4:	9b07      	ldr	r3, [sp, #28]
 80060e6:	9704      	str	r7, [sp, #16]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	dc20      	bgt.n	800612e <_dtoa_r+0x946>
 80060ec:	9308      	str	r3, [sp, #32]
 80060ee:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	dd1e      	ble.n	8006132 <_dtoa_r+0x94a>
 80060f4:	9b08      	ldr	r3, [sp, #32]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	f47f aebc 	bne.w	8005e74 <_dtoa_r+0x68c>
 80060fc:	4621      	mov	r1, r4
 80060fe:	2205      	movs	r2, #5
 8006100:	4658      	mov	r0, fp
 8006102:	f000 fa99 	bl	8006638 <__multadd>
 8006106:	4601      	mov	r1, r0
 8006108:	4604      	mov	r4, r0
 800610a:	4648      	mov	r0, r9
 800610c:	f000 fcaa 	bl	8006a64 <__mcmp>
 8006110:	2800      	cmp	r0, #0
 8006112:	f77f aeaf 	ble.w	8005e74 <_dtoa_r+0x68c>
 8006116:	2331      	movs	r3, #49	@ 0x31
 8006118:	4656      	mov	r6, sl
 800611a:	f806 3b01 	strb.w	r3, [r6], #1
 800611e:	9b04      	ldr	r3, [sp, #16]
 8006120:	3301      	adds	r3, #1
 8006122:	9304      	str	r3, [sp, #16]
 8006124:	e6aa      	b.n	8005e7c <_dtoa_r+0x694>
 8006126:	9c07      	ldr	r4, [sp, #28]
 8006128:	9704      	str	r7, [sp, #16]
 800612a:	4625      	mov	r5, r4
 800612c:	e7f3      	b.n	8006116 <_dtoa_r+0x92e>
 800612e:	9b07      	ldr	r3, [sp, #28]
 8006130:	9308      	str	r3, [sp, #32]
 8006132:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 8104 	beq.w	8006342 <_dtoa_r+0xb5a>
 800613a:	2e00      	cmp	r6, #0
 800613c:	dd05      	ble.n	800614a <_dtoa_r+0x962>
 800613e:	4629      	mov	r1, r5
 8006140:	4632      	mov	r2, r6
 8006142:	4658      	mov	r0, fp
 8006144:	f000 fc22 	bl	800698c <__lshift>
 8006148:	4605      	mov	r5, r0
 800614a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800614c:	2b00      	cmp	r3, #0
 800614e:	d05a      	beq.n	8006206 <_dtoa_r+0xa1e>
 8006150:	4658      	mov	r0, fp
 8006152:	6869      	ldr	r1, [r5, #4]
 8006154:	f000 fa0e 	bl	8006574 <_Balloc>
 8006158:	4606      	mov	r6, r0
 800615a:	b928      	cbnz	r0, 8006168 <_dtoa_r+0x980>
 800615c:	4602      	mov	r2, r0
 800615e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006162:	4b83      	ldr	r3, [pc, #524]	@ (8006370 <_dtoa_r+0xb88>)
 8006164:	f7ff bb54 	b.w	8005810 <_dtoa_r+0x28>
 8006168:	692a      	ldr	r2, [r5, #16]
 800616a:	f105 010c 	add.w	r1, r5, #12
 800616e:	3202      	adds	r2, #2
 8006170:	0092      	lsls	r2, r2, #2
 8006172:	300c      	adds	r0, #12
 8006174:	f001 f82c 	bl	80071d0 <memcpy>
 8006178:	2201      	movs	r2, #1
 800617a:	4631      	mov	r1, r6
 800617c:	4658      	mov	r0, fp
 800617e:	f000 fc05 	bl	800698c <__lshift>
 8006182:	462f      	mov	r7, r5
 8006184:	4605      	mov	r5, r0
 8006186:	f10a 0301 	add.w	r3, sl, #1
 800618a:	9307      	str	r3, [sp, #28]
 800618c:	9b08      	ldr	r3, [sp, #32]
 800618e:	4453      	add	r3, sl
 8006190:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006192:	9b02      	ldr	r3, [sp, #8]
 8006194:	f003 0301 	and.w	r3, r3, #1
 8006198:	930a      	str	r3, [sp, #40]	@ 0x28
 800619a:	9b07      	ldr	r3, [sp, #28]
 800619c:	4621      	mov	r1, r4
 800619e:	3b01      	subs	r3, #1
 80061a0:	4648      	mov	r0, r9
 80061a2:	9302      	str	r3, [sp, #8]
 80061a4:	f7ff fa97 	bl	80056d6 <quorem>
 80061a8:	4639      	mov	r1, r7
 80061aa:	9008      	str	r0, [sp, #32]
 80061ac:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061b0:	4648      	mov	r0, r9
 80061b2:	f000 fc57 	bl	8006a64 <__mcmp>
 80061b6:	462a      	mov	r2, r5
 80061b8:	9009      	str	r0, [sp, #36]	@ 0x24
 80061ba:	4621      	mov	r1, r4
 80061bc:	4658      	mov	r0, fp
 80061be:	f000 fc6d 	bl	8006a9c <__mdiff>
 80061c2:	68c2      	ldr	r2, [r0, #12]
 80061c4:	4606      	mov	r6, r0
 80061c6:	bb02      	cbnz	r2, 800620a <_dtoa_r+0xa22>
 80061c8:	4601      	mov	r1, r0
 80061ca:	4648      	mov	r0, r9
 80061cc:	f000 fc4a 	bl	8006a64 <__mcmp>
 80061d0:	4602      	mov	r2, r0
 80061d2:	4631      	mov	r1, r6
 80061d4:	4658      	mov	r0, fp
 80061d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80061d8:	f000 fa0c 	bl	80065f4 <_Bfree>
 80061dc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80061de:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80061e0:	9e07      	ldr	r6, [sp, #28]
 80061e2:	ea43 0102 	orr.w	r1, r3, r2
 80061e6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80061e8:	4319      	orrs	r1, r3
 80061ea:	d110      	bne.n	800620e <_dtoa_r+0xa26>
 80061ec:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80061f0:	d029      	beq.n	8006246 <_dtoa_r+0xa5e>
 80061f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	dd02      	ble.n	80061fe <_dtoa_r+0xa16>
 80061f8:	9b08      	ldr	r3, [sp, #32]
 80061fa:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80061fe:	9b02      	ldr	r3, [sp, #8]
 8006200:	f883 8000 	strb.w	r8, [r3]
 8006204:	e63b      	b.n	8005e7e <_dtoa_r+0x696>
 8006206:	4628      	mov	r0, r5
 8006208:	e7bb      	b.n	8006182 <_dtoa_r+0x99a>
 800620a:	2201      	movs	r2, #1
 800620c:	e7e1      	b.n	80061d2 <_dtoa_r+0x9ea>
 800620e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006210:	2b00      	cmp	r3, #0
 8006212:	db04      	blt.n	800621e <_dtoa_r+0xa36>
 8006214:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8006216:	430b      	orrs	r3, r1
 8006218:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800621a:	430b      	orrs	r3, r1
 800621c:	d120      	bne.n	8006260 <_dtoa_r+0xa78>
 800621e:	2a00      	cmp	r2, #0
 8006220:	dded      	ble.n	80061fe <_dtoa_r+0xa16>
 8006222:	4649      	mov	r1, r9
 8006224:	2201      	movs	r2, #1
 8006226:	4658      	mov	r0, fp
 8006228:	f000 fbb0 	bl	800698c <__lshift>
 800622c:	4621      	mov	r1, r4
 800622e:	4681      	mov	r9, r0
 8006230:	f000 fc18 	bl	8006a64 <__mcmp>
 8006234:	2800      	cmp	r0, #0
 8006236:	dc03      	bgt.n	8006240 <_dtoa_r+0xa58>
 8006238:	d1e1      	bne.n	80061fe <_dtoa_r+0xa16>
 800623a:	f018 0f01 	tst.w	r8, #1
 800623e:	d0de      	beq.n	80061fe <_dtoa_r+0xa16>
 8006240:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006244:	d1d8      	bne.n	80061f8 <_dtoa_r+0xa10>
 8006246:	2339      	movs	r3, #57	@ 0x39
 8006248:	9a02      	ldr	r2, [sp, #8]
 800624a:	7013      	strb	r3, [r2, #0]
 800624c:	4633      	mov	r3, r6
 800624e:	461e      	mov	r6, r3
 8006250:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006254:	3b01      	subs	r3, #1
 8006256:	2a39      	cmp	r2, #57	@ 0x39
 8006258:	d052      	beq.n	8006300 <_dtoa_r+0xb18>
 800625a:	3201      	adds	r2, #1
 800625c:	701a      	strb	r2, [r3, #0]
 800625e:	e60e      	b.n	8005e7e <_dtoa_r+0x696>
 8006260:	2a00      	cmp	r2, #0
 8006262:	dd07      	ble.n	8006274 <_dtoa_r+0xa8c>
 8006264:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006268:	d0ed      	beq.n	8006246 <_dtoa_r+0xa5e>
 800626a:	9a02      	ldr	r2, [sp, #8]
 800626c:	f108 0301 	add.w	r3, r8, #1
 8006270:	7013      	strb	r3, [r2, #0]
 8006272:	e604      	b.n	8005e7e <_dtoa_r+0x696>
 8006274:	9b07      	ldr	r3, [sp, #28]
 8006276:	9a07      	ldr	r2, [sp, #28]
 8006278:	f803 8c01 	strb.w	r8, [r3, #-1]
 800627c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800627e:	4293      	cmp	r3, r2
 8006280:	d028      	beq.n	80062d4 <_dtoa_r+0xaec>
 8006282:	4649      	mov	r1, r9
 8006284:	2300      	movs	r3, #0
 8006286:	220a      	movs	r2, #10
 8006288:	4658      	mov	r0, fp
 800628a:	f000 f9d5 	bl	8006638 <__multadd>
 800628e:	42af      	cmp	r7, r5
 8006290:	4681      	mov	r9, r0
 8006292:	f04f 0300 	mov.w	r3, #0
 8006296:	f04f 020a 	mov.w	r2, #10
 800629a:	4639      	mov	r1, r7
 800629c:	4658      	mov	r0, fp
 800629e:	d107      	bne.n	80062b0 <_dtoa_r+0xac8>
 80062a0:	f000 f9ca 	bl	8006638 <__multadd>
 80062a4:	4607      	mov	r7, r0
 80062a6:	4605      	mov	r5, r0
 80062a8:	9b07      	ldr	r3, [sp, #28]
 80062aa:	3301      	adds	r3, #1
 80062ac:	9307      	str	r3, [sp, #28]
 80062ae:	e774      	b.n	800619a <_dtoa_r+0x9b2>
 80062b0:	f000 f9c2 	bl	8006638 <__multadd>
 80062b4:	4629      	mov	r1, r5
 80062b6:	4607      	mov	r7, r0
 80062b8:	2300      	movs	r3, #0
 80062ba:	220a      	movs	r2, #10
 80062bc:	4658      	mov	r0, fp
 80062be:	f000 f9bb 	bl	8006638 <__multadd>
 80062c2:	4605      	mov	r5, r0
 80062c4:	e7f0      	b.n	80062a8 <_dtoa_r+0xac0>
 80062c6:	9b08      	ldr	r3, [sp, #32]
 80062c8:	2700      	movs	r7, #0
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	bfcc      	ite	gt
 80062ce:	461e      	movgt	r6, r3
 80062d0:	2601      	movle	r6, #1
 80062d2:	4456      	add	r6, sl
 80062d4:	4649      	mov	r1, r9
 80062d6:	2201      	movs	r2, #1
 80062d8:	4658      	mov	r0, fp
 80062da:	f000 fb57 	bl	800698c <__lshift>
 80062de:	4621      	mov	r1, r4
 80062e0:	4681      	mov	r9, r0
 80062e2:	f000 fbbf 	bl	8006a64 <__mcmp>
 80062e6:	2800      	cmp	r0, #0
 80062e8:	dcb0      	bgt.n	800624c <_dtoa_r+0xa64>
 80062ea:	d102      	bne.n	80062f2 <_dtoa_r+0xb0a>
 80062ec:	f018 0f01 	tst.w	r8, #1
 80062f0:	d1ac      	bne.n	800624c <_dtoa_r+0xa64>
 80062f2:	4633      	mov	r3, r6
 80062f4:	461e      	mov	r6, r3
 80062f6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062fa:	2a30      	cmp	r2, #48	@ 0x30
 80062fc:	d0fa      	beq.n	80062f4 <_dtoa_r+0xb0c>
 80062fe:	e5be      	b.n	8005e7e <_dtoa_r+0x696>
 8006300:	459a      	cmp	sl, r3
 8006302:	d1a4      	bne.n	800624e <_dtoa_r+0xa66>
 8006304:	9b04      	ldr	r3, [sp, #16]
 8006306:	3301      	adds	r3, #1
 8006308:	9304      	str	r3, [sp, #16]
 800630a:	2331      	movs	r3, #49	@ 0x31
 800630c:	f88a 3000 	strb.w	r3, [sl]
 8006310:	e5b5      	b.n	8005e7e <_dtoa_r+0x696>
 8006312:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006314:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006374 <_dtoa_r+0xb8c>
 8006318:	b11b      	cbz	r3, 8006322 <_dtoa_r+0xb3a>
 800631a:	f10a 0308 	add.w	r3, sl, #8
 800631e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006320:	6013      	str	r3, [r2, #0]
 8006322:	4650      	mov	r0, sl
 8006324:	b017      	add	sp, #92	@ 0x5c
 8006326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800632a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800632c:	2b01      	cmp	r3, #1
 800632e:	f77f ae3d 	ble.w	8005fac <_dtoa_r+0x7c4>
 8006332:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006334:	930a      	str	r3, [sp, #40]	@ 0x28
 8006336:	2001      	movs	r0, #1
 8006338:	e65b      	b.n	8005ff2 <_dtoa_r+0x80a>
 800633a:	9b08      	ldr	r3, [sp, #32]
 800633c:	2b00      	cmp	r3, #0
 800633e:	f77f aed6 	ble.w	80060ee <_dtoa_r+0x906>
 8006342:	4656      	mov	r6, sl
 8006344:	4621      	mov	r1, r4
 8006346:	4648      	mov	r0, r9
 8006348:	f7ff f9c5 	bl	80056d6 <quorem>
 800634c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006350:	9b08      	ldr	r3, [sp, #32]
 8006352:	f806 8b01 	strb.w	r8, [r6], #1
 8006356:	eba6 020a 	sub.w	r2, r6, sl
 800635a:	4293      	cmp	r3, r2
 800635c:	ddb3      	ble.n	80062c6 <_dtoa_r+0xade>
 800635e:	4649      	mov	r1, r9
 8006360:	2300      	movs	r3, #0
 8006362:	220a      	movs	r2, #10
 8006364:	4658      	mov	r0, fp
 8006366:	f000 f967 	bl	8006638 <__multadd>
 800636a:	4681      	mov	r9, r0
 800636c:	e7ea      	b.n	8006344 <_dtoa_r+0xb5c>
 800636e:	bf00      	nop
 8006370:	08007822 	.word	0x08007822
 8006374:	080077a6 	.word	0x080077a6

08006378 <_free_r>:
 8006378:	b538      	push	{r3, r4, r5, lr}
 800637a:	4605      	mov	r5, r0
 800637c:	2900      	cmp	r1, #0
 800637e:	d040      	beq.n	8006402 <_free_r+0x8a>
 8006380:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006384:	1f0c      	subs	r4, r1, #4
 8006386:	2b00      	cmp	r3, #0
 8006388:	bfb8      	it	lt
 800638a:	18e4      	addlt	r4, r4, r3
 800638c:	f000 f8e6 	bl	800655c <__malloc_lock>
 8006390:	4a1c      	ldr	r2, [pc, #112]	@ (8006404 <_free_r+0x8c>)
 8006392:	6813      	ldr	r3, [r2, #0]
 8006394:	b933      	cbnz	r3, 80063a4 <_free_r+0x2c>
 8006396:	6063      	str	r3, [r4, #4]
 8006398:	6014      	str	r4, [r2, #0]
 800639a:	4628      	mov	r0, r5
 800639c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063a0:	f000 b8e2 	b.w	8006568 <__malloc_unlock>
 80063a4:	42a3      	cmp	r3, r4
 80063a6:	d908      	bls.n	80063ba <_free_r+0x42>
 80063a8:	6820      	ldr	r0, [r4, #0]
 80063aa:	1821      	adds	r1, r4, r0
 80063ac:	428b      	cmp	r3, r1
 80063ae:	bf01      	itttt	eq
 80063b0:	6819      	ldreq	r1, [r3, #0]
 80063b2:	685b      	ldreq	r3, [r3, #4]
 80063b4:	1809      	addeq	r1, r1, r0
 80063b6:	6021      	streq	r1, [r4, #0]
 80063b8:	e7ed      	b.n	8006396 <_free_r+0x1e>
 80063ba:	461a      	mov	r2, r3
 80063bc:	685b      	ldr	r3, [r3, #4]
 80063be:	b10b      	cbz	r3, 80063c4 <_free_r+0x4c>
 80063c0:	42a3      	cmp	r3, r4
 80063c2:	d9fa      	bls.n	80063ba <_free_r+0x42>
 80063c4:	6811      	ldr	r1, [r2, #0]
 80063c6:	1850      	adds	r0, r2, r1
 80063c8:	42a0      	cmp	r0, r4
 80063ca:	d10b      	bne.n	80063e4 <_free_r+0x6c>
 80063cc:	6820      	ldr	r0, [r4, #0]
 80063ce:	4401      	add	r1, r0
 80063d0:	1850      	adds	r0, r2, r1
 80063d2:	4283      	cmp	r3, r0
 80063d4:	6011      	str	r1, [r2, #0]
 80063d6:	d1e0      	bne.n	800639a <_free_r+0x22>
 80063d8:	6818      	ldr	r0, [r3, #0]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	4408      	add	r0, r1
 80063de:	6010      	str	r0, [r2, #0]
 80063e0:	6053      	str	r3, [r2, #4]
 80063e2:	e7da      	b.n	800639a <_free_r+0x22>
 80063e4:	d902      	bls.n	80063ec <_free_r+0x74>
 80063e6:	230c      	movs	r3, #12
 80063e8:	602b      	str	r3, [r5, #0]
 80063ea:	e7d6      	b.n	800639a <_free_r+0x22>
 80063ec:	6820      	ldr	r0, [r4, #0]
 80063ee:	1821      	adds	r1, r4, r0
 80063f0:	428b      	cmp	r3, r1
 80063f2:	bf01      	itttt	eq
 80063f4:	6819      	ldreq	r1, [r3, #0]
 80063f6:	685b      	ldreq	r3, [r3, #4]
 80063f8:	1809      	addeq	r1, r1, r0
 80063fa:	6021      	streq	r1, [r4, #0]
 80063fc:	6063      	str	r3, [r4, #4]
 80063fe:	6054      	str	r4, [r2, #4]
 8006400:	e7cb      	b.n	800639a <_free_r+0x22>
 8006402:	bd38      	pop	{r3, r4, r5, pc}
 8006404:	20000474 	.word	0x20000474

08006408 <malloc>:
 8006408:	4b02      	ldr	r3, [pc, #8]	@ (8006414 <malloc+0xc>)
 800640a:	4601      	mov	r1, r0
 800640c:	6818      	ldr	r0, [r3, #0]
 800640e:	f000 b825 	b.w	800645c <_malloc_r>
 8006412:	bf00      	nop
 8006414:	20000028 	.word	0x20000028

08006418 <sbrk_aligned>:
 8006418:	b570      	push	{r4, r5, r6, lr}
 800641a:	4e0f      	ldr	r6, [pc, #60]	@ (8006458 <sbrk_aligned+0x40>)
 800641c:	460c      	mov	r4, r1
 800641e:	6831      	ldr	r1, [r6, #0]
 8006420:	4605      	mov	r5, r0
 8006422:	b911      	cbnz	r1, 800642a <sbrk_aligned+0x12>
 8006424:	f000 fec4 	bl	80071b0 <_sbrk_r>
 8006428:	6030      	str	r0, [r6, #0]
 800642a:	4621      	mov	r1, r4
 800642c:	4628      	mov	r0, r5
 800642e:	f000 febf 	bl	80071b0 <_sbrk_r>
 8006432:	1c43      	adds	r3, r0, #1
 8006434:	d103      	bne.n	800643e <sbrk_aligned+0x26>
 8006436:	f04f 34ff 	mov.w	r4, #4294967295
 800643a:	4620      	mov	r0, r4
 800643c:	bd70      	pop	{r4, r5, r6, pc}
 800643e:	1cc4      	adds	r4, r0, #3
 8006440:	f024 0403 	bic.w	r4, r4, #3
 8006444:	42a0      	cmp	r0, r4
 8006446:	d0f8      	beq.n	800643a <sbrk_aligned+0x22>
 8006448:	1a21      	subs	r1, r4, r0
 800644a:	4628      	mov	r0, r5
 800644c:	f000 feb0 	bl	80071b0 <_sbrk_r>
 8006450:	3001      	adds	r0, #1
 8006452:	d1f2      	bne.n	800643a <sbrk_aligned+0x22>
 8006454:	e7ef      	b.n	8006436 <sbrk_aligned+0x1e>
 8006456:	bf00      	nop
 8006458:	20000470 	.word	0x20000470

0800645c <_malloc_r>:
 800645c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006460:	1ccd      	adds	r5, r1, #3
 8006462:	f025 0503 	bic.w	r5, r5, #3
 8006466:	3508      	adds	r5, #8
 8006468:	2d0c      	cmp	r5, #12
 800646a:	bf38      	it	cc
 800646c:	250c      	movcc	r5, #12
 800646e:	2d00      	cmp	r5, #0
 8006470:	4606      	mov	r6, r0
 8006472:	db01      	blt.n	8006478 <_malloc_r+0x1c>
 8006474:	42a9      	cmp	r1, r5
 8006476:	d904      	bls.n	8006482 <_malloc_r+0x26>
 8006478:	230c      	movs	r3, #12
 800647a:	6033      	str	r3, [r6, #0]
 800647c:	2000      	movs	r0, #0
 800647e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006482:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006558 <_malloc_r+0xfc>
 8006486:	f000 f869 	bl	800655c <__malloc_lock>
 800648a:	f8d8 3000 	ldr.w	r3, [r8]
 800648e:	461c      	mov	r4, r3
 8006490:	bb44      	cbnz	r4, 80064e4 <_malloc_r+0x88>
 8006492:	4629      	mov	r1, r5
 8006494:	4630      	mov	r0, r6
 8006496:	f7ff ffbf 	bl	8006418 <sbrk_aligned>
 800649a:	1c43      	adds	r3, r0, #1
 800649c:	4604      	mov	r4, r0
 800649e:	d158      	bne.n	8006552 <_malloc_r+0xf6>
 80064a0:	f8d8 4000 	ldr.w	r4, [r8]
 80064a4:	4627      	mov	r7, r4
 80064a6:	2f00      	cmp	r7, #0
 80064a8:	d143      	bne.n	8006532 <_malloc_r+0xd6>
 80064aa:	2c00      	cmp	r4, #0
 80064ac:	d04b      	beq.n	8006546 <_malloc_r+0xea>
 80064ae:	6823      	ldr	r3, [r4, #0]
 80064b0:	4639      	mov	r1, r7
 80064b2:	4630      	mov	r0, r6
 80064b4:	eb04 0903 	add.w	r9, r4, r3
 80064b8:	f000 fe7a 	bl	80071b0 <_sbrk_r>
 80064bc:	4581      	cmp	r9, r0
 80064be:	d142      	bne.n	8006546 <_malloc_r+0xea>
 80064c0:	6821      	ldr	r1, [r4, #0]
 80064c2:	4630      	mov	r0, r6
 80064c4:	1a6d      	subs	r5, r5, r1
 80064c6:	4629      	mov	r1, r5
 80064c8:	f7ff ffa6 	bl	8006418 <sbrk_aligned>
 80064cc:	3001      	adds	r0, #1
 80064ce:	d03a      	beq.n	8006546 <_malloc_r+0xea>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	442b      	add	r3, r5
 80064d4:	6023      	str	r3, [r4, #0]
 80064d6:	f8d8 3000 	ldr.w	r3, [r8]
 80064da:	685a      	ldr	r2, [r3, #4]
 80064dc:	bb62      	cbnz	r2, 8006538 <_malloc_r+0xdc>
 80064de:	f8c8 7000 	str.w	r7, [r8]
 80064e2:	e00f      	b.n	8006504 <_malloc_r+0xa8>
 80064e4:	6822      	ldr	r2, [r4, #0]
 80064e6:	1b52      	subs	r2, r2, r5
 80064e8:	d420      	bmi.n	800652c <_malloc_r+0xd0>
 80064ea:	2a0b      	cmp	r2, #11
 80064ec:	d917      	bls.n	800651e <_malloc_r+0xc2>
 80064ee:	1961      	adds	r1, r4, r5
 80064f0:	42a3      	cmp	r3, r4
 80064f2:	6025      	str	r5, [r4, #0]
 80064f4:	bf18      	it	ne
 80064f6:	6059      	strne	r1, [r3, #4]
 80064f8:	6863      	ldr	r3, [r4, #4]
 80064fa:	bf08      	it	eq
 80064fc:	f8c8 1000 	streq.w	r1, [r8]
 8006500:	5162      	str	r2, [r4, r5]
 8006502:	604b      	str	r3, [r1, #4]
 8006504:	4630      	mov	r0, r6
 8006506:	f000 f82f 	bl	8006568 <__malloc_unlock>
 800650a:	f104 000b 	add.w	r0, r4, #11
 800650e:	1d23      	adds	r3, r4, #4
 8006510:	f020 0007 	bic.w	r0, r0, #7
 8006514:	1ac2      	subs	r2, r0, r3
 8006516:	bf1c      	itt	ne
 8006518:	1a1b      	subne	r3, r3, r0
 800651a:	50a3      	strne	r3, [r4, r2]
 800651c:	e7af      	b.n	800647e <_malloc_r+0x22>
 800651e:	6862      	ldr	r2, [r4, #4]
 8006520:	42a3      	cmp	r3, r4
 8006522:	bf0c      	ite	eq
 8006524:	f8c8 2000 	streq.w	r2, [r8]
 8006528:	605a      	strne	r2, [r3, #4]
 800652a:	e7eb      	b.n	8006504 <_malloc_r+0xa8>
 800652c:	4623      	mov	r3, r4
 800652e:	6864      	ldr	r4, [r4, #4]
 8006530:	e7ae      	b.n	8006490 <_malloc_r+0x34>
 8006532:	463c      	mov	r4, r7
 8006534:	687f      	ldr	r7, [r7, #4]
 8006536:	e7b6      	b.n	80064a6 <_malloc_r+0x4a>
 8006538:	461a      	mov	r2, r3
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	42a3      	cmp	r3, r4
 800653e:	d1fb      	bne.n	8006538 <_malloc_r+0xdc>
 8006540:	2300      	movs	r3, #0
 8006542:	6053      	str	r3, [r2, #4]
 8006544:	e7de      	b.n	8006504 <_malloc_r+0xa8>
 8006546:	230c      	movs	r3, #12
 8006548:	4630      	mov	r0, r6
 800654a:	6033      	str	r3, [r6, #0]
 800654c:	f000 f80c 	bl	8006568 <__malloc_unlock>
 8006550:	e794      	b.n	800647c <_malloc_r+0x20>
 8006552:	6005      	str	r5, [r0, #0]
 8006554:	e7d6      	b.n	8006504 <_malloc_r+0xa8>
 8006556:	bf00      	nop
 8006558:	20000474 	.word	0x20000474

0800655c <__malloc_lock>:
 800655c:	4801      	ldr	r0, [pc, #4]	@ (8006564 <__malloc_lock+0x8>)
 800655e:	f7ff b8aa 	b.w	80056b6 <__retarget_lock_acquire_recursive>
 8006562:	bf00      	nop
 8006564:	2000046c 	.word	0x2000046c

08006568 <__malloc_unlock>:
 8006568:	4801      	ldr	r0, [pc, #4]	@ (8006570 <__malloc_unlock+0x8>)
 800656a:	f7ff b8a5 	b.w	80056b8 <__retarget_lock_release_recursive>
 800656e:	bf00      	nop
 8006570:	2000046c 	.word	0x2000046c

08006574 <_Balloc>:
 8006574:	b570      	push	{r4, r5, r6, lr}
 8006576:	69c6      	ldr	r6, [r0, #28]
 8006578:	4604      	mov	r4, r0
 800657a:	460d      	mov	r5, r1
 800657c:	b976      	cbnz	r6, 800659c <_Balloc+0x28>
 800657e:	2010      	movs	r0, #16
 8006580:	f7ff ff42 	bl	8006408 <malloc>
 8006584:	4602      	mov	r2, r0
 8006586:	61e0      	str	r0, [r4, #28]
 8006588:	b920      	cbnz	r0, 8006594 <_Balloc+0x20>
 800658a:	216b      	movs	r1, #107	@ 0x6b
 800658c:	4b17      	ldr	r3, [pc, #92]	@ (80065ec <_Balloc+0x78>)
 800658e:	4818      	ldr	r0, [pc, #96]	@ (80065f0 <_Balloc+0x7c>)
 8006590:	f000 fe2c 	bl	80071ec <__assert_func>
 8006594:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006598:	6006      	str	r6, [r0, #0]
 800659a:	60c6      	str	r6, [r0, #12]
 800659c:	69e6      	ldr	r6, [r4, #28]
 800659e:	68f3      	ldr	r3, [r6, #12]
 80065a0:	b183      	cbz	r3, 80065c4 <_Balloc+0x50>
 80065a2:	69e3      	ldr	r3, [r4, #28]
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065aa:	b9b8      	cbnz	r0, 80065dc <_Balloc+0x68>
 80065ac:	2101      	movs	r1, #1
 80065ae:	fa01 f605 	lsl.w	r6, r1, r5
 80065b2:	1d72      	adds	r2, r6, #5
 80065b4:	4620      	mov	r0, r4
 80065b6:	0092      	lsls	r2, r2, #2
 80065b8:	f000 fe36 	bl	8007228 <_calloc_r>
 80065bc:	b160      	cbz	r0, 80065d8 <_Balloc+0x64>
 80065be:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065c2:	e00e      	b.n	80065e2 <_Balloc+0x6e>
 80065c4:	2221      	movs	r2, #33	@ 0x21
 80065c6:	2104      	movs	r1, #4
 80065c8:	4620      	mov	r0, r4
 80065ca:	f000 fe2d 	bl	8007228 <_calloc_r>
 80065ce:	69e3      	ldr	r3, [r4, #28]
 80065d0:	60f0      	str	r0, [r6, #12]
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d1e4      	bne.n	80065a2 <_Balloc+0x2e>
 80065d8:	2000      	movs	r0, #0
 80065da:	bd70      	pop	{r4, r5, r6, pc}
 80065dc:	6802      	ldr	r2, [r0, #0]
 80065de:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065e2:	2300      	movs	r3, #0
 80065e4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065e8:	e7f7      	b.n	80065da <_Balloc+0x66>
 80065ea:	bf00      	nop
 80065ec:	080077b3 	.word	0x080077b3
 80065f0:	08007833 	.word	0x08007833

080065f4 <_Bfree>:
 80065f4:	b570      	push	{r4, r5, r6, lr}
 80065f6:	69c6      	ldr	r6, [r0, #28]
 80065f8:	4605      	mov	r5, r0
 80065fa:	460c      	mov	r4, r1
 80065fc:	b976      	cbnz	r6, 800661c <_Bfree+0x28>
 80065fe:	2010      	movs	r0, #16
 8006600:	f7ff ff02 	bl	8006408 <malloc>
 8006604:	4602      	mov	r2, r0
 8006606:	61e8      	str	r0, [r5, #28]
 8006608:	b920      	cbnz	r0, 8006614 <_Bfree+0x20>
 800660a:	218f      	movs	r1, #143	@ 0x8f
 800660c:	4b08      	ldr	r3, [pc, #32]	@ (8006630 <_Bfree+0x3c>)
 800660e:	4809      	ldr	r0, [pc, #36]	@ (8006634 <_Bfree+0x40>)
 8006610:	f000 fdec 	bl	80071ec <__assert_func>
 8006614:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006618:	6006      	str	r6, [r0, #0]
 800661a:	60c6      	str	r6, [r0, #12]
 800661c:	b13c      	cbz	r4, 800662e <_Bfree+0x3a>
 800661e:	69eb      	ldr	r3, [r5, #28]
 8006620:	6862      	ldr	r2, [r4, #4]
 8006622:	68db      	ldr	r3, [r3, #12]
 8006624:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006628:	6021      	str	r1, [r4, #0]
 800662a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800662e:	bd70      	pop	{r4, r5, r6, pc}
 8006630:	080077b3 	.word	0x080077b3
 8006634:	08007833 	.word	0x08007833

08006638 <__multadd>:
 8006638:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800663c:	4607      	mov	r7, r0
 800663e:	460c      	mov	r4, r1
 8006640:	461e      	mov	r6, r3
 8006642:	2000      	movs	r0, #0
 8006644:	690d      	ldr	r5, [r1, #16]
 8006646:	f101 0c14 	add.w	ip, r1, #20
 800664a:	f8dc 3000 	ldr.w	r3, [ip]
 800664e:	3001      	adds	r0, #1
 8006650:	b299      	uxth	r1, r3
 8006652:	fb02 6101 	mla	r1, r2, r1, r6
 8006656:	0c1e      	lsrs	r6, r3, #16
 8006658:	0c0b      	lsrs	r3, r1, #16
 800665a:	fb02 3306 	mla	r3, r2, r6, r3
 800665e:	b289      	uxth	r1, r1
 8006660:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006664:	4285      	cmp	r5, r0
 8006666:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800666a:	f84c 1b04 	str.w	r1, [ip], #4
 800666e:	dcec      	bgt.n	800664a <__multadd+0x12>
 8006670:	b30e      	cbz	r6, 80066b6 <__multadd+0x7e>
 8006672:	68a3      	ldr	r3, [r4, #8]
 8006674:	42ab      	cmp	r3, r5
 8006676:	dc19      	bgt.n	80066ac <__multadd+0x74>
 8006678:	6861      	ldr	r1, [r4, #4]
 800667a:	4638      	mov	r0, r7
 800667c:	3101      	adds	r1, #1
 800667e:	f7ff ff79 	bl	8006574 <_Balloc>
 8006682:	4680      	mov	r8, r0
 8006684:	b928      	cbnz	r0, 8006692 <__multadd+0x5a>
 8006686:	4602      	mov	r2, r0
 8006688:	21ba      	movs	r1, #186	@ 0xba
 800668a:	4b0c      	ldr	r3, [pc, #48]	@ (80066bc <__multadd+0x84>)
 800668c:	480c      	ldr	r0, [pc, #48]	@ (80066c0 <__multadd+0x88>)
 800668e:	f000 fdad 	bl	80071ec <__assert_func>
 8006692:	6922      	ldr	r2, [r4, #16]
 8006694:	f104 010c 	add.w	r1, r4, #12
 8006698:	3202      	adds	r2, #2
 800669a:	0092      	lsls	r2, r2, #2
 800669c:	300c      	adds	r0, #12
 800669e:	f000 fd97 	bl	80071d0 <memcpy>
 80066a2:	4621      	mov	r1, r4
 80066a4:	4638      	mov	r0, r7
 80066a6:	f7ff ffa5 	bl	80065f4 <_Bfree>
 80066aa:	4644      	mov	r4, r8
 80066ac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066b0:	3501      	adds	r5, #1
 80066b2:	615e      	str	r6, [r3, #20]
 80066b4:	6125      	str	r5, [r4, #16]
 80066b6:	4620      	mov	r0, r4
 80066b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80066bc:	08007822 	.word	0x08007822
 80066c0:	08007833 	.word	0x08007833

080066c4 <__hi0bits>:
 80066c4:	4603      	mov	r3, r0
 80066c6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80066ca:	bf3a      	itte	cc
 80066cc:	0403      	lslcc	r3, r0, #16
 80066ce:	2010      	movcc	r0, #16
 80066d0:	2000      	movcs	r0, #0
 80066d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066d6:	bf3c      	itt	cc
 80066d8:	021b      	lslcc	r3, r3, #8
 80066da:	3008      	addcc	r0, #8
 80066dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066e0:	bf3c      	itt	cc
 80066e2:	011b      	lslcc	r3, r3, #4
 80066e4:	3004      	addcc	r0, #4
 80066e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ea:	bf3c      	itt	cc
 80066ec:	009b      	lslcc	r3, r3, #2
 80066ee:	3002      	addcc	r0, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	db05      	blt.n	8006700 <__hi0bits+0x3c>
 80066f4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066f8:	f100 0001 	add.w	r0, r0, #1
 80066fc:	bf08      	it	eq
 80066fe:	2020      	moveq	r0, #32
 8006700:	4770      	bx	lr

08006702 <__lo0bits>:
 8006702:	6803      	ldr	r3, [r0, #0]
 8006704:	4602      	mov	r2, r0
 8006706:	f013 0007 	ands.w	r0, r3, #7
 800670a:	d00b      	beq.n	8006724 <__lo0bits+0x22>
 800670c:	07d9      	lsls	r1, r3, #31
 800670e:	d421      	bmi.n	8006754 <__lo0bits+0x52>
 8006710:	0798      	lsls	r0, r3, #30
 8006712:	bf49      	itett	mi
 8006714:	085b      	lsrmi	r3, r3, #1
 8006716:	089b      	lsrpl	r3, r3, #2
 8006718:	2001      	movmi	r0, #1
 800671a:	6013      	strmi	r3, [r2, #0]
 800671c:	bf5c      	itt	pl
 800671e:	2002      	movpl	r0, #2
 8006720:	6013      	strpl	r3, [r2, #0]
 8006722:	4770      	bx	lr
 8006724:	b299      	uxth	r1, r3
 8006726:	b909      	cbnz	r1, 800672c <__lo0bits+0x2a>
 8006728:	2010      	movs	r0, #16
 800672a:	0c1b      	lsrs	r3, r3, #16
 800672c:	b2d9      	uxtb	r1, r3
 800672e:	b909      	cbnz	r1, 8006734 <__lo0bits+0x32>
 8006730:	3008      	adds	r0, #8
 8006732:	0a1b      	lsrs	r3, r3, #8
 8006734:	0719      	lsls	r1, r3, #28
 8006736:	bf04      	itt	eq
 8006738:	091b      	lsreq	r3, r3, #4
 800673a:	3004      	addeq	r0, #4
 800673c:	0799      	lsls	r1, r3, #30
 800673e:	bf04      	itt	eq
 8006740:	089b      	lsreq	r3, r3, #2
 8006742:	3002      	addeq	r0, #2
 8006744:	07d9      	lsls	r1, r3, #31
 8006746:	d403      	bmi.n	8006750 <__lo0bits+0x4e>
 8006748:	085b      	lsrs	r3, r3, #1
 800674a:	f100 0001 	add.w	r0, r0, #1
 800674e:	d003      	beq.n	8006758 <__lo0bits+0x56>
 8006750:	6013      	str	r3, [r2, #0]
 8006752:	4770      	bx	lr
 8006754:	2000      	movs	r0, #0
 8006756:	4770      	bx	lr
 8006758:	2020      	movs	r0, #32
 800675a:	4770      	bx	lr

0800675c <__i2b>:
 800675c:	b510      	push	{r4, lr}
 800675e:	460c      	mov	r4, r1
 8006760:	2101      	movs	r1, #1
 8006762:	f7ff ff07 	bl	8006574 <_Balloc>
 8006766:	4602      	mov	r2, r0
 8006768:	b928      	cbnz	r0, 8006776 <__i2b+0x1a>
 800676a:	f240 1145 	movw	r1, #325	@ 0x145
 800676e:	4b04      	ldr	r3, [pc, #16]	@ (8006780 <__i2b+0x24>)
 8006770:	4804      	ldr	r0, [pc, #16]	@ (8006784 <__i2b+0x28>)
 8006772:	f000 fd3b 	bl	80071ec <__assert_func>
 8006776:	2301      	movs	r3, #1
 8006778:	6144      	str	r4, [r0, #20]
 800677a:	6103      	str	r3, [r0, #16]
 800677c:	bd10      	pop	{r4, pc}
 800677e:	bf00      	nop
 8006780:	08007822 	.word	0x08007822
 8006784:	08007833 	.word	0x08007833

08006788 <__multiply>:
 8006788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	4614      	mov	r4, r2
 800678e:	690a      	ldr	r2, [r1, #16]
 8006790:	6923      	ldr	r3, [r4, #16]
 8006792:	460f      	mov	r7, r1
 8006794:	429a      	cmp	r2, r3
 8006796:	bfa2      	ittt	ge
 8006798:	4623      	movge	r3, r4
 800679a:	460c      	movge	r4, r1
 800679c:	461f      	movge	r7, r3
 800679e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80067a2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80067a6:	68a3      	ldr	r3, [r4, #8]
 80067a8:	6861      	ldr	r1, [r4, #4]
 80067aa:	eb0a 0609 	add.w	r6, sl, r9
 80067ae:	42b3      	cmp	r3, r6
 80067b0:	b085      	sub	sp, #20
 80067b2:	bfb8      	it	lt
 80067b4:	3101      	addlt	r1, #1
 80067b6:	f7ff fedd 	bl	8006574 <_Balloc>
 80067ba:	b930      	cbnz	r0, 80067ca <__multiply+0x42>
 80067bc:	4602      	mov	r2, r0
 80067be:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80067c2:	4b43      	ldr	r3, [pc, #268]	@ (80068d0 <__multiply+0x148>)
 80067c4:	4843      	ldr	r0, [pc, #268]	@ (80068d4 <__multiply+0x14c>)
 80067c6:	f000 fd11 	bl	80071ec <__assert_func>
 80067ca:	f100 0514 	add.w	r5, r0, #20
 80067ce:	462b      	mov	r3, r5
 80067d0:	2200      	movs	r2, #0
 80067d2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80067d6:	4543      	cmp	r3, r8
 80067d8:	d321      	bcc.n	800681e <__multiply+0x96>
 80067da:	f107 0114 	add.w	r1, r7, #20
 80067de:	f104 0214 	add.w	r2, r4, #20
 80067e2:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80067e6:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80067ea:	9302      	str	r3, [sp, #8]
 80067ec:	1b13      	subs	r3, r2, r4
 80067ee:	3b15      	subs	r3, #21
 80067f0:	f023 0303 	bic.w	r3, r3, #3
 80067f4:	3304      	adds	r3, #4
 80067f6:	f104 0715 	add.w	r7, r4, #21
 80067fa:	42ba      	cmp	r2, r7
 80067fc:	bf38      	it	cc
 80067fe:	2304      	movcc	r3, #4
 8006800:	9301      	str	r3, [sp, #4]
 8006802:	9b02      	ldr	r3, [sp, #8]
 8006804:	9103      	str	r1, [sp, #12]
 8006806:	428b      	cmp	r3, r1
 8006808:	d80c      	bhi.n	8006824 <__multiply+0x9c>
 800680a:	2e00      	cmp	r6, #0
 800680c:	dd03      	ble.n	8006816 <__multiply+0x8e>
 800680e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006812:	2b00      	cmp	r3, #0
 8006814:	d05a      	beq.n	80068cc <__multiply+0x144>
 8006816:	6106      	str	r6, [r0, #16]
 8006818:	b005      	add	sp, #20
 800681a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800681e:	f843 2b04 	str.w	r2, [r3], #4
 8006822:	e7d8      	b.n	80067d6 <__multiply+0x4e>
 8006824:	f8b1 a000 	ldrh.w	sl, [r1]
 8006828:	f1ba 0f00 	cmp.w	sl, #0
 800682c:	d023      	beq.n	8006876 <__multiply+0xee>
 800682e:	46a9      	mov	r9, r5
 8006830:	f04f 0c00 	mov.w	ip, #0
 8006834:	f104 0e14 	add.w	lr, r4, #20
 8006838:	f85e 7b04 	ldr.w	r7, [lr], #4
 800683c:	f8d9 3000 	ldr.w	r3, [r9]
 8006840:	fa1f fb87 	uxth.w	fp, r7
 8006844:	b29b      	uxth	r3, r3
 8006846:	fb0a 330b 	mla	r3, sl, fp, r3
 800684a:	4463      	add	r3, ip
 800684c:	f8d9 c000 	ldr.w	ip, [r9]
 8006850:	0c3f      	lsrs	r7, r7, #16
 8006852:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8006856:	fb0a c707 	mla	r7, sl, r7, ip
 800685a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800685e:	b29b      	uxth	r3, r3
 8006860:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006864:	4572      	cmp	r2, lr
 8006866:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800686a:	f849 3b04 	str.w	r3, [r9], #4
 800686e:	d8e3      	bhi.n	8006838 <__multiply+0xb0>
 8006870:	9b01      	ldr	r3, [sp, #4]
 8006872:	f845 c003 	str.w	ip, [r5, r3]
 8006876:	9b03      	ldr	r3, [sp, #12]
 8006878:	3104      	adds	r1, #4
 800687a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800687e:	f1b9 0f00 	cmp.w	r9, #0
 8006882:	d021      	beq.n	80068c8 <__multiply+0x140>
 8006884:	46ae      	mov	lr, r5
 8006886:	f04f 0a00 	mov.w	sl, #0
 800688a:	682b      	ldr	r3, [r5, #0]
 800688c:	f104 0c14 	add.w	ip, r4, #20
 8006890:	f8bc b000 	ldrh.w	fp, [ip]
 8006894:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006898:	b29b      	uxth	r3, r3
 800689a:	fb09 770b 	mla	r7, r9, fp, r7
 800689e:	4457      	add	r7, sl
 80068a0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80068a4:	f84e 3b04 	str.w	r3, [lr], #4
 80068a8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80068ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068b0:	f8be 3000 	ldrh.w	r3, [lr]
 80068b4:	4562      	cmp	r2, ip
 80068b6:	fb09 330a 	mla	r3, r9, sl, r3
 80068ba:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80068be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068c2:	d8e5      	bhi.n	8006890 <__multiply+0x108>
 80068c4:	9f01      	ldr	r7, [sp, #4]
 80068c6:	51eb      	str	r3, [r5, r7]
 80068c8:	3504      	adds	r5, #4
 80068ca:	e79a      	b.n	8006802 <__multiply+0x7a>
 80068cc:	3e01      	subs	r6, #1
 80068ce:	e79c      	b.n	800680a <__multiply+0x82>
 80068d0:	08007822 	.word	0x08007822
 80068d4:	08007833 	.word	0x08007833

080068d8 <__pow5mult>:
 80068d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068dc:	4615      	mov	r5, r2
 80068de:	f012 0203 	ands.w	r2, r2, #3
 80068e2:	4607      	mov	r7, r0
 80068e4:	460e      	mov	r6, r1
 80068e6:	d007      	beq.n	80068f8 <__pow5mult+0x20>
 80068e8:	4c25      	ldr	r4, [pc, #148]	@ (8006980 <__pow5mult+0xa8>)
 80068ea:	3a01      	subs	r2, #1
 80068ec:	2300      	movs	r3, #0
 80068ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068f2:	f7ff fea1 	bl	8006638 <__multadd>
 80068f6:	4606      	mov	r6, r0
 80068f8:	10ad      	asrs	r5, r5, #2
 80068fa:	d03d      	beq.n	8006978 <__pow5mult+0xa0>
 80068fc:	69fc      	ldr	r4, [r7, #28]
 80068fe:	b97c      	cbnz	r4, 8006920 <__pow5mult+0x48>
 8006900:	2010      	movs	r0, #16
 8006902:	f7ff fd81 	bl	8006408 <malloc>
 8006906:	4602      	mov	r2, r0
 8006908:	61f8      	str	r0, [r7, #28]
 800690a:	b928      	cbnz	r0, 8006918 <__pow5mult+0x40>
 800690c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006910:	4b1c      	ldr	r3, [pc, #112]	@ (8006984 <__pow5mult+0xac>)
 8006912:	481d      	ldr	r0, [pc, #116]	@ (8006988 <__pow5mult+0xb0>)
 8006914:	f000 fc6a 	bl	80071ec <__assert_func>
 8006918:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800691c:	6004      	str	r4, [r0, #0]
 800691e:	60c4      	str	r4, [r0, #12]
 8006920:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006924:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006928:	b94c      	cbnz	r4, 800693e <__pow5mult+0x66>
 800692a:	f240 2171 	movw	r1, #625	@ 0x271
 800692e:	4638      	mov	r0, r7
 8006930:	f7ff ff14 	bl	800675c <__i2b>
 8006934:	2300      	movs	r3, #0
 8006936:	4604      	mov	r4, r0
 8006938:	f8c8 0008 	str.w	r0, [r8, #8]
 800693c:	6003      	str	r3, [r0, #0]
 800693e:	f04f 0900 	mov.w	r9, #0
 8006942:	07eb      	lsls	r3, r5, #31
 8006944:	d50a      	bpl.n	800695c <__pow5mult+0x84>
 8006946:	4631      	mov	r1, r6
 8006948:	4622      	mov	r2, r4
 800694a:	4638      	mov	r0, r7
 800694c:	f7ff ff1c 	bl	8006788 <__multiply>
 8006950:	4680      	mov	r8, r0
 8006952:	4631      	mov	r1, r6
 8006954:	4638      	mov	r0, r7
 8006956:	f7ff fe4d 	bl	80065f4 <_Bfree>
 800695a:	4646      	mov	r6, r8
 800695c:	106d      	asrs	r5, r5, #1
 800695e:	d00b      	beq.n	8006978 <__pow5mult+0xa0>
 8006960:	6820      	ldr	r0, [r4, #0]
 8006962:	b938      	cbnz	r0, 8006974 <__pow5mult+0x9c>
 8006964:	4622      	mov	r2, r4
 8006966:	4621      	mov	r1, r4
 8006968:	4638      	mov	r0, r7
 800696a:	f7ff ff0d 	bl	8006788 <__multiply>
 800696e:	6020      	str	r0, [r4, #0]
 8006970:	f8c0 9000 	str.w	r9, [r0]
 8006974:	4604      	mov	r4, r0
 8006976:	e7e4      	b.n	8006942 <__pow5mult+0x6a>
 8006978:	4630      	mov	r0, r6
 800697a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800697e:	bf00      	nop
 8006980:	0800788c 	.word	0x0800788c
 8006984:	080077b3 	.word	0x080077b3
 8006988:	08007833 	.word	0x08007833

0800698c <__lshift>:
 800698c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006990:	460c      	mov	r4, r1
 8006992:	4607      	mov	r7, r0
 8006994:	4691      	mov	r9, r2
 8006996:	6923      	ldr	r3, [r4, #16]
 8006998:	6849      	ldr	r1, [r1, #4]
 800699a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800699e:	68a3      	ldr	r3, [r4, #8]
 80069a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069a4:	f108 0601 	add.w	r6, r8, #1
 80069a8:	42b3      	cmp	r3, r6
 80069aa:	db0b      	blt.n	80069c4 <__lshift+0x38>
 80069ac:	4638      	mov	r0, r7
 80069ae:	f7ff fde1 	bl	8006574 <_Balloc>
 80069b2:	4605      	mov	r5, r0
 80069b4:	b948      	cbnz	r0, 80069ca <__lshift+0x3e>
 80069b6:	4602      	mov	r2, r0
 80069b8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80069bc:	4b27      	ldr	r3, [pc, #156]	@ (8006a5c <__lshift+0xd0>)
 80069be:	4828      	ldr	r0, [pc, #160]	@ (8006a60 <__lshift+0xd4>)
 80069c0:	f000 fc14 	bl	80071ec <__assert_func>
 80069c4:	3101      	adds	r1, #1
 80069c6:	005b      	lsls	r3, r3, #1
 80069c8:	e7ee      	b.n	80069a8 <__lshift+0x1c>
 80069ca:	2300      	movs	r3, #0
 80069cc:	f100 0114 	add.w	r1, r0, #20
 80069d0:	f100 0210 	add.w	r2, r0, #16
 80069d4:	4618      	mov	r0, r3
 80069d6:	4553      	cmp	r3, sl
 80069d8:	db33      	blt.n	8006a42 <__lshift+0xb6>
 80069da:	6920      	ldr	r0, [r4, #16]
 80069dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069e0:	f104 0314 	add.w	r3, r4, #20
 80069e4:	f019 091f 	ands.w	r9, r9, #31
 80069e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069f0:	d02b      	beq.n	8006a4a <__lshift+0xbe>
 80069f2:	468a      	mov	sl, r1
 80069f4:	2200      	movs	r2, #0
 80069f6:	f1c9 0e20 	rsb	lr, r9, #32
 80069fa:	6818      	ldr	r0, [r3, #0]
 80069fc:	fa00 f009 	lsl.w	r0, r0, r9
 8006a00:	4310      	orrs	r0, r2
 8006a02:	f84a 0b04 	str.w	r0, [sl], #4
 8006a06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a0a:	459c      	cmp	ip, r3
 8006a0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a10:	d8f3      	bhi.n	80069fa <__lshift+0x6e>
 8006a12:	ebac 0304 	sub.w	r3, ip, r4
 8006a16:	3b15      	subs	r3, #21
 8006a18:	f023 0303 	bic.w	r3, r3, #3
 8006a1c:	3304      	adds	r3, #4
 8006a1e:	f104 0015 	add.w	r0, r4, #21
 8006a22:	4584      	cmp	ip, r0
 8006a24:	bf38      	it	cc
 8006a26:	2304      	movcc	r3, #4
 8006a28:	50ca      	str	r2, [r1, r3]
 8006a2a:	b10a      	cbz	r2, 8006a30 <__lshift+0xa4>
 8006a2c:	f108 0602 	add.w	r6, r8, #2
 8006a30:	3e01      	subs	r6, #1
 8006a32:	4638      	mov	r0, r7
 8006a34:	4621      	mov	r1, r4
 8006a36:	612e      	str	r6, [r5, #16]
 8006a38:	f7ff fddc 	bl	80065f4 <_Bfree>
 8006a3c:	4628      	mov	r0, r5
 8006a3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a42:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a46:	3301      	adds	r3, #1
 8006a48:	e7c5      	b.n	80069d6 <__lshift+0x4a>
 8006a4a:	3904      	subs	r1, #4
 8006a4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a50:	459c      	cmp	ip, r3
 8006a52:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a56:	d8f9      	bhi.n	8006a4c <__lshift+0xc0>
 8006a58:	e7ea      	b.n	8006a30 <__lshift+0xa4>
 8006a5a:	bf00      	nop
 8006a5c:	08007822 	.word	0x08007822
 8006a60:	08007833 	.word	0x08007833

08006a64 <__mcmp>:
 8006a64:	4603      	mov	r3, r0
 8006a66:	690a      	ldr	r2, [r1, #16]
 8006a68:	6900      	ldr	r0, [r0, #16]
 8006a6a:	b530      	push	{r4, r5, lr}
 8006a6c:	1a80      	subs	r0, r0, r2
 8006a6e:	d10e      	bne.n	8006a8e <__mcmp+0x2a>
 8006a70:	3314      	adds	r3, #20
 8006a72:	3114      	adds	r1, #20
 8006a74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a84:	4295      	cmp	r5, r2
 8006a86:	d003      	beq.n	8006a90 <__mcmp+0x2c>
 8006a88:	d205      	bcs.n	8006a96 <__mcmp+0x32>
 8006a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006a8e:	bd30      	pop	{r4, r5, pc}
 8006a90:	42a3      	cmp	r3, r4
 8006a92:	d3f3      	bcc.n	8006a7c <__mcmp+0x18>
 8006a94:	e7fb      	b.n	8006a8e <__mcmp+0x2a>
 8006a96:	2001      	movs	r0, #1
 8006a98:	e7f9      	b.n	8006a8e <__mcmp+0x2a>
	...

08006a9c <__mdiff>:
 8006a9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006aa0:	4689      	mov	r9, r1
 8006aa2:	4606      	mov	r6, r0
 8006aa4:	4611      	mov	r1, r2
 8006aa6:	4648      	mov	r0, r9
 8006aa8:	4614      	mov	r4, r2
 8006aaa:	f7ff ffdb 	bl	8006a64 <__mcmp>
 8006aae:	1e05      	subs	r5, r0, #0
 8006ab0:	d112      	bne.n	8006ad8 <__mdiff+0x3c>
 8006ab2:	4629      	mov	r1, r5
 8006ab4:	4630      	mov	r0, r6
 8006ab6:	f7ff fd5d 	bl	8006574 <_Balloc>
 8006aba:	4602      	mov	r2, r0
 8006abc:	b928      	cbnz	r0, 8006aca <__mdiff+0x2e>
 8006abe:	f240 2137 	movw	r1, #567	@ 0x237
 8006ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8006bbc <__mdiff+0x120>)
 8006ac4:	483e      	ldr	r0, [pc, #248]	@ (8006bc0 <__mdiff+0x124>)
 8006ac6:	f000 fb91 	bl	80071ec <__assert_func>
 8006aca:	2301      	movs	r3, #1
 8006acc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	b003      	add	sp, #12
 8006ad4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad8:	bfbc      	itt	lt
 8006ada:	464b      	movlt	r3, r9
 8006adc:	46a1      	movlt	r9, r4
 8006ade:	4630      	mov	r0, r6
 8006ae0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ae4:	bfba      	itte	lt
 8006ae6:	461c      	movlt	r4, r3
 8006ae8:	2501      	movlt	r5, #1
 8006aea:	2500      	movge	r5, #0
 8006aec:	f7ff fd42 	bl	8006574 <_Balloc>
 8006af0:	4602      	mov	r2, r0
 8006af2:	b918      	cbnz	r0, 8006afc <__mdiff+0x60>
 8006af4:	f240 2145 	movw	r1, #581	@ 0x245
 8006af8:	4b30      	ldr	r3, [pc, #192]	@ (8006bbc <__mdiff+0x120>)
 8006afa:	e7e3      	b.n	8006ac4 <__mdiff+0x28>
 8006afc:	f100 0b14 	add.w	fp, r0, #20
 8006b00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b04:	f109 0310 	add.w	r3, r9, #16
 8006b08:	60c5      	str	r5, [r0, #12]
 8006b0a:	f04f 0c00 	mov.w	ip, #0
 8006b0e:	f109 0514 	add.w	r5, r9, #20
 8006b12:	46d9      	mov	r9, fp
 8006b14:	6926      	ldr	r6, [r4, #16]
 8006b16:	f104 0e14 	add.w	lr, r4, #20
 8006b1a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b1e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b22:	9301      	str	r3, [sp, #4]
 8006b24:	9b01      	ldr	r3, [sp, #4]
 8006b26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b2e:	b281      	uxth	r1, r0
 8006b30:	9301      	str	r3, [sp, #4]
 8006b32:	fa1f f38a 	uxth.w	r3, sl
 8006b36:	1a5b      	subs	r3, r3, r1
 8006b38:	0c00      	lsrs	r0, r0, #16
 8006b3a:	4463      	add	r3, ip
 8006b3c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b40:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b4a:	4576      	cmp	r6, lr
 8006b4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b50:	f849 3b04 	str.w	r3, [r9], #4
 8006b54:	d8e6      	bhi.n	8006b24 <__mdiff+0x88>
 8006b56:	1b33      	subs	r3, r6, r4
 8006b58:	3b15      	subs	r3, #21
 8006b5a:	f023 0303 	bic.w	r3, r3, #3
 8006b5e:	3415      	adds	r4, #21
 8006b60:	3304      	adds	r3, #4
 8006b62:	42a6      	cmp	r6, r4
 8006b64:	bf38      	it	cc
 8006b66:	2304      	movcc	r3, #4
 8006b68:	441d      	add	r5, r3
 8006b6a:	445b      	add	r3, fp
 8006b6c:	461e      	mov	r6, r3
 8006b6e:	462c      	mov	r4, r5
 8006b70:	4544      	cmp	r4, r8
 8006b72:	d30e      	bcc.n	8006b92 <__mdiff+0xf6>
 8006b74:	f108 0103 	add.w	r1, r8, #3
 8006b78:	1b49      	subs	r1, r1, r5
 8006b7a:	f021 0103 	bic.w	r1, r1, #3
 8006b7e:	3d03      	subs	r5, #3
 8006b80:	45a8      	cmp	r8, r5
 8006b82:	bf38      	it	cc
 8006b84:	2100      	movcc	r1, #0
 8006b86:	440b      	add	r3, r1
 8006b88:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b8c:	b199      	cbz	r1, 8006bb6 <__mdiff+0x11a>
 8006b8e:	6117      	str	r7, [r2, #16]
 8006b90:	e79e      	b.n	8006ad0 <__mdiff+0x34>
 8006b92:	46e6      	mov	lr, ip
 8006b94:	f854 1b04 	ldr.w	r1, [r4], #4
 8006b98:	fa1f fc81 	uxth.w	ip, r1
 8006b9c:	44f4      	add	ip, lr
 8006b9e:	0c08      	lsrs	r0, r1, #16
 8006ba0:	4471      	add	r1, lr
 8006ba2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ba6:	b289      	uxth	r1, r1
 8006ba8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006bac:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bb0:	f846 1b04 	str.w	r1, [r6], #4
 8006bb4:	e7dc      	b.n	8006b70 <__mdiff+0xd4>
 8006bb6:	3f01      	subs	r7, #1
 8006bb8:	e7e6      	b.n	8006b88 <__mdiff+0xec>
 8006bba:	bf00      	nop
 8006bbc:	08007822 	.word	0x08007822
 8006bc0:	08007833 	.word	0x08007833

08006bc4 <__d2b>:
 8006bc4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006bc8:	2101      	movs	r1, #1
 8006bca:	4690      	mov	r8, r2
 8006bcc:	4699      	mov	r9, r3
 8006bce:	9e08      	ldr	r6, [sp, #32]
 8006bd0:	f7ff fcd0 	bl	8006574 <_Balloc>
 8006bd4:	4604      	mov	r4, r0
 8006bd6:	b930      	cbnz	r0, 8006be6 <__d2b+0x22>
 8006bd8:	4602      	mov	r2, r0
 8006bda:	f240 310f 	movw	r1, #783	@ 0x30f
 8006bde:	4b23      	ldr	r3, [pc, #140]	@ (8006c6c <__d2b+0xa8>)
 8006be0:	4823      	ldr	r0, [pc, #140]	@ (8006c70 <__d2b+0xac>)
 8006be2:	f000 fb03 	bl	80071ec <__assert_func>
 8006be6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006bea:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006bee:	b10d      	cbz	r5, 8006bf4 <__d2b+0x30>
 8006bf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bf4:	9301      	str	r3, [sp, #4]
 8006bf6:	f1b8 0300 	subs.w	r3, r8, #0
 8006bfa:	d024      	beq.n	8006c46 <__d2b+0x82>
 8006bfc:	4668      	mov	r0, sp
 8006bfe:	9300      	str	r3, [sp, #0]
 8006c00:	f7ff fd7f 	bl	8006702 <__lo0bits>
 8006c04:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c08:	b1d8      	cbz	r0, 8006c42 <__d2b+0x7e>
 8006c0a:	f1c0 0320 	rsb	r3, r0, #32
 8006c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c12:	430b      	orrs	r3, r1
 8006c14:	40c2      	lsrs	r2, r0
 8006c16:	6163      	str	r3, [r4, #20]
 8006c18:	9201      	str	r2, [sp, #4]
 8006c1a:	9b01      	ldr	r3, [sp, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	bf0c      	ite	eq
 8006c20:	2201      	moveq	r2, #1
 8006c22:	2202      	movne	r2, #2
 8006c24:	61a3      	str	r3, [r4, #24]
 8006c26:	6122      	str	r2, [r4, #16]
 8006c28:	b1ad      	cbz	r5, 8006c56 <__d2b+0x92>
 8006c2a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c2e:	4405      	add	r5, r0
 8006c30:	6035      	str	r5, [r6, #0]
 8006c32:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c38:	6018      	str	r0, [r3, #0]
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	b002      	add	sp, #8
 8006c3e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006c42:	6161      	str	r1, [r4, #20]
 8006c44:	e7e9      	b.n	8006c1a <__d2b+0x56>
 8006c46:	a801      	add	r0, sp, #4
 8006c48:	f7ff fd5b 	bl	8006702 <__lo0bits>
 8006c4c:	9b01      	ldr	r3, [sp, #4]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	6163      	str	r3, [r4, #20]
 8006c52:	3020      	adds	r0, #32
 8006c54:	e7e7      	b.n	8006c26 <__d2b+0x62>
 8006c56:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c5a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c5e:	6030      	str	r0, [r6, #0]
 8006c60:	6918      	ldr	r0, [r3, #16]
 8006c62:	f7ff fd2f 	bl	80066c4 <__hi0bits>
 8006c66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c6a:	e7e4      	b.n	8006c36 <__d2b+0x72>
 8006c6c:	08007822 	.word	0x08007822
 8006c70:	08007833 	.word	0x08007833

08006c74 <__ssputs_r>:
 8006c74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c78:	461f      	mov	r7, r3
 8006c7a:	688e      	ldr	r6, [r1, #8]
 8006c7c:	4682      	mov	sl, r0
 8006c7e:	42be      	cmp	r6, r7
 8006c80:	460c      	mov	r4, r1
 8006c82:	4690      	mov	r8, r2
 8006c84:	680b      	ldr	r3, [r1, #0]
 8006c86:	d82d      	bhi.n	8006ce4 <__ssputs_r+0x70>
 8006c88:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c8c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006c90:	d026      	beq.n	8006ce0 <__ssputs_r+0x6c>
 8006c92:	6965      	ldr	r5, [r4, #20]
 8006c94:	6909      	ldr	r1, [r1, #16]
 8006c96:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c9a:	eba3 0901 	sub.w	r9, r3, r1
 8006c9e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ca2:	1c7b      	adds	r3, r7, #1
 8006ca4:	444b      	add	r3, r9
 8006ca6:	106d      	asrs	r5, r5, #1
 8006ca8:	429d      	cmp	r5, r3
 8006caa:	bf38      	it	cc
 8006cac:	461d      	movcc	r5, r3
 8006cae:	0553      	lsls	r3, r2, #21
 8006cb0:	d527      	bpl.n	8006d02 <__ssputs_r+0x8e>
 8006cb2:	4629      	mov	r1, r5
 8006cb4:	f7ff fbd2 	bl	800645c <_malloc_r>
 8006cb8:	4606      	mov	r6, r0
 8006cba:	b360      	cbz	r0, 8006d16 <__ssputs_r+0xa2>
 8006cbc:	464a      	mov	r2, r9
 8006cbe:	6921      	ldr	r1, [r4, #16]
 8006cc0:	f000 fa86 	bl	80071d0 <memcpy>
 8006cc4:	89a3      	ldrh	r3, [r4, #12]
 8006cc6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006cca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cce:	81a3      	strh	r3, [r4, #12]
 8006cd0:	6126      	str	r6, [r4, #16]
 8006cd2:	444e      	add	r6, r9
 8006cd4:	6026      	str	r6, [r4, #0]
 8006cd6:	463e      	mov	r6, r7
 8006cd8:	6165      	str	r5, [r4, #20]
 8006cda:	eba5 0509 	sub.w	r5, r5, r9
 8006cde:	60a5      	str	r5, [r4, #8]
 8006ce0:	42be      	cmp	r6, r7
 8006ce2:	d900      	bls.n	8006ce6 <__ssputs_r+0x72>
 8006ce4:	463e      	mov	r6, r7
 8006ce6:	4632      	mov	r2, r6
 8006ce8:	4641      	mov	r1, r8
 8006cea:	6820      	ldr	r0, [r4, #0]
 8006cec:	f000 fa23 	bl	8007136 <memmove>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	68a3      	ldr	r3, [r4, #8]
 8006cf4:	1b9b      	subs	r3, r3, r6
 8006cf6:	60a3      	str	r3, [r4, #8]
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	4433      	add	r3, r6
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d02:	462a      	mov	r2, r5
 8006d04:	f000 fab6 	bl	8007274 <_realloc_r>
 8006d08:	4606      	mov	r6, r0
 8006d0a:	2800      	cmp	r0, #0
 8006d0c:	d1e0      	bne.n	8006cd0 <__ssputs_r+0x5c>
 8006d0e:	4650      	mov	r0, sl
 8006d10:	6921      	ldr	r1, [r4, #16]
 8006d12:	f7ff fb31 	bl	8006378 <_free_r>
 8006d16:	230c      	movs	r3, #12
 8006d18:	f8ca 3000 	str.w	r3, [sl]
 8006d1c:	89a3      	ldrh	r3, [r4, #12]
 8006d1e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006d26:	81a3      	strh	r3, [r4, #12]
 8006d28:	e7e9      	b.n	8006cfe <__ssputs_r+0x8a>
	...

08006d2c <_svfiprintf_r>:
 8006d2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d30:	4698      	mov	r8, r3
 8006d32:	898b      	ldrh	r3, [r1, #12]
 8006d34:	4607      	mov	r7, r0
 8006d36:	061b      	lsls	r3, r3, #24
 8006d38:	460d      	mov	r5, r1
 8006d3a:	4614      	mov	r4, r2
 8006d3c:	b09d      	sub	sp, #116	@ 0x74
 8006d3e:	d510      	bpl.n	8006d62 <_svfiprintf_r+0x36>
 8006d40:	690b      	ldr	r3, [r1, #16]
 8006d42:	b973      	cbnz	r3, 8006d62 <_svfiprintf_r+0x36>
 8006d44:	2140      	movs	r1, #64	@ 0x40
 8006d46:	f7ff fb89 	bl	800645c <_malloc_r>
 8006d4a:	6028      	str	r0, [r5, #0]
 8006d4c:	6128      	str	r0, [r5, #16]
 8006d4e:	b930      	cbnz	r0, 8006d5e <_svfiprintf_r+0x32>
 8006d50:	230c      	movs	r3, #12
 8006d52:	603b      	str	r3, [r7, #0]
 8006d54:	f04f 30ff 	mov.w	r0, #4294967295
 8006d58:	b01d      	add	sp, #116	@ 0x74
 8006d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d5e:	2340      	movs	r3, #64	@ 0x40
 8006d60:	616b      	str	r3, [r5, #20]
 8006d62:	2300      	movs	r3, #0
 8006d64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d66:	2320      	movs	r3, #32
 8006d68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d6c:	2330      	movs	r3, #48	@ 0x30
 8006d6e:	f04f 0901 	mov.w	r9, #1
 8006d72:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d76:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006f10 <_svfiprintf_r+0x1e4>
 8006d7a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d7e:	4623      	mov	r3, r4
 8006d80:	469a      	mov	sl, r3
 8006d82:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d86:	b10a      	cbz	r2, 8006d8c <_svfiprintf_r+0x60>
 8006d88:	2a25      	cmp	r2, #37	@ 0x25
 8006d8a:	d1f9      	bne.n	8006d80 <_svfiprintf_r+0x54>
 8006d8c:	ebba 0b04 	subs.w	fp, sl, r4
 8006d90:	d00b      	beq.n	8006daa <_svfiprintf_r+0x7e>
 8006d92:	465b      	mov	r3, fp
 8006d94:	4622      	mov	r2, r4
 8006d96:	4629      	mov	r1, r5
 8006d98:	4638      	mov	r0, r7
 8006d9a:	f7ff ff6b 	bl	8006c74 <__ssputs_r>
 8006d9e:	3001      	adds	r0, #1
 8006da0:	f000 80a7 	beq.w	8006ef2 <_svfiprintf_r+0x1c6>
 8006da4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006da6:	445a      	add	r2, fp
 8006da8:	9209      	str	r2, [sp, #36]	@ 0x24
 8006daa:	f89a 3000 	ldrb.w	r3, [sl]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	f000 809f 	beq.w	8006ef2 <_svfiprintf_r+0x1c6>
 8006db4:	2300      	movs	r3, #0
 8006db6:	f04f 32ff 	mov.w	r2, #4294967295
 8006dba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dbe:	f10a 0a01 	add.w	sl, sl, #1
 8006dc2:	9304      	str	r3, [sp, #16]
 8006dc4:	9307      	str	r3, [sp, #28]
 8006dc6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dca:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dcc:	4654      	mov	r4, sl
 8006dce:	2205      	movs	r2, #5
 8006dd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dd4:	484e      	ldr	r0, [pc, #312]	@ (8006f10 <_svfiprintf_r+0x1e4>)
 8006dd6:	f7fe fc70 	bl	80056ba <memchr>
 8006dda:	9a04      	ldr	r2, [sp, #16]
 8006ddc:	b9d8      	cbnz	r0, 8006e16 <_svfiprintf_r+0xea>
 8006dde:	06d0      	lsls	r0, r2, #27
 8006de0:	bf44      	itt	mi
 8006de2:	2320      	movmi	r3, #32
 8006de4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006de8:	0711      	lsls	r1, r2, #28
 8006dea:	bf44      	itt	mi
 8006dec:	232b      	movmi	r3, #43	@ 0x2b
 8006dee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df2:	f89a 3000 	ldrb.w	r3, [sl]
 8006df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006df8:	d015      	beq.n	8006e26 <_svfiprintf_r+0xfa>
 8006dfa:	4654      	mov	r4, sl
 8006dfc:	2000      	movs	r0, #0
 8006dfe:	f04f 0c0a 	mov.w	ip, #10
 8006e02:	9a07      	ldr	r2, [sp, #28]
 8006e04:	4621      	mov	r1, r4
 8006e06:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e0a:	3b30      	subs	r3, #48	@ 0x30
 8006e0c:	2b09      	cmp	r3, #9
 8006e0e:	d94b      	bls.n	8006ea8 <_svfiprintf_r+0x17c>
 8006e10:	b1b0      	cbz	r0, 8006e40 <_svfiprintf_r+0x114>
 8006e12:	9207      	str	r2, [sp, #28]
 8006e14:	e014      	b.n	8006e40 <_svfiprintf_r+0x114>
 8006e16:	eba0 0308 	sub.w	r3, r0, r8
 8006e1a:	fa09 f303 	lsl.w	r3, r9, r3
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	46a2      	mov	sl, r4
 8006e22:	9304      	str	r3, [sp, #16]
 8006e24:	e7d2      	b.n	8006dcc <_svfiprintf_r+0xa0>
 8006e26:	9b03      	ldr	r3, [sp, #12]
 8006e28:	1d19      	adds	r1, r3, #4
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	9103      	str	r1, [sp, #12]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	bfbb      	ittet	lt
 8006e32:	425b      	neglt	r3, r3
 8006e34:	f042 0202 	orrlt.w	r2, r2, #2
 8006e38:	9307      	strge	r3, [sp, #28]
 8006e3a:	9307      	strlt	r3, [sp, #28]
 8006e3c:	bfb8      	it	lt
 8006e3e:	9204      	strlt	r2, [sp, #16]
 8006e40:	7823      	ldrb	r3, [r4, #0]
 8006e42:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e44:	d10a      	bne.n	8006e5c <_svfiprintf_r+0x130>
 8006e46:	7863      	ldrb	r3, [r4, #1]
 8006e48:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e4a:	d132      	bne.n	8006eb2 <_svfiprintf_r+0x186>
 8006e4c:	9b03      	ldr	r3, [sp, #12]
 8006e4e:	3402      	adds	r4, #2
 8006e50:	1d1a      	adds	r2, r3, #4
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	9203      	str	r2, [sp, #12]
 8006e56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e5a:	9305      	str	r3, [sp, #20]
 8006e5c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006f14 <_svfiprintf_r+0x1e8>
 8006e60:	2203      	movs	r2, #3
 8006e62:	4650      	mov	r0, sl
 8006e64:	7821      	ldrb	r1, [r4, #0]
 8006e66:	f7fe fc28 	bl	80056ba <memchr>
 8006e6a:	b138      	cbz	r0, 8006e7c <_svfiprintf_r+0x150>
 8006e6c:	2240      	movs	r2, #64	@ 0x40
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	eba0 000a 	sub.w	r0, r0, sl
 8006e74:	4082      	lsls	r2, r0
 8006e76:	4313      	orrs	r3, r2
 8006e78:	3401      	adds	r4, #1
 8006e7a:	9304      	str	r3, [sp, #16]
 8006e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e80:	2206      	movs	r2, #6
 8006e82:	4825      	ldr	r0, [pc, #148]	@ (8006f18 <_svfiprintf_r+0x1ec>)
 8006e84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e88:	f7fe fc17 	bl	80056ba <memchr>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	d036      	beq.n	8006efe <_svfiprintf_r+0x1d2>
 8006e90:	4b22      	ldr	r3, [pc, #136]	@ (8006f1c <_svfiprintf_r+0x1f0>)
 8006e92:	bb1b      	cbnz	r3, 8006edc <_svfiprintf_r+0x1b0>
 8006e94:	9b03      	ldr	r3, [sp, #12]
 8006e96:	3307      	adds	r3, #7
 8006e98:	f023 0307 	bic.w	r3, r3, #7
 8006e9c:	3308      	adds	r3, #8
 8006e9e:	9303      	str	r3, [sp, #12]
 8006ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea2:	4433      	add	r3, r6
 8006ea4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea6:	e76a      	b.n	8006d7e <_svfiprintf_r+0x52>
 8006ea8:	460c      	mov	r4, r1
 8006eaa:	2001      	movs	r0, #1
 8006eac:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eb0:	e7a8      	b.n	8006e04 <_svfiprintf_r+0xd8>
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	f04f 0c0a 	mov.w	ip, #10
 8006eb8:	4619      	mov	r1, r3
 8006eba:	3401      	adds	r4, #1
 8006ebc:	9305      	str	r3, [sp, #20]
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec4:	3a30      	subs	r2, #48	@ 0x30
 8006ec6:	2a09      	cmp	r2, #9
 8006ec8:	d903      	bls.n	8006ed2 <_svfiprintf_r+0x1a6>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d0c6      	beq.n	8006e5c <_svfiprintf_r+0x130>
 8006ece:	9105      	str	r1, [sp, #20]
 8006ed0:	e7c4      	b.n	8006e5c <_svfiprintf_r+0x130>
 8006ed2:	4604      	mov	r4, r0
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006eda:	e7f0      	b.n	8006ebe <_svfiprintf_r+0x192>
 8006edc:	ab03      	add	r3, sp, #12
 8006ede:	9300      	str	r3, [sp, #0]
 8006ee0:	462a      	mov	r2, r5
 8006ee2:	4638      	mov	r0, r7
 8006ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8006f20 <_svfiprintf_r+0x1f4>)
 8006ee6:	a904      	add	r1, sp, #16
 8006ee8:	f7fd fd92 	bl	8004a10 <_printf_float>
 8006eec:	1c42      	adds	r2, r0, #1
 8006eee:	4606      	mov	r6, r0
 8006ef0:	d1d6      	bne.n	8006ea0 <_svfiprintf_r+0x174>
 8006ef2:	89ab      	ldrh	r3, [r5, #12]
 8006ef4:	065b      	lsls	r3, r3, #25
 8006ef6:	f53f af2d 	bmi.w	8006d54 <_svfiprintf_r+0x28>
 8006efa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006efc:	e72c      	b.n	8006d58 <_svfiprintf_r+0x2c>
 8006efe:	ab03      	add	r3, sp, #12
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	462a      	mov	r2, r5
 8006f04:	4638      	mov	r0, r7
 8006f06:	4b06      	ldr	r3, [pc, #24]	@ (8006f20 <_svfiprintf_r+0x1f4>)
 8006f08:	a904      	add	r1, sp, #16
 8006f0a:	f7fe f81f 	bl	8004f4c <_printf_i>
 8006f0e:	e7ed      	b.n	8006eec <_svfiprintf_r+0x1c0>
 8006f10:	08007988 	.word	0x08007988
 8006f14:	0800798e 	.word	0x0800798e
 8006f18:	08007992 	.word	0x08007992
 8006f1c:	08004a11 	.word	0x08004a11
 8006f20:	08006c75 	.word	0x08006c75

08006f24 <__sflush_r>:
 8006f24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2a:	0716      	lsls	r6, r2, #28
 8006f2c:	4605      	mov	r5, r0
 8006f2e:	460c      	mov	r4, r1
 8006f30:	d454      	bmi.n	8006fdc <__sflush_r+0xb8>
 8006f32:	684b      	ldr	r3, [r1, #4]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	dc02      	bgt.n	8006f3e <__sflush_r+0x1a>
 8006f38:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	dd48      	ble.n	8006fd0 <__sflush_r+0xac>
 8006f3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f40:	2e00      	cmp	r6, #0
 8006f42:	d045      	beq.n	8006fd0 <__sflush_r+0xac>
 8006f44:	2300      	movs	r3, #0
 8006f46:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f4a:	682f      	ldr	r7, [r5, #0]
 8006f4c:	6a21      	ldr	r1, [r4, #32]
 8006f4e:	602b      	str	r3, [r5, #0]
 8006f50:	d030      	beq.n	8006fb4 <__sflush_r+0x90>
 8006f52:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f54:	89a3      	ldrh	r3, [r4, #12]
 8006f56:	0759      	lsls	r1, r3, #29
 8006f58:	d505      	bpl.n	8006f66 <__sflush_r+0x42>
 8006f5a:	6863      	ldr	r3, [r4, #4]
 8006f5c:	1ad2      	subs	r2, r2, r3
 8006f5e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f60:	b10b      	cbz	r3, 8006f66 <__sflush_r+0x42>
 8006f62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f64:	1ad2      	subs	r2, r2, r3
 8006f66:	2300      	movs	r3, #0
 8006f68:	4628      	mov	r0, r5
 8006f6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f6c:	6a21      	ldr	r1, [r4, #32]
 8006f6e:	47b0      	blx	r6
 8006f70:	1c43      	adds	r3, r0, #1
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	d106      	bne.n	8006f84 <__sflush_r+0x60>
 8006f76:	6829      	ldr	r1, [r5, #0]
 8006f78:	291d      	cmp	r1, #29
 8006f7a:	d82b      	bhi.n	8006fd4 <__sflush_r+0xb0>
 8006f7c:	4a28      	ldr	r2, [pc, #160]	@ (8007020 <__sflush_r+0xfc>)
 8006f7e:	410a      	asrs	r2, r1
 8006f80:	07d6      	lsls	r6, r2, #31
 8006f82:	d427      	bmi.n	8006fd4 <__sflush_r+0xb0>
 8006f84:	2200      	movs	r2, #0
 8006f86:	6062      	str	r2, [r4, #4]
 8006f88:	6922      	ldr	r2, [r4, #16]
 8006f8a:	04d9      	lsls	r1, r3, #19
 8006f8c:	6022      	str	r2, [r4, #0]
 8006f8e:	d504      	bpl.n	8006f9a <__sflush_r+0x76>
 8006f90:	1c42      	adds	r2, r0, #1
 8006f92:	d101      	bne.n	8006f98 <__sflush_r+0x74>
 8006f94:	682b      	ldr	r3, [r5, #0]
 8006f96:	b903      	cbnz	r3, 8006f9a <__sflush_r+0x76>
 8006f98:	6560      	str	r0, [r4, #84]	@ 0x54
 8006f9a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f9c:	602f      	str	r7, [r5, #0]
 8006f9e:	b1b9      	cbz	r1, 8006fd0 <__sflush_r+0xac>
 8006fa0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fa4:	4299      	cmp	r1, r3
 8006fa6:	d002      	beq.n	8006fae <__sflush_r+0x8a>
 8006fa8:	4628      	mov	r0, r5
 8006faa:	f7ff f9e5 	bl	8006378 <_free_r>
 8006fae:	2300      	movs	r3, #0
 8006fb0:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fb2:	e00d      	b.n	8006fd0 <__sflush_r+0xac>
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	4628      	mov	r0, r5
 8006fb8:	47b0      	blx	r6
 8006fba:	4602      	mov	r2, r0
 8006fbc:	1c50      	adds	r0, r2, #1
 8006fbe:	d1c9      	bne.n	8006f54 <__sflush_r+0x30>
 8006fc0:	682b      	ldr	r3, [r5, #0]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0c6      	beq.n	8006f54 <__sflush_r+0x30>
 8006fc6:	2b1d      	cmp	r3, #29
 8006fc8:	d001      	beq.n	8006fce <__sflush_r+0xaa>
 8006fca:	2b16      	cmp	r3, #22
 8006fcc:	d11d      	bne.n	800700a <__sflush_r+0xe6>
 8006fce:	602f      	str	r7, [r5, #0]
 8006fd0:	2000      	movs	r0, #0
 8006fd2:	e021      	b.n	8007018 <__sflush_r+0xf4>
 8006fd4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fd8:	b21b      	sxth	r3, r3
 8006fda:	e01a      	b.n	8007012 <__sflush_r+0xee>
 8006fdc:	690f      	ldr	r7, [r1, #16]
 8006fde:	2f00      	cmp	r7, #0
 8006fe0:	d0f6      	beq.n	8006fd0 <__sflush_r+0xac>
 8006fe2:	0793      	lsls	r3, r2, #30
 8006fe4:	bf18      	it	ne
 8006fe6:	2300      	movne	r3, #0
 8006fe8:	680e      	ldr	r6, [r1, #0]
 8006fea:	bf08      	it	eq
 8006fec:	694b      	ldreq	r3, [r1, #20]
 8006fee:	1bf6      	subs	r6, r6, r7
 8006ff0:	600f      	str	r7, [r1, #0]
 8006ff2:	608b      	str	r3, [r1, #8]
 8006ff4:	2e00      	cmp	r6, #0
 8006ff6:	ddeb      	ble.n	8006fd0 <__sflush_r+0xac>
 8006ff8:	4633      	mov	r3, r6
 8006ffa:	463a      	mov	r2, r7
 8006ffc:	4628      	mov	r0, r5
 8006ffe:	6a21      	ldr	r1, [r4, #32]
 8007000:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007004:	47e0      	blx	ip
 8007006:	2800      	cmp	r0, #0
 8007008:	dc07      	bgt.n	800701a <__sflush_r+0xf6>
 800700a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800700e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007012:	f04f 30ff 	mov.w	r0, #4294967295
 8007016:	81a3      	strh	r3, [r4, #12]
 8007018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800701a:	4407      	add	r7, r0
 800701c:	1a36      	subs	r6, r6, r0
 800701e:	e7e9      	b.n	8006ff4 <__sflush_r+0xd0>
 8007020:	dfbffffe 	.word	0xdfbffffe

08007024 <_fflush_r>:
 8007024:	b538      	push	{r3, r4, r5, lr}
 8007026:	690b      	ldr	r3, [r1, #16]
 8007028:	4605      	mov	r5, r0
 800702a:	460c      	mov	r4, r1
 800702c:	b913      	cbnz	r3, 8007034 <_fflush_r+0x10>
 800702e:	2500      	movs	r5, #0
 8007030:	4628      	mov	r0, r5
 8007032:	bd38      	pop	{r3, r4, r5, pc}
 8007034:	b118      	cbz	r0, 800703e <_fflush_r+0x1a>
 8007036:	6a03      	ldr	r3, [r0, #32]
 8007038:	b90b      	cbnz	r3, 800703e <_fflush_r+0x1a>
 800703a:	f7fe f933 	bl	80052a4 <__sinit>
 800703e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d0f3      	beq.n	800702e <_fflush_r+0xa>
 8007046:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007048:	07d0      	lsls	r0, r2, #31
 800704a:	d404      	bmi.n	8007056 <_fflush_r+0x32>
 800704c:	0599      	lsls	r1, r3, #22
 800704e:	d402      	bmi.n	8007056 <_fflush_r+0x32>
 8007050:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007052:	f7fe fb30 	bl	80056b6 <__retarget_lock_acquire_recursive>
 8007056:	4628      	mov	r0, r5
 8007058:	4621      	mov	r1, r4
 800705a:	f7ff ff63 	bl	8006f24 <__sflush_r>
 800705e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007060:	4605      	mov	r5, r0
 8007062:	07da      	lsls	r2, r3, #31
 8007064:	d4e4      	bmi.n	8007030 <_fflush_r+0xc>
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	059b      	lsls	r3, r3, #22
 800706a:	d4e1      	bmi.n	8007030 <_fflush_r+0xc>
 800706c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800706e:	f7fe fb23 	bl	80056b8 <__retarget_lock_release_recursive>
 8007072:	e7dd      	b.n	8007030 <_fflush_r+0xc>

08007074 <__swhatbuf_r>:
 8007074:	b570      	push	{r4, r5, r6, lr}
 8007076:	460c      	mov	r4, r1
 8007078:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800707c:	4615      	mov	r5, r2
 800707e:	2900      	cmp	r1, #0
 8007080:	461e      	mov	r6, r3
 8007082:	b096      	sub	sp, #88	@ 0x58
 8007084:	da0c      	bge.n	80070a0 <__swhatbuf_r+0x2c>
 8007086:	89a3      	ldrh	r3, [r4, #12]
 8007088:	2100      	movs	r1, #0
 800708a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800708e:	bf14      	ite	ne
 8007090:	2340      	movne	r3, #64	@ 0x40
 8007092:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007096:	2000      	movs	r0, #0
 8007098:	6031      	str	r1, [r6, #0]
 800709a:	602b      	str	r3, [r5, #0]
 800709c:	b016      	add	sp, #88	@ 0x58
 800709e:	bd70      	pop	{r4, r5, r6, pc}
 80070a0:	466a      	mov	r2, sp
 80070a2:	f000 f863 	bl	800716c <_fstat_r>
 80070a6:	2800      	cmp	r0, #0
 80070a8:	dbed      	blt.n	8007086 <__swhatbuf_r+0x12>
 80070aa:	9901      	ldr	r1, [sp, #4]
 80070ac:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070b0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070b4:	4259      	negs	r1, r3
 80070b6:	4159      	adcs	r1, r3
 80070b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070bc:	e7eb      	b.n	8007096 <__swhatbuf_r+0x22>

080070be <__smakebuf_r>:
 80070be:	898b      	ldrh	r3, [r1, #12]
 80070c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070c2:	079d      	lsls	r5, r3, #30
 80070c4:	4606      	mov	r6, r0
 80070c6:	460c      	mov	r4, r1
 80070c8:	d507      	bpl.n	80070da <__smakebuf_r+0x1c>
 80070ca:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070ce:	6023      	str	r3, [r4, #0]
 80070d0:	6123      	str	r3, [r4, #16]
 80070d2:	2301      	movs	r3, #1
 80070d4:	6163      	str	r3, [r4, #20]
 80070d6:	b003      	add	sp, #12
 80070d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070da:	466a      	mov	r2, sp
 80070dc:	ab01      	add	r3, sp, #4
 80070de:	f7ff ffc9 	bl	8007074 <__swhatbuf_r>
 80070e2:	9f00      	ldr	r7, [sp, #0]
 80070e4:	4605      	mov	r5, r0
 80070e6:	4639      	mov	r1, r7
 80070e8:	4630      	mov	r0, r6
 80070ea:	f7ff f9b7 	bl	800645c <_malloc_r>
 80070ee:	b948      	cbnz	r0, 8007104 <__smakebuf_r+0x46>
 80070f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070f4:	059a      	lsls	r2, r3, #22
 80070f6:	d4ee      	bmi.n	80070d6 <__smakebuf_r+0x18>
 80070f8:	f023 0303 	bic.w	r3, r3, #3
 80070fc:	f043 0302 	orr.w	r3, r3, #2
 8007100:	81a3      	strh	r3, [r4, #12]
 8007102:	e7e2      	b.n	80070ca <__smakebuf_r+0xc>
 8007104:	89a3      	ldrh	r3, [r4, #12]
 8007106:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800710a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800710e:	81a3      	strh	r3, [r4, #12]
 8007110:	9b01      	ldr	r3, [sp, #4]
 8007112:	6020      	str	r0, [r4, #0]
 8007114:	b15b      	cbz	r3, 800712e <__smakebuf_r+0x70>
 8007116:	4630      	mov	r0, r6
 8007118:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800711c:	f000 f838 	bl	8007190 <_isatty_r>
 8007120:	b128      	cbz	r0, 800712e <__smakebuf_r+0x70>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	f023 0303 	bic.w	r3, r3, #3
 8007128:	f043 0301 	orr.w	r3, r3, #1
 800712c:	81a3      	strh	r3, [r4, #12]
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	431d      	orrs	r5, r3
 8007132:	81a5      	strh	r5, [r4, #12]
 8007134:	e7cf      	b.n	80070d6 <__smakebuf_r+0x18>

08007136 <memmove>:
 8007136:	4288      	cmp	r0, r1
 8007138:	b510      	push	{r4, lr}
 800713a:	eb01 0402 	add.w	r4, r1, r2
 800713e:	d902      	bls.n	8007146 <memmove+0x10>
 8007140:	4284      	cmp	r4, r0
 8007142:	4623      	mov	r3, r4
 8007144:	d807      	bhi.n	8007156 <memmove+0x20>
 8007146:	1e43      	subs	r3, r0, #1
 8007148:	42a1      	cmp	r1, r4
 800714a:	d008      	beq.n	800715e <memmove+0x28>
 800714c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007150:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007154:	e7f8      	b.n	8007148 <memmove+0x12>
 8007156:	4601      	mov	r1, r0
 8007158:	4402      	add	r2, r0
 800715a:	428a      	cmp	r2, r1
 800715c:	d100      	bne.n	8007160 <memmove+0x2a>
 800715e:	bd10      	pop	{r4, pc}
 8007160:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007164:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007168:	e7f7      	b.n	800715a <memmove+0x24>
	...

0800716c <_fstat_r>:
 800716c:	b538      	push	{r3, r4, r5, lr}
 800716e:	2300      	movs	r3, #0
 8007170:	4d06      	ldr	r5, [pc, #24]	@ (800718c <_fstat_r+0x20>)
 8007172:	4604      	mov	r4, r0
 8007174:	4608      	mov	r0, r1
 8007176:	4611      	mov	r1, r2
 8007178:	602b      	str	r3, [r5, #0]
 800717a:	f7fa fcab 	bl	8001ad4 <_fstat>
 800717e:	1c43      	adds	r3, r0, #1
 8007180:	d102      	bne.n	8007188 <_fstat_r+0x1c>
 8007182:	682b      	ldr	r3, [r5, #0]
 8007184:	b103      	cbz	r3, 8007188 <_fstat_r+0x1c>
 8007186:	6023      	str	r3, [r4, #0]
 8007188:	bd38      	pop	{r3, r4, r5, pc}
 800718a:	bf00      	nop
 800718c:	20000468 	.word	0x20000468

08007190 <_isatty_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	2300      	movs	r3, #0
 8007194:	4d05      	ldr	r5, [pc, #20]	@ (80071ac <_isatty_r+0x1c>)
 8007196:	4604      	mov	r4, r0
 8007198:	4608      	mov	r0, r1
 800719a:	602b      	str	r3, [r5, #0]
 800719c:	f7fa fca9 	bl	8001af2 <_isatty>
 80071a0:	1c43      	adds	r3, r0, #1
 80071a2:	d102      	bne.n	80071aa <_isatty_r+0x1a>
 80071a4:	682b      	ldr	r3, [r5, #0]
 80071a6:	b103      	cbz	r3, 80071aa <_isatty_r+0x1a>
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	bd38      	pop	{r3, r4, r5, pc}
 80071ac:	20000468 	.word	0x20000468

080071b0 <_sbrk_r>:
 80071b0:	b538      	push	{r3, r4, r5, lr}
 80071b2:	2300      	movs	r3, #0
 80071b4:	4d05      	ldr	r5, [pc, #20]	@ (80071cc <_sbrk_r+0x1c>)
 80071b6:	4604      	mov	r4, r0
 80071b8:	4608      	mov	r0, r1
 80071ba:	602b      	str	r3, [r5, #0]
 80071bc:	f7fa fcb0 	bl	8001b20 <_sbrk>
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	d102      	bne.n	80071ca <_sbrk_r+0x1a>
 80071c4:	682b      	ldr	r3, [r5, #0]
 80071c6:	b103      	cbz	r3, 80071ca <_sbrk_r+0x1a>
 80071c8:	6023      	str	r3, [r4, #0]
 80071ca:	bd38      	pop	{r3, r4, r5, pc}
 80071cc:	20000468 	.word	0x20000468

080071d0 <memcpy>:
 80071d0:	440a      	add	r2, r1
 80071d2:	4291      	cmp	r1, r2
 80071d4:	f100 33ff 	add.w	r3, r0, #4294967295
 80071d8:	d100      	bne.n	80071dc <memcpy+0xc>
 80071da:	4770      	bx	lr
 80071dc:	b510      	push	{r4, lr}
 80071de:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071e2:	4291      	cmp	r1, r2
 80071e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071e8:	d1f9      	bne.n	80071de <memcpy+0xe>
 80071ea:	bd10      	pop	{r4, pc}

080071ec <__assert_func>:
 80071ec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071ee:	4614      	mov	r4, r2
 80071f0:	461a      	mov	r2, r3
 80071f2:	4b09      	ldr	r3, [pc, #36]	@ (8007218 <__assert_func+0x2c>)
 80071f4:	4605      	mov	r5, r0
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68d8      	ldr	r0, [r3, #12]
 80071fa:	b954      	cbnz	r4, 8007212 <__assert_func+0x26>
 80071fc:	4b07      	ldr	r3, [pc, #28]	@ (800721c <__assert_func+0x30>)
 80071fe:	461c      	mov	r4, r3
 8007200:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007204:	9100      	str	r1, [sp, #0]
 8007206:	462b      	mov	r3, r5
 8007208:	4905      	ldr	r1, [pc, #20]	@ (8007220 <__assert_func+0x34>)
 800720a:	f000 f86f 	bl	80072ec <fiprintf>
 800720e:	f000 f87f 	bl	8007310 <abort>
 8007212:	4b04      	ldr	r3, [pc, #16]	@ (8007224 <__assert_func+0x38>)
 8007214:	e7f4      	b.n	8007200 <__assert_func+0x14>
 8007216:	bf00      	nop
 8007218:	20000028 	.word	0x20000028
 800721c:	080079de 	.word	0x080079de
 8007220:	080079b0 	.word	0x080079b0
 8007224:	080079a3 	.word	0x080079a3

08007228 <_calloc_r>:
 8007228:	b570      	push	{r4, r5, r6, lr}
 800722a:	fba1 5402 	umull	r5, r4, r1, r2
 800722e:	b93c      	cbnz	r4, 8007240 <_calloc_r+0x18>
 8007230:	4629      	mov	r1, r5
 8007232:	f7ff f913 	bl	800645c <_malloc_r>
 8007236:	4606      	mov	r6, r0
 8007238:	b928      	cbnz	r0, 8007246 <_calloc_r+0x1e>
 800723a:	2600      	movs	r6, #0
 800723c:	4630      	mov	r0, r6
 800723e:	bd70      	pop	{r4, r5, r6, pc}
 8007240:	220c      	movs	r2, #12
 8007242:	6002      	str	r2, [r0, #0]
 8007244:	e7f9      	b.n	800723a <_calloc_r+0x12>
 8007246:	462a      	mov	r2, r5
 8007248:	4621      	mov	r1, r4
 800724a:	f7fe f9b7 	bl	80055bc <memset>
 800724e:	e7f5      	b.n	800723c <_calloc_r+0x14>

08007250 <__ascii_mbtowc>:
 8007250:	b082      	sub	sp, #8
 8007252:	b901      	cbnz	r1, 8007256 <__ascii_mbtowc+0x6>
 8007254:	a901      	add	r1, sp, #4
 8007256:	b142      	cbz	r2, 800726a <__ascii_mbtowc+0x1a>
 8007258:	b14b      	cbz	r3, 800726e <__ascii_mbtowc+0x1e>
 800725a:	7813      	ldrb	r3, [r2, #0]
 800725c:	600b      	str	r3, [r1, #0]
 800725e:	7812      	ldrb	r2, [r2, #0]
 8007260:	1e10      	subs	r0, r2, #0
 8007262:	bf18      	it	ne
 8007264:	2001      	movne	r0, #1
 8007266:	b002      	add	sp, #8
 8007268:	4770      	bx	lr
 800726a:	4610      	mov	r0, r2
 800726c:	e7fb      	b.n	8007266 <__ascii_mbtowc+0x16>
 800726e:	f06f 0001 	mvn.w	r0, #1
 8007272:	e7f8      	b.n	8007266 <__ascii_mbtowc+0x16>

08007274 <_realloc_r>:
 8007274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007278:	4680      	mov	r8, r0
 800727a:	4615      	mov	r5, r2
 800727c:	460c      	mov	r4, r1
 800727e:	b921      	cbnz	r1, 800728a <_realloc_r+0x16>
 8007280:	4611      	mov	r1, r2
 8007282:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007286:	f7ff b8e9 	b.w	800645c <_malloc_r>
 800728a:	b92a      	cbnz	r2, 8007298 <_realloc_r+0x24>
 800728c:	f7ff f874 	bl	8006378 <_free_r>
 8007290:	2400      	movs	r4, #0
 8007292:	4620      	mov	r0, r4
 8007294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007298:	f000 f841 	bl	800731e <_malloc_usable_size_r>
 800729c:	4285      	cmp	r5, r0
 800729e:	4606      	mov	r6, r0
 80072a0:	d802      	bhi.n	80072a8 <_realloc_r+0x34>
 80072a2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80072a6:	d8f4      	bhi.n	8007292 <_realloc_r+0x1e>
 80072a8:	4629      	mov	r1, r5
 80072aa:	4640      	mov	r0, r8
 80072ac:	f7ff f8d6 	bl	800645c <_malloc_r>
 80072b0:	4607      	mov	r7, r0
 80072b2:	2800      	cmp	r0, #0
 80072b4:	d0ec      	beq.n	8007290 <_realloc_r+0x1c>
 80072b6:	42b5      	cmp	r5, r6
 80072b8:	462a      	mov	r2, r5
 80072ba:	4621      	mov	r1, r4
 80072bc:	bf28      	it	cs
 80072be:	4632      	movcs	r2, r6
 80072c0:	f7ff ff86 	bl	80071d0 <memcpy>
 80072c4:	4621      	mov	r1, r4
 80072c6:	4640      	mov	r0, r8
 80072c8:	f7ff f856 	bl	8006378 <_free_r>
 80072cc:	463c      	mov	r4, r7
 80072ce:	e7e0      	b.n	8007292 <_realloc_r+0x1e>

080072d0 <__ascii_wctomb>:
 80072d0:	4603      	mov	r3, r0
 80072d2:	4608      	mov	r0, r1
 80072d4:	b141      	cbz	r1, 80072e8 <__ascii_wctomb+0x18>
 80072d6:	2aff      	cmp	r2, #255	@ 0xff
 80072d8:	d904      	bls.n	80072e4 <__ascii_wctomb+0x14>
 80072da:	228a      	movs	r2, #138	@ 0x8a
 80072dc:	f04f 30ff 	mov.w	r0, #4294967295
 80072e0:	601a      	str	r2, [r3, #0]
 80072e2:	4770      	bx	lr
 80072e4:	2001      	movs	r0, #1
 80072e6:	700a      	strb	r2, [r1, #0]
 80072e8:	4770      	bx	lr
	...

080072ec <fiprintf>:
 80072ec:	b40e      	push	{r1, r2, r3}
 80072ee:	b503      	push	{r0, r1, lr}
 80072f0:	4601      	mov	r1, r0
 80072f2:	ab03      	add	r3, sp, #12
 80072f4:	4805      	ldr	r0, [pc, #20]	@ (800730c <fiprintf+0x20>)
 80072f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80072fa:	6800      	ldr	r0, [r0, #0]
 80072fc:	9301      	str	r3, [sp, #4]
 80072fe:	f000 f83d 	bl	800737c <_vfiprintf_r>
 8007302:	b002      	add	sp, #8
 8007304:	f85d eb04 	ldr.w	lr, [sp], #4
 8007308:	b003      	add	sp, #12
 800730a:	4770      	bx	lr
 800730c:	20000028 	.word	0x20000028

08007310 <abort>:
 8007310:	2006      	movs	r0, #6
 8007312:	b508      	push	{r3, lr}
 8007314:	f000 f972 	bl	80075fc <raise>
 8007318:	2001      	movs	r0, #1
 800731a:	f7fa fb8c 	bl	8001a36 <_exit>

0800731e <_malloc_usable_size_r>:
 800731e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007322:	1f18      	subs	r0, r3, #4
 8007324:	2b00      	cmp	r3, #0
 8007326:	bfbc      	itt	lt
 8007328:	580b      	ldrlt	r3, [r1, r0]
 800732a:	18c0      	addlt	r0, r0, r3
 800732c:	4770      	bx	lr

0800732e <__sfputc_r>:
 800732e:	6893      	ldr	r3, [r2, #8]
 8007330:	b410      	push	{r4}
 8007332:	3b01      	subs	r3, #1
 8007334:	2b00      	cmp	r3, #0
 8007336:	6093      	str	r3, [r2, #8]
 8007338:	da07      	bge.n	800734a <__sfputc_r+0x1c>
 800733a:	6994      	ldr	r4, [r2, #24]
 800733c:	42a3      	cmp	r3, r4
 800733e:	db01      	blt.n	8007344 <__sfputc_r+0x16>
 8007340:	290a      	cmp	r1, #10
 8007342:	d102      	bne.n	800734a <__sfputc_r+0x1c>
 8007344:	bc10      	pop	{r4}
 8007346:	f7fe b8a4 	b.w	8005492 <__swbuf_r>
 800734a:	6813      	ldr	r3, [r2, #0]
 800734c:	1c58      	adds	r0, r3, #1
 800734e:	6010      	str	r0, [r2, #0]
 8007350:	7019      	strb	r1, [r3, #0]
 8007352:	4608      	mov	r0, r1
 8007354:	bc10      	pop	{r4}
 8007356:	4770      	bx	lr

08007358 <__sfputs_r>:
 8007358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800735a:	4606      	mov	r6, r0
 800735c:	460f      	mov	r7, r1
 800735e:	4614      	mov	r4, r2
 8007360:	18d5      	adds	r5, r2, r3
 8007362:	42ac      	cmp	r4, r5
 8007364:	d101      	bne.n	800736a <__sfputs_r+0x12>
 8007366:	2000      	movs	r0, #0
 8007368:	e007      	b.n	800737a <__sfputs_r+0x22>
 800736a:	463a      	mov	r2, r7
 800736c:	4630      	mov	r0, r6
 800736e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007372:	f7ff ffdc 	bl	800732e <__sfputc_r>
 8007376:	1c43      	adds	r3, r0, #1
 8007378:	d1f3      	bne.n	8007362 <__sfputs_r+0xa>
 800737a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800737c <_vfiprintf_r>:
 800737c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007380:	460d      	mov	r5, r1
 8007382:	4614      	mov	r4, r2
 8007384:	4698      	mov	r8, r3
 8007386:	4606      	mov	r6, r0
 8007388:	b09d      	sub	sp, #116	@ 0x74
 800738a:	b118      	cbz	r0, 8007394 <_vfiprintf_r+0x18>
 800738c:	6a03      	ldr	r3, [r0, #32]
 800738e:	b90b      	cbnz	r3, 8007394 <_vfiprintf_r+0x18>
 8007390:	f7fd ff88 	bl	80052a4 <__sinit>
 8007394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007396:	07d9      	lsls	r1, r3, #31
 8007398:	d405      	bmi.n	80073a6 <_vfiprintf_r+0x2a>
 800739a:	89ab      	ldrh	r3, [r5, #12]
 800739c:	059a      	lsls	r2, r3, #22
 800739e:	d402      	bmi.n	80073a6 <_vfiprintf_r+0x2a>
 80073a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073a2:	f7fe f988 	bl	80056b6 <__retarget_lock_acquire_recursive>
 80073a6:	89ab      	ldrh	r3, [r5, #12]
 80073a8:	071b      	lsls	r3, r3, #28
 80073aa:	d501      	bpl.n	80073b0 <_vfiprintf_r+0x34>
 80073ac:	692b      	ldr	r3, [r5, #16]
 80073ae:	b99b      	cbnz	r3, 80073d8 <_vfiprintf_r+0x5c>
 80073b0:	4629      	mov	r1, r5
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7fe f8ac 	bl	8005510 <__swsetup_r>
 80073b8:	b170      	cbz	r0, 80073d8 <_vfiprintf_r+0x5c>
 80073ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80073bc:	07dc      	lsls	r4, r3, #31
 80073be:	d504      	bpl.n	80073ca <_vfiprintf_r+0x4e>
 80073c0:	f04f 30ff 	mov.w	r0, #4294967295
 80073c4:	b01d      	add	sp, #116	@ 0x74
 80073c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ca:	89ab      	ldrh	r3, [r5, #12]
 80073cc:	0598      	lsls	r0, r3, #22
 80073ce:	d4f7      	bmi.n	80073c0 <_vfiprintf_r+0x44>
 80073d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80073d2:	f7fe f971 	bl	80056b8 <__retarget_lock_release_recursive>
 80073d6:	e7f3      	b.n	80073c0 <_vfiprintf_r+0x44>
 80073d8:	2300      	movs	r3, #0
 80073da:	9309      	str	r3, [sp, #36]	@ 0x24
 80073dc:	2320      	movs	r3, #32
 80073de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073e2:	2330      	movs	r3, #48	@ 0x30
 80073e4:	f04f 0901 	mov.w	r9, #1
 80073e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80073ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007598 <_vfiprintf_r+0x21c>
 80073f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073f4:	4623      	mov	r3, r4
 80073f6:	469a      	mov	sl, r3
 80073f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073fc:	b10a      	cbz	r2, 8007402 <_vfiprintf_r+0x86>
 80073fe:	2a25      	cmp	r2, #37	@ 0x25
 8007400:	d1f9      	bne.n	80073f6 <_vfiprintf_r+0x7a>
 8007402:	ebba 0b04 	subs.w	fp, sl, r4
 8007406:	d00b      	beq.n	8007420 <_vfiprintf_r+0xa4>
 8007408:	465b      	mov	r3, fp
 800740a:	4622      	mov	r2, r4
 800740c:	4629      	mov	r1, r5
 800740e:	4630      	mov	r0, r6
 8007410:	f7ff ffa2 	bl	8007358 <__sfputs_r>
 8007414:	3001      	adds	r0, #1
 8007416:	f000 80a7 	beq.w	8007568 <_vfiprintf_r+0x1ec>
 800741a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800741c:	445a      	add	r2, fp
 800741e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007420:	f89a 3000 	ldrb.w	r3, [sl]
 8007424:	2b00      	cmp	r3, #0
 8007426:	f000 809f 	beq.w	8007568 <_vfiprintf_r+0x1ec>
 800742a:	2300      	movs	r3, #0
 800742c:	f04f 32ff 	mov.w	r2, #4294967295
 8007430:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007434:	f10a 0a01 	add.w	sl, sl, #1
 8007438:	9304      	str	r3, [sp, #16]
 800743a:	9307      	str	r3, [sp, #28]
 800743c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007440:	931a      	str	r3, [sp, #104]	@ 0x68
 8007442:	4654      	mov	r4, sl
 8007444:	2205      	movs	r2, #5
 8007446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800744a:	4853      	ldr	r0, [pc, #332]	@ (8007598 <_vfiprintf_r+0x21c>)
 800744c:	f7fe f935 	bl	80056ba <memchr>
 8007450:	9a04      	ldr	r2, [sp, #16]
 8007452:	b9d8      	cbnz	r0, 800748c <_vfiprintf_r+0x110>
 8007454:	06d1      	lsls	r1, r2, #27
 8007456:	bf44      	itt	mi
 8007458:	2320      	movmi	r3, #32
 800745a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800745e:	0713      	lsls	r3, r2, #28
 8007460:	bf44      	itt	mi
 8007462:	232b      	movmi	r3, #43	@ 0x2b
 8007464:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007468:	f89a 3000 	ldrb.w	r3, [sl]
 800746c:	2b2a      	cmp	r3, #42	@ 0x2a
 800746e:	d015      	beq.n	800749c <_vfiprintf_r+0x120>
 8007470:	4654      	mov	r4, sl
 8007472:	2000      	movs	r0, #0
 8007474:	f04f 0c0a 	mov.w	ip, #10
 8007478:	9a07      	ldr	r2, [sp, #28]
 800747a:	4621      	mov	r1, r4
 800747c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007480:	3b30      	subs	r3, #48	@ 0x30
 8007482:	2b09      	cmp	r3, #9
 8007484:	d94b      	bls.n	800751e <_vfiprintf_r+0x1a2>
 8007486:	b1b0      	cbz	r0, 80074b6 <_vfiprintf_r+0x13a>
 8007488:	9207      	str	r2, [sp, #28]
 800748a:	e014      	b.n	80074b6 <_vfiprintf_r+0x13a>
 800748c:	eba0 0308 	sub.w	r3, r0, r8
 8007490:	fa09 f303 	lsl.w	r3, r9, r3
 8007494:	4313      	orrs	r3, r2
 8007496:	46a2      	mov	sl, r4
 8007498:	9304      	str	r3, [sp, #16]
 800749a:	e7d2      	b.n	8007442 <_vfiprintf_r+0xc6>
 800749c:	9b03      	ldr	r3, [sp, #12]
 800749e:	1d19      	adds	r1, r3, #4
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	9103      	str	r1, [sp, #12]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	bfbb      	ittet	lt
 80074a8:	425b      	neglt	r3, r3
 80074aa:	f042 0202 	orrlt.w	r2, r2, #2
 80074ae:	9307      	strge	r3, [sp, #28]
 80074b0:	9307      	strlt	r3, [sp, #28]
 80074b2:	bfb8      	it	lt
 80074b4:	9204      	strlt	r2, [sp, #16]
 80074b6:	7823      	ldrb	r3, [r4, #0]
 80074b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80074ba:	d10a      	bne.n	80074d2 <_vfiprintf_r+0x156>
 80074bc:	7863      	ldrb	r3, [r4, #1]
 80074be:	2b2a      	cmp	r3, #42	@ 0x2a
 80074c0:	d132      	bne.n	8007528 <_vfiprintf_r+0x1ac>
 80074c2:	9b03      	ldr	r3, [sp, #12]
 80074c4:	3402      	adds	r4, #2
 80074c6:	1d1a      	adds	r2, r3, #4
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	9203      	str	r2, [sp, #12]
 80074cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074d0:	9305      	str	r3, [sp, #20]
 80074d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800759c <_vfiprintf_r+0x220>
 80074d6:	2203      	movs	r2, #3
 80074d8:	4650      	mov	r0, sl
 80074da:	7821      	ldrb	r1, [r4, #0]
 80074dc:	f7fe f8ed 	bl	80056ba <memchr>
 80074e0:	b138      	cbz	r0, 80074f2 <_vfiprintf_r+0x176>
 80074e2:	2240      	movs	r2, #64	@ 0x40
 80074e4:	9b04      	ldr	r3, [sp, #16]
 80074e6:	eba0 000a 	sub.w	r0, r0, sl
 80074ea:	4082      	lsls	r2, r0
 80074ec:	4313      	orrs	r3, r2
 80074ee:	3401      	adds	r4, #1
 80074f0:	9304      	str	r3, [sp, #16]
 80074f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074f6:	2206      	movs	r2, #6
 80074f8:	4829      	ldr	r0, [pc, #164]	@ (80075a0 <_vfiprintf_r+0x224>)
 80074fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074fe:	f7fe f8dc 	bl	80056ba <memchr>
 8007502:	2800      	cmp	r0, #0
 8007504:	d03f      	beq.n	8007586 <_vfiprintf_r+0x20a>
 8007506:	4b27      	ldr	r3, [pc, #156]	@ (80075a4 <_vfiprintf_r+0x228>)
 8007508:	bb1b      	cbnz	r3, 8007552 <_vfiprintf_r+0x1d6>
 800750a:	9b03      	ldr	r3, [sp, #12]
 800750c:	3307      	adds	r3, #7
 800750e:	f023 0307 	bic.w	r3, r3, #7
 8007512:	3308      	adds	r3, #8
 8007514:	9303      	str	r3, [sp, #12]
 8007516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007518:	443b      	add	r3, r7
 800751a:	9309      	str	r3, [sp, #36]	@ 0x24
 800751c:	e76a      	b.n	80073f4 <_vfiprintf_r+0x78>
 800751e:	460c      	mov	r4, r1
 8007520:	2001      	movs	r0, #1
 8007522:	fb0c 3202 	mla	r2, ip, r2, r3
 8007526:	e7a8      	b.n	800747a <_vfiprintf_r+0xfe>
 8007528:	2300      	movs	r3, #0
 800752a:	f04f 0c0a 	mov.w	ip, #10
 800752e:	4619      	mov	r1, r3
 8007530:	3401      	adds	r4, #1
 8007532:	9305      	str	r3, [sp, #20]
 8007534:	4620      	mov	r0, r4
 8007536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800753a:	3a30      	subs	r2, #48	@ 0x30
 800753c:	2a09      	cmp	r2, #9
 800753e:	d903      	bls.n	8007548 <_vfiprintf_r+0x1cc>
 8007540:	2b00      	cmp	r3, #0
 8007542:	d0c6      	beq.n	80074d2 <_vfiprintf_r+0x156>
 8007544:	9105      	str	r1, [sp, #20]
 8007546:	e7c4      	b.n	80074d2 <_vfiprintf_r+0x156>
 8007548:	4604      	mov	r4, r0
 800754a:	2301      	movs	r3, #1
 800754c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007550:	e7f0      	b.n	8007534 <_vfiprintf_r+0x1b8>
 8007552:	ab03      	add	r3, sp, #12
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	462a      	mov	r2, r5
 8007558:	4630      	mov	r0, r6
 800755a:	4b13      	ldr	r3, [pc, #76]	@ (80075a8 <_vfiprintf_r+0x22c>)
 800755c:	a904      	add	r1, sp, #16
 800755e:	f7fd fa57 	bl	8004a10 <_printf_float>
 8007562:	4607      	mov	r7, r0
 8007564:	1c78      	adds	r0, r7, #1
 8007566:	d1d6      	bne.n	8007516 <_vfiprintf_r+0x19a>
 8007568:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800756a:	07d9      	lsls	r1, r3, #31
 800756c:	d405      	bmi.n	800757a <_vfiprintf_r+0x1fe>
 800756e:	89ab      	ldrh	r3, [r5, #12]
 8007570:	059a      	lsls	r2, r3, #22
 8007572:	d402      	bmi.n	800757a <_vfiprintf_r+0x1fe>
 8007574:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007576:	f7fe f89f 	bl	80056b8 <__retarget_lock_release_recursive>
 800757a:	89ab      	ldrh	r3, [r5, #12]
 800757c:	065b      	lsls	r3, r3, #25
 800757e:	f53f af1f 	bmi.w	80073c0 <_vfiprintf_r+0x44>
 8007582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007584:	e71e      	b.n	80073c4 <_vfiprintf_r+0x48>
 8007586:	ab03      	add	r3, sp, #12
 8007588:	9300      	str	r3, [sp, #0]
 800758a:	462a      	mov	r2, r5
 800758c:	4630      	mov	r0, r6
 800758e:	4b06      	ldr	r3, [pc, #24]	@ (80075a8 <_vfiprintf_r+0x22c>)
 8007590:	a904      	add	r1, sp, #16
 8007592:	f7fd fcdb 	bl	8004f4c <_printf_i>
 8007596:	e7e4      	b.n	8007562 <_vfiprintf_r+0x1e6>
 8007598:	08007988 	.word	0x08007988
 800759c:	0800798e 	.word	0x0800798e
 80075a0:	08007992 	.word	0x08007992
 80075a4:	08004a11 	.word	0x08004a11
 80075a8:	08007359 	.word	0x08007359

080075ac <_raise_r>:
 80075ac:	291f      	cmp	r1, #31
 80075ae:	b538      	push	{r3, r4, r5, lr}
 80075b0:	4605      	mov	r5, r0
 80075b2:	460c      	mov	r4, r1
 80075b4:	d904      	bls.n	80075c0 <_raise_r+0x14>
 80075b6:	2316      	movs	r3, #22
 80075b8:	6003      	str	r3, [r0, #0]
 80075ba:	f04f 30ff 	mov.w	r0, #4294967295
 80075be:	bd38      	pop	{r3, r4, r5, pc}
 80075c0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80075c2:	b112      	cbz	r2, 80075ca <_raise_r+0x1e>
 80075c4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80075c8:	b94b      	cbnz	r3, 80075de <_raise_r+0x32>
 80075ca:	4628      	mov	r0, r5
 80075cc:	f000 f830 	bl	8007630 <_getpid_r>
 80075d0:	4622      	mov	r2, r4
 80075d2:	4601      	mov	r1, r0
 80075d4:	4628      	mov	r0, r5
 80075d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075da:	f000 b817 	b.w	800760c <_kill_r>
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d00a      	beq.n	80075f8 <_raise_r+0x4c>
 80075e2:	1c59      	adds	r1, r3, #1
 80075e4:	d103      	bne.n	80075ee <_raise_r+0x42>
 80075e6:	2316      	movs	r3, #22
 80075e8:	6003      	str	r3, [r0, #0]
 80075ea:	2001      	movs	r0, #1
 80075ec:	e7e7      	b.n	80075be <_raise_r+0x12>
 80075ee:	2100      	movs	r1, #0
 80075f0:	4620      	mov	r0, r4
 80075f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80075f6:	4798      	blx	r3
 80075f8:	2000      	movs	r0, #0
 80075fa:	e7e0      	b.n	80075be <_raise_r+0x12>

080075fc <raise>:
 80075fc:	4b02      	ldr	r3, [pc, #8]	@ (8007608 <raise+0xc>)
 80075fe:	4601      	mov	r1, r0
 8007600:	6818      	ldr	r0, [r3, #0]
 8007602:	f7ff bfd3 	b.w	80075ac <_raise_r>
 8007606:	bf00      	nop
 8007608:	20000028 	.word	0x20000028

0800760c <_kill_r>:
 800760c:	b538      	push	{r3, r4, r5, lr}
 800760e:	2300      	movs	r3, #0
 8007610:	4d06      	ldr	r5, [pc, #24]	@ (800762c <_kill_r+0x20>)
 8007612:	4604      	mov	r4, r0
 8007614:	4608      	mov	r0, r1
 8007616:	4611      	mov	r1, r2
 8007618:	602b      	str	r3, [r5, #0]
 800761a:	f7fa f9fc 	bl	8001a16 <_kill>
 800761e:	1c43      	adds	r3, r0, #1
 8007620:	d102      	bne.n	8007628 <_kill_r+0x1c>
 8007622:	682b      	ldr	r3, [r5, #0]
 8007624:	b103      	cbz	r3, 8007628 <_kill_r+0x1c>
 8007626:	6023      	str	r3, [r4, #0]
 8007628:	bd38      	pop	{r3, r4, r5, pc}
 800762a:	bf00      	nop
 800762c:	20000468 	.word	0x20000468

08007630 <_getpid_r>:
 8007630:	f7fa b9ea 	b.w	8001a08 <_getpid>

08007634 <_init>:
 8007634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007636:	bf00      	nop
 8007638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800763a:	bc08      	pop	{r3}
 800763c:	469e      	mov	lr, r3
 800763e:	4770      	bx	lr

08007640 <_fini>:
 8007640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007642:	bf00      	nop
 8007644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007646:	bc08      	pop	{r3}
 8007648:	469e      	mov	lr, r3
 800764a:	4770      	bx	lr
