

================================================================
== Vitis HLS Report for 'node3'
================================================================
* Date:           Thu Oct  3 12:33:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   639612|   639612|  2.130 ms|  2.130 ms|  639612|  639612|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop4_loop5  |   639610|   639610|        15|          4|          1|  159900|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      216|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      189|    -|
|Register             |        -|     -|      585|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     4|      971|      981|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U1   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|   3|  386|  416|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_9ns_9ns_9ns_18_4_1_U3  |mac_muladd_9ns_9ns_9ns_18_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v25_U  |node3_v25_RAM_AUTO_1R1W  |        1|  0|   0|    0|   390|   32|     1|        12480|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                         |        1|  0|   0|    0|   390|   32|     1|        12480|
    +-------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_165_p2               |         +|   0|  0|  25|          18|           1|
    |add_ln79_fu_238_p2                 |         +|   0|  0|  16|           9|           1|
    |add_ln80_fu_219_p2                 |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_262                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_271                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_463                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_474                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_478                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln79_fu_159_p2                |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln80_1_fu_224_p2              |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln80_fu_174_p2                |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln85_fu_214_p2                |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln92_fu_203_p2                |      icmp|   0|  0|  16|           9|           8|
    |or_ln79_fu_180_p2                  |        or|   0|  0|   2|           1|           1|
    |grp_fu_133_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln79_1_fu_244_p3            |    select|   0|  0|   9|           1|           9|
    |select_ln79_fu_186_p3              |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 216|         103|          68|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   18|         36|
    |ap_sig_allocacmp_p_load               |  14|          3|   32|         96|
    |ap_sig_allocacmp_v26_load             |   9|          2|    9|         18|
    |ap_sig_allocacmp_v27_load             |   9|          2|    9|         18|
    |empty_fu_70                           |   9|          2|   32|         64|
    |indvar_flatten_fu_66                  |   9|          2|   18|         36|
    |real_start                            |   9|          2|    1|          2|
    |v25_address0                          |  14|          3|    9|         27|
    |v26_fu_62                             |   9|          2|    9|         18|
    |v27_fu_58                             |   9|          2|    9|         18|
    |v41_blk_n                             |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 189|         41|  154|        352|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_fu_70                       |  32|   0|   32|          0|
    |icmp_ln79_reg_338                 |   1|   0|    1|          0|
    |icmp_ln80_1_reg_381               |   1|   0|    1|          0|
    |icmp_ln80_reg_342                 |   1|   0|    1|          0|
    |icmp_ln85_reg_376                 |   1|   0|    1|          0|
    |icmp_ln85_reg_376_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln92_reg_367                 |   1|   0|    1|          0|
    |indvar_flatten_fu_66              |  18|   0|   18|          0|
    |or_ln79_reg_347                   |   1|   0|    1|          0|
    |select_ln79_reg_351               |   9|   0|    9|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v25_addr_reg_390                  |   9|   0|    9|          0|
    |v25_load_reg_400                  |  32|   0|   32|          0|
    |v26_fu_62                         |   9|   0|    9|          0|
    |v27_fu_58                         |   9|   0|    9|          0|
    |v31_reg_415                       |  32|   0|   32|          0|
    |v32_reg_430                       |  32|   0|   32|          0|
    |v34_load_reg_395                  |  32|   0|   32|          0|
    |v36_load_reg_371                  |  32|   0|   32|          0|
    |icmp_ln79_reg_338                 |  64|  32|    1|          0|
    |icmp_ln80_1_reg_381               |  64|  32|    1|          0|
    |icmp_ln92_reg_367                 |  64|  32|    1|          0|
    |or_ln79_reg_347                   |  64|  32|    1|          0|
    |v25_addr_reg_390                  |  64|  32|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 585| 160|  278|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|         node3|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|         node3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|         node3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|         node3|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|         node3|  return value|
|v36_address0        |  out|    9|   ap_memory|           v36|         array|
|v36_ce0             |  out|    1|   ap_memory|           v36|         array|
|v36_q0              |   in|   32|   ap_memory|           v36|         array|
|v34_address0        |  out|   18|   ap_memory|           v34|         array|
|v34_ce0             |  out|    1|   ap_memory|           v34|         array|
|v34_q0              |   in|   32|   ap_memory|           v34|         array|
|v41_din             |  out|   32|     ap_fifo|           v41|       pointer|
|v41_num_data_valid  |   in|   10|     ap_fifo|           v41|       pointer|
|v41_fifo_cap        |   in|   10|     ap_fifo|           v41|       pointer|
|v41_full_n          |   in|    1|     ap_fifo|           v41|       pointer|
|v41_write           |  out|    1|     ap_fifo|           v41|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

