![header](https://capsule-render.vercel.app/api?type=waving&color=gradient&customColorlList=10&height=200&text=KyeongHyun's%20Github&fontSize=50&animation=twinkling&fontAlign=68&fontAlignY=36)

## ğŸŒ About Me
- Hello, I'm Kyeonghyun Seok.
- I'm currently learning **Computer Architecture**, **UVM Verification**.

## ğŸª´ HW Design Projects
- â° [**Smart Watch**](https://github.com/seokkyeong0/Smart_Watch)
</br>  Design and simulation of Smart-Watch.

- ğŸ–¨ï¸ [**RISC-V RV32I Single-Cycle CPU Core**](https://github.com/seokkyeong0/RISC-V_Single_Cycle_CPU)
</br>  Design and simulation of RISC-V RV32I Single-Cycle CPU Core.

- ğŸ’» [**RISC-V RV32I Multi-Cycle CPU Core**](https://github.com/seokkyeong0/RISC-V_Multi_Cycle_CPU)
</br>  Design and simulation of RISC-V RV32I Multi-Cycle CPU Core + AMBA APB Protocol.

- ğŸ–¥ï¸ [**RISC-V RV32I 5-Stage Pipeline CPU Core**]
</br>  Design and simulation of RISC-V RV32I 5-Stage Pipeline CPU Core.

- ğŸ“¬ [**I2C Pseudo EEPROM Simulator**](https://github.com/seokkyeong0/I2C_EEPROM)
</br>  Design and simulation of I2C Pseudo EEPROM Simulator + AMBA AXI-Lite Protocol.

## ğŸª´ HW Verification Projects
- ğŸŒˆ [**UART/SPI/I2C UVM Verification**]
</br>  Design and verification of Serial Communication Procotols.

- ğŸŒˆ [**APB/AXI-Lite UVM Verification**]
</br>  Design and verification of AMBA Procotols.

## ğŸŒ¿ SW Projects

## ğŸŒ¾ ETC
- ğŸ—ƒï¸ [**Verilog Modules**](https://github.com/seokkyeong0/Verilog_Modules)
</br>  Collection of Verilog Modules for quick prototyping.

- ğŸ—ƒï¸ [**Algorithm Practice**](https://github.com/seokkyeong0/Algorithm_Practice)
</br>  C++/Python algorithm practice for problem solving and coding exercises.

## ğŸŒ² Tech Stacks
<div style="display:flex; gap:8px;">
  <img height="30em" src="https://img.shields.io/badge/C-A8B9CC?style=flat&logo=c&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/C++-00599C?style=flat&logo=cplusplus&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/Python-3776AB?style=flat&logo=python&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/Verilog-F37626?style=flat&logoColor=white"/>
  <img height="30em" src="https://img.shields.io/badge/SystemVerilog-EE4C2C?style=flat&logoColor=white"/>
</div>

## ğŸ€ Github Stats
<p align="left">
<img height="165em" src="https://github-readme-stats-lac-six-51.vercel.app/api?username=seokkyeong0&show_icons=true"/>
<img height="165em" src="https://github-readme-stats-lac-six-51.vercel.app/api/top-langs/?username=seokkyeong0&layout=compact&hide=jupyter%20notebook"/>
</p>

## ğŸŒ» Extra-Curricular Activity
[![Solved.ac
í”„ë¡œí•„](http://mazassumnida.wtf/api/v2/generate_badge?boj=seokkyeong0)](https://solved.ac/seokkyeong0)
![mazandi profile](http://mazandi.herokuapp.com/api?handle=seokkyeong0&theme=warm)
