// Seed: 3720856129
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1[1] = 1;
  wire id_2;
  wand id_3 = 1 - (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_29, id_30, id_31, id_32, id_33, id_34, id_35;
  assign id_29 = 1;
  always begin : LABEL_0
    begin : LABEL_0
      id_7 = id_5;
    end
    if (id_7 + 1) wait (id_28[1]) id_7 = 1;
    else if (id_3 - id_18 - &{id_26, id_19, id_23, 1, id_6}) $display;
    if ((1))
      if ("") id_29 <= 1;
      else return 1;
  end
  wor id_36, id_37, id_38, id_39;
  integer id_40, id_41;
  module_0 modCall_1 (id_28);
  assign id_36 = 1 + 1;
  id_42 :
  assert property (@(posedge id_13) id_7)
    `define pp_43 0
  else id_6 = 1;
endmodule
