
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,code,12}                            Premise(F2)
	S3= ICache[addr]={0,code,12}                                Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.Out=>CP0.EPCIn                                       Premise(F4)
	S7= CP0.EPCIn=addr                                          Path(S5,S6)
	S8= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                 Premise(F5)
	S9= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                     Premise(F6)
	S10= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F7)
	S11= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F8)
	S12= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F9)
	S13= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F10)
	S14= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F11)
	S15= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F12)
	S16= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F13)
	S17= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F14)
	S18= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S19= FU.Halt_ID=>CU_ID.Halt                                 Premise(F16)
	S20= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F17)
	S21= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F18)
	S22= FU.Bub_IF=>CU_IF.Bub                                   Premise(F19)
	S23= FU.Halt_IF=>CU_IF.Halt                                 Premise(F20)
	S24= ICache.Hit=>CU_IF.ICacheHit                            Premise(F21)
	S25= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F22)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F23)
	S27= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S28= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F25)
	S29= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F26)
	S30= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F27)
	S31= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F28)
	S32= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F29)
	S33= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F30)
	S34= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F31)
	S35= ICache.Hit=>FU.ICacheHit                               Premise(F32)
	S36= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F33)
	S37= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F34)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F35)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F36)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F37)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F38)
	S42= IMMU.Addr=>IAddrReg.In                                 Premise(F39)
	S43= PC.Out=>ICache.IEA                                     Premise(F40)
	S44= ICache.IEA=addr                                        Path(S5,S43)
	S45= ICache.Hit=ICacheHit(addr)                             ICache-Search(S44)
	S46= ICache.Out={0,code,12}                                 ICache-Search(S44,S3)
	S47= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S45,S24)
	S48= FU.ICacheHit=ICacheHit(addr)                           Path(S45,S35)
	S49= ICache.Out=>ICacheReg.In                               Premise(F41)
	S50= ICacheReg.In={0,code,12}                               Path(S46,S49)
	S51= PC.Out=>IMMU.IEA                                       Premise(F42)
	S52= IMMU.IEA=addr                                          Path(S5,S51)
	S53= CP0.ASID=>IMMU.PID                                     Premise(F43)
	S54= IMMU.PID=pid                                           Path(S4,S53)
	S55= IMMU.Addr={pid,addr}                                   IMMU-Search(S54,S52)
	S56= IAddrReg.In={pid,addr}                                 Path(S55,S42)
	S57= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S54,S52)
	S58= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S57,S25)
	S59= IR_MEM.Out=>IR_DMMU1.In                                Premise(F44)
	S60= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F45)
	S61= IR_ID.Out=>IR_EX.In                                    Premise(F46)
	S62= ICache.Out=>IR_ID.In                                   Premise(F47)
	S63= IR_ID.In={0,code,12}                                   Path(S46,S62)
	S64= ICache.Out=>IR_IMMU.In                                 Premise(F48)
	S65= IR_IMMU.In={0,code,12}                                 Path(S46,S64)
	S66= IR_EX.Out=>IR_MEM.In                                   Premise(F49)
	S67= IR_DMMU2.Out=>IR_WB.In                                 Premise(F50)
	S68= IR_MEM.Out=>IR_WB.In                                   Premise(F51)
	S69= CU_ID.TrapAddr=>PC.In                                  Premise(F52)
	S70= CP0.ASID=>PIDReg.In                                    Premise(F53)
	S71= PIDReg.In=pid                                          Path(S4,S70)
	S72= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F54)
	S73= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F55)
	S74= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F56)
	S75= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F57)
	S76= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F58)
	S77= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F59)
	S78= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F60)
	S79= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F61)
	S80= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F62)
	S81= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F63)
	S82= IR_EX.Out31_26=>CU_EX.Op                               Premise(F64)
	S83= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F65)
	S84= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F66)
	S85= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F67)
	S86= IR_ID.Out31_26=>CU_ID.Op                               Premise(F68)
	S87= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F69)
	S88= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F70)
	S89= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F71)
	S90= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F72)
	S91= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F73)
	S92= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F74)
	S93= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F75)
	S94= IR_WB.Out31_26=>CU_WB.Op                               Premise(F76)
	S95= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F77)
	S96= CtrlPC=0                                               Premise(F78)
	S97= CtrlPCInc=1                                            Premise(F79)
	S98= PC[Out]=addr+4                                         PC-Inc(S1,S96,S97)
	S99= PC[CIA]=addr                                           PC-Inc(S1,S96,S97)
	S100= CtrlASIDIn=0                                          Premise(F80)
	S101= CtrlCP0=0                                             Premise(F81)
	S102= CP0[ASID]=pid                                         CP0-Hold(S0,S101)
	S103= CtrlEPCIn=0                                           Premise(F82)
	S104= CtrlExCodeIn=0                                        Premise(F83)
	S105= CtrlICache=0                                          Premise(F84)
	S106= ICache[addr]={0,code,12}                              ICache-Hold(S3,S105)
	S107= CtrlIMMU=0                                            Premise(F85)
	S108= CtrlIR_DMMU1=0                                        Premise(F86)
	S109= CtrlIR_DMMU2=0                                        Premise(F87)
	S110= CtrlIR_EX=0                                           Premise(F88)
	S111= CtrlIR_ID=1                                           Premise(F89)
	S112= [IR_ID]={0,code,12}                                   IR_ID-Write(S63,S111)
	S113= CtrlIR_IMMU=0                                         Premise(F90)
	S114= CtrlIR_MEM=0                                          Premise(F91)
	S115= CtrlIR_WB=0                                           Premise(F92)
	S116= CtrlIAddrReg=0                                        Premise(F93)
	S117= CtrlIMem=0                                            Premise(F94)
	S118= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S2,S117)
	S119= CtrlICacheReg=0                                       Premise(F95)
	S120= CtrlIRMux=0                                           Premise(F96)
	S121= CtrlPIDReg=0                                          Premise(F97)

ID	S122= PC.Out=addr+4                                         PC-Out(S98)
	S123= PC.CIA=addr                                           PC-Out(S99)
	S124= PC.CIA31_28=addr[31:28]                               PC-Out(S99)
	S125= CP0.ASID=pid                                          CP0-Read-ASID(S102)
	S126= IR_ID.Out={0,code,12}                                 IR-Out(S112)
	S127= IR_ID.Out31_26=0                                      IR-Out(S112)
	S128= IR_ID.Out25_6=code                                    IR-Out(S112)
	S129= IR_ID.Out5_0=12                                       IR-Out(S112)
	S130= PC.Out=>CP0.EPCIn                                     Premise(F192)
	S131= CP0.EPCIn=addr+4                                      Path(S122,S130)
	S132= CP0.ExCodeIn=5'h08                                    Premise(F193)
	S133= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F194)
	S134= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F195)
	S135= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F196)
	S136= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F197)
	S137= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F198)
	S138= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F199)
	S139= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F200)
	S140= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F201)
	S141= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F202)
	S142= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F203)
	S143= FU.Bub_ID=>CU_ID.Bub                                  Premise(F204)
	S144= FU.Halt_ID=>CU_ID.Halt                                Premise(F205)
	S145= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F206)
	S146= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F207)
	S147= FU.Bub_IF=>CU_IF.Bub                                  Premise(F208)
	S148= FU.Halt_IF=>CU_IF.Halt                                Premise(F209)
	S149= ICache.Hit=>CU_IF.ICacheHit                           Premise(F210)
	S150= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F211)
	S151= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F212)
	S152= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F213)
	S153= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F214)
	S154= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F215)
	S155= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F216)
	S156= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F217)
	S157= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F218)
	S158= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F219)
	S159= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F220)
	S160= ICache.Hit=>FU.ICacheHit                              Premise(F221)
	S161= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F222)
	S162= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F223)
	S163= IR_EX.Out=>FU.IR_EX                                   Premise(F224)
	S164= IR_ID.Out=>FU.IR_ID                                   Premise(F225)
	S165= FU.IR_ID={0,code,12}                                  Path(S126,S164)
	S166= IR_MEM.Out=>FU.IR_MEM                                 Premise(F226)
	S167= IR_WB.Out=>FU.IR_WB                                   Premise(F227)
	S168= FU.InID1_RReg=5'b00000                                Premise(F228)
	S169= FU.InID2_RReg=5'b00000                                Premise(F229)
	S170= IMMU.Addr=>IAddrReg.In                                Premise(F230)
	S171= PC.Out=>ICache.IEA                                    Premise(F231)
	S172= ICache.IEA=addr+4                                     Path(S122,S171)
	S173= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S172)
	S174= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S173,S149)
	S175= FU.ICacheHit=ICacheHit(addr+4)                        Path(S173,S160)
	S176= ICache.Out=>ICacheReg.In                              Premise(F232)
	S177= PC.Out=>IMMU.IEA                                      Premise(F233)
	S178= IMMU.IEA=addr+4                                       Path(S122,S177)
	S179= CP0.ASID=>IMMU.PID                                    Premise(F234)
	S180= IMMU.PID=pid                                          Path(S125,S179)
	S181= IMMU.Addr={pid,addr+4}                                IMMU-Search(S180,S178)
	S182= IAddrReg.In={pid,addr+4}                              Path(S181,S170)
	S183= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S180,S178)
	S184= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S183,S150)
	S185= IR_MEM.Out=>IR_DMMU1.In                               Premise(F235)
	S186= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F236)
	S187= IR_ID.Out=>IR_EX.In                                   Premise(F237)
	S188= IR_EX.In={0,code,12}                                  Path(S126,S187)
	S189= ICache.Out=>IR_ID.In                                  Premise(F238)
	S190= ICache.Out=>IR_IMMU.In                                Premise(F239)
	S191= IR_EX.Out=>IR_MEM.In                                  Premise(F240)
	S192= IR_DMMU2.Out=>IR_WB.In                                Premise(F241)
	S193= IR_MEM.Out=>IR_WB.In                                  Premise(F242)
	S194= CU_ID.TrapAddr=>PC.In                                 Premise(F243)
	S195= CP0.ASID=>PIDReg.In                                   Premise(F244)
	S196= PIDReg.In=pid                                         Path(S125,S195)
	S197= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F245)
	S198= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F246)
	S199= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F247)
	S200= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F248)
	S201= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F249)
	S202= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F250)
	S203= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F251)
	S204= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F252)
	S205= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F253)
	S206= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F254)
	S207= IR_EX.Out31_26=>CU_EX.Op                              Premise(F255)
	S208= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F256)
	S209= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F257)
	S210= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F258)
	S211= IR_ID.Out31_26=>CU_ID.Op                              Premise(F259)
	S212= CU_ID.Op=0                                            Path(S127,S211)
	S213= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F260)
	S214= CU_ID.IRFunc=12                                       Path(S129,S213)
	S215= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F261)
	S216= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F262)
	S217= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F263)
	S218= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F264)
	S219= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F265)
	S220= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F266)
	S221= IR_WB.Out31_26=>CU_WB.Op                              Premise(F267)
	S222= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F268)
	S223= CtrlPC=1                                              Premise(F269)
	S224= CtrlPCInc=0                                           Premise(F270)
	S225= PC[CIA]=addr                                          PC-Hold(S99,S224)
	S226= CtrlASIDIn=0                                          Premise(F271)
	S227= CtrlCP0=0                                             Premise(F272)
	S228= CP0[ASID]=pid                                         CP0-Hold(S102,S227)
	S229= CtrlEPCIn=1                                           Premise(F273)
	S230= CP0[EPC]=addr+4                                       CP0-Write-EPC(S131,S229)
	S231= CtrlExCodeIn=1                                        Premise(F274)
	S232= CP0[ExCode]=5'h08                                     CP0-Write-ExCode(S132,S231)
	S233= CtrlICache=0                                          Premise(F275)
	S234= ICache[addr]={0,code,12}                              ICache-Hold(S106,S233)
	S235= CtrlIMMU=0                                            Premise(F276)
	S236= CtrlIR_DMMU1=0                                        Premise(F277)
	S237= CtrlIR_DMMU2=0                                        Premise(F278)
	S238= CtrlIR_EX=1                                           Premise(F279)
	S239= [IR_EX]={0,code,12}                                   IR_EX-Write(S188,S238)
	S240= CtrlIR_ID=0                                           Premise(F280)
	S241= [IR_ID]={0,code,12}                                   IR_ID-Hold(S112,S240)
	S242= CtrlIR_IMMU=0                                         Premise(F281)
	S243= CtrlIR_MEM=0                                          Premise(F282)
	S244= CtrlIR_WB=0                                           Premise(F283)
	S245= CtrlIAddrReg=0                                        Premise(F284)
	S246= CtrlIMem=0                                            Premise(F285)
	S247= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S118,S246)
	S248= CtrlICacheReg=0                                       Premise(F286)
	S249= CtrlIRMux=0                                           Premise(F287)
	S250= CtrlPIDReg=1                                          Premise(F288)
	S251= [PIDReg]=pid                                          PIDReg-Write(S196,S250)

EX	S252= PC.CIA=addr                                           PC-Out(S225)
	S253= PC.CIA31_28=addr[31:28]                               PC-Out(S225)
	S254= CP0.ASID=pid                                          CP0-Read-ASID(S228)
	S255= CP0.EPC=addr+4                                        CP0-Read-EPC(S230)
	S256= IR_EX.Out={0,code,12}                                 IR_EX-Out(S239)
	S257= IR_EX.Out31_26=0                                      IR_EX-Out(S239)
	S258= IR_EX.Out25_6=code                                    IR_EX-Out(S239)
	S259= IR_EX.Out5_0=12                                       IR_EX-Out(S239)
	S260= IR_ID.Out={0,code,12}                                 IR-Out(S241)
	S261= IR_ID.Out31_26=0                                      IR-Out(S241)
	S262= IR_ID.Out25_6=code                                    IR-Out(S241)
	S263= IR_ID.Out5_0=12                                       IR-Out(S241)
	S264= PIDReg.Out=pid                                        PIDReg-Out(S251)
	S265= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S251)
	S266= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S251)
	S267= PC.Out=>CP0.EPCIn                                     Premise(F289)
	S268= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F290)
	S269= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F291)
	S270= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F292)
	S271= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F293)
	S272= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F294)
	S273= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F295)
	S274= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F296)
	S275= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F297)
	S276= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F298)
	S277= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F299)
	S278= FU.Bub_ID=>CU_ID.Bub                                  Premise(F300)
	S279= FU.Halt_ID=>CU_ID.Halt                                Premise(F301)
	S280= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F302)
	S281= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F303)
	S282= FU.Bub_IF=>CU_IF.Bub                                  Premise(F304)
	S283= FU.Halt_IF=>CU_IF.Halt                                Premise(F305)
	S284= ICache.Hit=>CU_IF.ICacheHit                           Premise(F306)
	S285= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F307)
	S286= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F308)
	S287= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F309)
	S288= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F310)
	S289= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F311)
	S290= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F312)
	S291= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F313)
	S292= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F314)
	S293= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F315)
	S294= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F316)
	S295= ICache.Hit=>FU.ICacheHit                              Premise(F317)
	S296= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F318)
	S297= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F319)
	S298= IR_EX.Out=>FU.IR_EX                                   Premise(F320)
	S299= FU.IR_EX={0,code,12}                                  Path(S256,S298)
	S300= IR_ID.Out=>FU.IR_ID                                   Premise(F321)
	S301= FU.IR_ID={0,code,12}                                  Path(S260,S300)
	S302= IR_MEM.Out=>FU.IR_MEM                                 Premise(F322)
	S303= IR_WB.Out=>FU.IR_WB                                   Premise(F323)
	S304= FU.InEX_WReg=5'b00000                                 Premise(F324)
	S305= IMMU.Addr=>IAddrReg.In                                Premise(F325)
	S306= PC.Out=>ICache.IEA                                    Premise(F326)
	S307= ICache.Out=>ICacheReg.In                              Premise(F327)
	S308= PC.Out=>IMMU.IEA                                      Premise(F328)
	S309= CP0.ASID=>IMMU.PID                                    Premise(F329)
	S310= IMMU.PID=pid                                          Path(S254,S309)
	S311= IR_MEM.Out=>IR_DMMU1.In                               Premise(F330)
	S312= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F331)
	S313= IR_ID.Out=>IR_EX.In                                   Premise(F332)
	S314= IR_EX.In={0,code,12}                                  Path(S260,S313)
	S315= ICache.Out=>IR_ID.In                                  Premise(F333)
	S316= ICache.Out=>IR_IMMU.In                                Premise(F334)
	S317= IR_EX.Out=>IR_MEM.In                                  Premise(F335)
	S318= IR_MEM.In={0,code,12}                                 Path(S256,S317)
	S319= IR_DMMU2.Out=>IR_WB.In                                Premise(F336)
	S320= IR_MEM.Out=>IR_WB.In                                  Premise(F337)
	S321= CU_ID.TrapAddr=>PC.In                                 Premise(F338)
	S322= CP0.ASID=>PIDReg.In                                   Premise(F339)
	S323= PIDReg.In=pid                                         Path(S254,S322)
	S324= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F340)
	S325= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F341)
	S326= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F342)
	S327= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F343)
	S328= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F344)
	S329= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F345)
	S330= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F346)
	S331= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F347)
	S332= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F348)
	S333= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F349)
	S334= IR_EX.Out31_26=>CU_EX.Op                              Premise(F350)
	S335= CU_EX.Op=0                                            Path(S257,S334)
	S336= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F351)
	S337= CU_EX.IRFunc=12                                       Path(S259,S336)
	S338= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F352)
	S339= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F353)
	S340= IR_ID.Out31_26=>CU_ID.Op                              Premise(F354)
	S341= CU_ID.Op=0                                            Path(S261,S340)
	S342= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F355)
	S343= CU_ID.IRFunc=12                                       Path(S263,S342)
	S344= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F356)
	S345= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F357)
	S346= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F358)
	S347= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F359)
	S348= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F360)
	S349= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F361)
	S350= IR_WB.Out31_26=>CU_WB.Op                              Premise(F362)
	S351= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F363)
	S352= CtrlPC=0                                              Premise(F364)
	S353= CtrlPCInc=0                                           Premise(F365)
	S354= PC[CIA]=addr                                          PC-Hold(S225,S353)
	S355= CtrlASIDIn=0                                          Premise(F366)
	S356= CtrlCP0=0                                             Premise(F367)
	S357= CP0[ASID]=pid                                         CP0-Hold(S228,S356)
	S358= CP0[EPC]=addr+4                                       CP0-Hold(S230,S356)
	S359= CP0[ExCode]=5'h08                                     CP0-Hold(S232,S356)
	S360= CtrlEPCIn=0                                           Premise(F368)
	S361= CtrlExCodeIn=0                                        Premise(F369)
	S362= CtrlICache=0                                          Premise(F370)
	S363= ICache[addr]={0,code,12}                              ICache-Hold(S234,S362)
	S364= CtrlIMMU=0                                            Premise(F371)
	S365= CtrlIR_DMMU1=0                                        Premise(F372)
	S366= CtrlIR_DMMU2=0                                        Premise(F373)
	S367= CtrlIR_EX=0                                           Premise(F374)
	S368= [IR_EX]={0,code,12}                                   IR_EX-Hold(S239,S367)
	S369= CtrlIR_ID=0                                           Premise(F375)
	S370= [IR_ID]={0,code,12}                                   IR_ID-Hold(S241,S369)
	S371= CtrlIR_IMMU=0                                         Premise(F376)
	S372= CtrlIR_MEM=1                                          Premise(F377)
	S373= [IR_MEM]={0,code,12}                                  IR_MEM-Write(S318,S372)
	S374= CtrlIR_WB=0                                           Premise(F378)
	S375= CtrlIAddrReg=0                                        Premise(F379)
	S376= CtrlIMem=0                                            Premise(F380)
	S377= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S247,S376)
	S378= CtrlICacheReg=0                                       Premise(F381)
	S379= CtrlIRMux=0                                           Premise(F382)
	S380= CtrlPIDReg=0                                          Premise(F383)
	S381= [PIDReg]=pid                                          PIDReg-Hold(S251,S380)

MEM	S382= PC.CIA=addr                                           PC-Out(S354)
	S383= PC.CIA31_28=addr[31:28]                               PC-Out(S354)
	S384= CP0.ASID=pid                                          CP0-Read-ASID(S357)
	S385= CP0.EPC=addr+4                                        CP0-Read-EPC(S358)
	S386= IR_EX.Out={0,code,12}                                 IR_EX-Out(S368)
	S387= IR_EX.Out31_26=0                                      IR_EX-Out(S368)
	S388= IR_EX.Out25_6=code                                    IR_EX-Out(S368)
	S389= IR_EX.Out5_0=12                                       IR_EX-Out(S368)
	S390= IR_ID.Out={0,code,12}                                 IR-Out(S370)
	S391= IR_ID.Out31_26=0                                      IR-Out(S370)
	S392= IR_ID.Out25_6=code                                    IR-Out(S370)
	S393= IR_ID.Out5_0=12                                       IR-Out(S370)
	S394= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S373)
	S395= IR_MEM.Out31_26=0                                     IR_MEM-Out(S373)
	S396= IR_MEM.Out25_6=code                                   IR_MEM-Out(S373)
	S397= IR_MEM.Out5_0=12                                      IR_MEM-Out(S373)
	S398= PIDReg.Out=pid                                        PIDReg-Out(S381)
	S399= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S381)
	S400= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S381)
	S401= PC.Out=>CP0.EPCIn                                     Premise(F384)
	S402= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F385)
	S403= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F386)
	S404= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F387)
	S405= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F388)
	S406= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F389)
	S407= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F390)
	S408= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F391)
	S409= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F392)
	S410= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F393)
	S411= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F394)
	S412= FU.Bub_ID=>CU_ID.Bub                                  Premise(F395)
	S413= FU.Halt_ID=>CU_ID.Halt                                Premise(F396)
	S414= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F397)
	S415= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F398)
	S416= FU.Bub_IF=>CU_IF.Bub                                  Premise(F399)
	S417= FU.Halt_IF=>CU_IF.Halt                                Premise(F400)
	S418= ICache.Hit=>CU_IF.ICacheHit                           Premise(F401)
	S419= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F402)
	S420= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F403)
	S421= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F404)
	S422= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F405)
	S423= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F406)
	S424= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F407)
	S425= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F408)
	S426= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F409)
	S427= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F410)
	S428= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F411)
	S429= ICache.Hit=>FU.ICacheHit                              Premise(F412)
	S430= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F413)
	S431= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F414)
	S432= IR_EX.Out=>FU.IR_EX                                   Premise(F415)
	S433= FU.IR_EX={0,code,12}                                  Path(S386,S432)
	S434= IR_ID.Out=>FU.IR_ID                                   Premise(F416)
	S435= FU.IR_ID={0,code,12}                                  Path(S390,S434)
	S436= IR_MEM.Out=>FU.IR_MEM                                 Premise(F417)
	S437= FU.IR_MEM={0,code,12}                                 Path(S394,S436)
	S438= IR_WB.Out=>FU.IR_WB                                   Premise(F418)
	S439= FU.InMEM_WReg=5'b00000                                Premise(F419)
	S440= IMMU.Addr=>IAddrReg.In                                Premise(F420)
	S441= PC.Out=>ICache.IEA                                    Premise(F421)
	S442= ICache.Out=>ICacheReg.In                              Premise(F422)
	S443= PC.Out=>IMMU.IEA                                      Premise(F423)
	S444= CP0.ASID=>IMMU.PID                                    Premise(F424)
	S445= IMMU.PID=pid                                          Path(S384,S444)
	S446= IR_MEM.Out=>IR_DMMU1.In                               Premise(F425)
	S447= IR_DMMU1.In={0,code,12}                               Path(S394,S446)
	S448= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F426)
	S449= IR_ID.Out=>IR_EX.In                                   Premise(F427)
	S450= IR_EX.In={0,code,12}                                  Path(S390,S449)
	S451= ICache.Out=>IR_ID.In                                  Premise(F428)
	S452= ICache.Out=>IR_IMMU.In                                Premise(F429)
	S453= IR_EX.Out=>IR_MEM.In                                  Premise(F430)
	S454= IR_MEM.In={0,code,12}                                 Path(S386,S453)
	S455= IR_DMMU2.Out=>IR_WB.In                                Premise(F431)
	S456= IR_MEM.Out=>IR_WB.In                                  Premise(F432)
	S457= IR_WB.In={0,code,12}                                  Path(S394,S456)
	S458= CU_ID.TrapAddr=>PC.In                                 Premise(F433)
	S459= CP0.ASID=>PIDReg.In                                   Premise(F434)
	S460= PIDReg.In=pid                                         Path(S384,S459)
	S461= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F435)
	S462= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F436)
	S463= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F437)
	S464= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F438)
	S465= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F439)
	S466= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F440)
	S467= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F441)
	S468= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F442)
	S469= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F443)
	S470= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F444)
	S471= IR_EX.Out31_26=>CU_EX.Op                              Premise(F445)
	S472= CU_EX.Op=0                                            Path(S387,S471)
	S473= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F446)
	S474= CU_EX.IRFunc=12                                       Path(S389,S473)
	S475= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F447)
	S476= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F448)
	S477= IR_ID.Out31_26=>CU_ID.Op                              Premise(F449)
	S478= CU_ID.Op=0                                            Path(S391,S477)
	S479= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F450)
	S480= CU_ID.IRFunc=12                                       Path(S393,S479)
	S481= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F451)
	S482= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F452)
	S483= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F453)
	S484= CU_MEM.Op=0                                           Path(S395,S483)
	S485= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F454)
	S486= CU_MEM.IRFunc=12                                      Path(S397,S485)
	S487= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F455)
	S488= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F456)
	S489= IR_WB.Out31_26=>CU_WB.Op                              Premise(F457)
	S490= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F458)
	S491= CtrlPC=0                                              Premise(F459)
	S492= CtrlPCInc=0                                           Premise(F460)
	S493= PC[CIA]=addr                                          PC-Hold(S354,S492)
	S494= CtrlASIDIn=0                                          Premise(F461)
	S495= CtrlCP0=0                                             Premise(F462)
	S496= CP0[ASID]=pid                                         CP0-Hold(S357,S495)
	S497= CP0[EPC]=addr+4                                       CP0-Hold(S358,S495)
	S498= CP0[ExCode]=5'h08                                     CP0-Hold(S359,S495)
	S499= CtrlEPCIn=0                                           Premise(F463)
	S500= CtrlExCodeIn=0                                        Premise(F464)
	S501= CtrlICache=0                                          Premise(F465)
	S502= ICache[addr]={0,code,12}                              ICache-Hold(S363,S501)
	S503= CtrlIMMU=0                                            Premise(F466)
	S504= CtrlIR_DMMU1=1                                        Premise(F467)
	S505= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Write(S447,S504)
	S506= CtrlIR_DMMU2=0                                        Premise(F468)
	S507= CtrlIR_EX=0                                           Premise(F469)
	S508= [IR_EX]={0,code,12}                                   IR_EX-Hold(S368,S507)
	S509= CtrlIR_ID=0                                           Premise(F470)
	S510= [IR_ID]={0,code,12}                                   IR_ID-Hold(S370,S509)
	S511= CtrlIR_IMMU=0                                         Premise(F471)
	S512= CtrlIR_MEM=0                                          Premise(F472)
	S513= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S373,S512)
	S514= CtrlIR_WB=1                                           Premise(F473)
	S515= [IR_WB]={0,code,12}                                   IR_WB-Write(S457,S514)
	S516= CtrlIAddrReg=0                                        Premise(F474)
	S517= CtrlIMem=0                                            Premise(F475)
	S518= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S377,S517)
	S519= CtrlICacheReg=0                                       Premise(F476)
	S520= CtrlIRMux=0                                           Premise(F477)
	S521= CtrlPIDReg=0                                          Premise(F478)
	S522= [PIDReg]=pid                                          PIDReg-Hold(S381,S521)

DMMU1	S523= PC.CIA=addr                                           PC-Out(S493)
	S524= PC.CIA31_28=addr[31:28]                               PC-Out(S493)
	S525= CP0.ASID=pid                                          CP0-Read-ASID(S496)
	S526= CP0.EPC=addr+4                                        CP0-Read-EPC(S497)
	S527= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S505)
	S528= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S505)
	S529= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S505)
	S530= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S505)
	S531= IR_EX.Out={0,code,12}                                 IR_EX-Out(S508)
	S532= IR_EX.Out31_26=0                                      IR_EX-Out(S508)
	S533= IR_EX.Out25_6=code                                    IR_EX-Out(S508)
	S534= IR_EX.Out5_0=12                                       IR_EX-Out(S508)
	S535= IR_ID.Out={0,code,12}                                 IR-Out(S510)
	S536= IR_ID.Out31_26=0                                      IR-Out(S510)
	S537= IR_ID.Out25_6=code                                    IR-Out(S510)
	S538= IR_ID.Out5_0=12                                       IR-Out(S510)
	S539= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S513)
	S540= IR_MEM.Out31_26=0                                     IR_MEM-Out(S513)
	S541= IR_MEM.Out25_6=code                                   IR_MEM-Out(S513)
	S542= IR_MEM.Out5_0=12                                      IR_MEM-Out(S513)
	S543= IR_WB.Out={0,code,12}                                 IR-Out(S515)
	S544= IR_WB.Out31_26=0                                      IR-Out(S515)
	S545= IR_WB.Out25_6=code                                    IR-Out(S515)
	S546= IR_WB.Out5_0=12                                       IR-Out(S515)
	S547= PIDReg.Out=pid                                        PIDReg-Out(S522)
	S548= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S522)
	S549= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S522)
	S550= PC.Out=>CP0.EPCIn                                     Premise(F479)
	S551= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F480)
	S552= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F481)
	S553= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F482)
	S554= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F483)
	S555= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F484)
	S556= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F485)
	S557= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F486)
	S558= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F487)
	S559= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F488)
	S560= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F489)
	S561= FU.Bub_ID=>CU_ID.Bub                                  Premise(F490)
	S562= FU.Halt_ID=>CU_ID.Halt                                Premise(F491)
	S563= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F492)
	S564= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F493)
	S565= FU.Bub_IF=>CU_IF.Bub                                  Premise(F494)
	S566= FU.Halt_IF=>CU_IF.Halt                                Premise(F495)
	S567= ICache.Hit=>CU_IF.ICacheHit                           Premise(F496)
	S568= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F497)
	S569= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F498)
	S570= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F499)
	S571= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F500)
	S572= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F501)
	S573= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F502)
	S574= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F503)
	S575= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F504)
	S576= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F505)
	S577= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F506)
	S578= ICache.Hit=>FU.ICacheHit                              Premise(F507)
	S579= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F508)
	S580= FU.IR_DMMU1={0,code,12}                               Path(S527,S579)
	S581= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F509)
	S582= IR_EX.Out=>FU.IR_EX                                   Premise(F510)
	S583= FU.IR_EX={0,code,12}                                  Path(S531,S582)
	S584= IR_ID.Out=>FU.IR_ID                                   Premise(F511)
	S585= FU.IR_ID={0,code,12}                                  Path(S535,S584)
	S586= IR_MEM.Out=>FU.IR_MEM                                 Premise(F512)
	S587= FU.IR_MEM={0,code,12}                                 Path(S539,S586)
	S588= IR_WB.Out=>FU.IR_WB                                   Premise(F513)
	S589= FU.IR_WB={0,code,12}                                  Path(S543,S588)
	S590= FU.InDMMU1_WReg=5'b00000                              Premise(F514)
	S591= IMMU.Addr=>IAddrReg.In                                Premise(F515)
	S592= PC.Out=>ICache.IEA                                    Premise(F516)
	S593= ICache.Out=>ICacheReg.In                              Premise(F517)
	S594= PC.Out=>IMMU.IEA                                      Premise(F518)
	S595= CP0.ASID=>IMMU.PID                                    Premise(F519)
	S596= IMMU.PID=pid                                          Path(S525,S595)
	S597= IR_MEM.Out=>IR_DMMU1.In                               Premise(F520)
	S598= IR_DMMU1.In={0,code,12}                               Path(S539,S597)
	S599= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F521)
	S600= IR_DMMU2.In={0,code,12}                               Path(S527,S599)
	S601= IR_ID.Out=>IR_EX.In                                   Premise(F522)
	S602= IR_EX.In={0,code,12}                                  Path(S535,S601)
	S603= ICache.Out=>IR_ID.In                                  Premise(F523)
	S604= ICache.Out=>IR_IMMU.In                                Premise(F524)
	S605= IR_EX.Out=>IR_MEM.In                                  Premise(F525)
	S606= IR_MEM.In={0,code,12}                                 Path(S531,S605)
	S607= IR_DMMU2.Out=>IR_WB.In                                Premise(F526)
	S608= IR_MEM.Out=>IR_WB.In                                  Premise(F527)
	S609= IR_WB.In={0,code,12}                                  Path(S539,S608)
	S610= CU_ID.TrapAddr=>PC.In                                 Premise(F528)
	S611= CP0.ASID=>PIDReg.In                                   Premise(F529)
	S612= PIDReg.In=pid                                         Path(S525,S611)
	S613= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F530)
	S614= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F531)
	S615= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F532)
	S616= CU_DMMU1.Op=0                                         Path(S528,S615)
	S617= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F533)
	S618= CU_DMMU1.IRFunc=12                                    Path(S530,S617)
	S619= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F534)
	S620= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F535)
	S621= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F536)
	S622= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F537)
	S623= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F538)
	S624= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F539)
	S625= IR_EX.Out31_26=>CU_EX.Op                              Premise(F540)
	S626= CU_EX.Op=0                                            Path(S532,S625)
	S627= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F541)
	S628= CU_EX.IRFunc=12                                       Path(S534,S627)
	S629= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F542)
	S630= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F543)
	S631= IR_ID.Out31_26=>CU_ID.Op                              Premise(F544)
	S632= CU_ID.Op=0                                            Path(S536,S631)
	S633= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F545)
	S634= CU_ID.IRFunc=12                                       Path(S538,S633)
	S635= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F546)
	S636= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F547)
	S637= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F548)
	S638= CU_MEM.Op=0                                           Path(S540,S637)
	S639= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F549)
	S640= CU_MEM.IRFunc=12                                      Path(S542,S639)
	S641= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F550)
	S642= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F551)
	S643= IR_WB.Out31_26=>CU_WB.Op                              Premise(F552)
	S644= CU_WB.Op=0                                            Path(S544,S643)
	S645= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F553)
	S646= CU_WB.IRFunc=12                                       Path(S546,S645)
	S647= CtrlPC=0                                              Premise(F554)
	S648= CtrlPCInc=0                                           Premise(F555)
	S649= PC[CIA]=addr                                          PC-Hold(S493,S648)
	S650= CtrlASIDIn=0                                          Premise(F556)
	S651= CtrlCP0=0                                             Premise(F557)
	S652= CP0[ASID]=pid                                         CP0-Hold(S496,S651)
	S653= CP0[EPC]=addr+4                                       CP0-Hold(S497,S651)
	S654= CP0[ExCode]=5'h08                                     CP0-Hold(S498,S651)
	S655= CtrlEPCIn=0                                           Premise(F558)
	S656= CtrlExCodeIn=0                                        Premise(F559)
	S657= CtrlICache=0                                          Premise(F560)
	S658= ICache[addr]={0,code,12}                              ICache-Hold(S502,S657)
	S659= CtrlIMMU=0                                            Premise(F561)
	S660= CtrlIR_DMMU1=0                                        Premise(F562)
	S661= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S505,S660)
	S662= CtrlIR_DMMU2=1                                        Premise(F563)
	S663= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Write(S600,S662)
	S664= CtrlIR_EX=0                                           Premise(F564)
	S665= [IR_EX]={0,code,12}                                   IR_EX-Hold(S508,S664)
	S666= CtrlIR_ID=0                                           Premise(F565)
	S667= [IR_ID]={0,code,12}                                   IR_ID-Hold(S510,S666)
	S668= CtrlIR_IMMU=0                                         Premise(F566)
	S669= CtrlIR_MEM=0                                          Premise(F567)
	S670= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S513,S669)
	S671= CtrlIR_WB=0                                           Premise(F568)
	S672= [IR_WB]={0,code,12}                                   IR_WB-Hold(S515,S671)
	S673= CtrlIAddrReg=0                                        Premise(F569)
	S674= CtrlIMem=0                                            Premise(F570)
	S675= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S518,S674)
	S676= CtrlICacheReg=0                                       Premise(F571)
	S677= CtrlIRMux=0                                           Premise(F572)
	S678= CtrlPIDReg=0                                          Premise(F573)
	S679= [PIDReg]=pid                                          PIDReg-Hold(S522,S678)

DMMU2	S680= PC.CIA=addr                                           PC-Out(S649)
	S681= PC.CIA31_28=addr[31:28]                               PC-Out(S649)
	S682= CP0.ASID=pid                                          CP0-Read-ASID(S652)
	S683= CP0.EPC=addr+4                                        CP0-Read-EPC(S653)
	S684= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S661)
	S685= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S661)
	S686= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S661)
	S687= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S661)
	S688= IR_DMMU2.Out={0,code,12}                              IR_DMMU2-Out(S663)
	S689= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S663)
	S690= IR_DMMU2.Out25_6=code                                 IR_DMMU2-Out(S663)
	S691= IR_DMMU2.Out5_0=12                                    IR_DMMU2-Out(S663)
	S692= IR_EX.Out={0,code,12}                                 IR_EX-Out(S665)
	S693= IR_EX.Out31_26=0                                      IR_EX-Out(S665)
	S694= IR_EX.Out25_6=code                                    IR_EX-Out(S665)
	S695= IR_EX.Out5_0=12                                       IR_EX-Out(S665)
	S696= IR_ID.Out={0,code,12}                                 IR-Out(S667)
	S697= IR_ID.Out31_26=0                                      IR-Out(S667)
	S698= IR_ID.Out25_6=code                                    IR-Out(S667)
	S699= IR_ID.Out5_0=12                                       IR-Out(S667)
	S700= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S670)
	S701= IR_MEM.Out31_26=0                                     IR_MEM-Out(S670)
	S702= IR_MEM.Out25_6=code                                   IR_MEM-Out(S670)
	S703= IR_MEM.Out5_0=12                                      IR_MEM-Out(S670)
	S704= IR_WB.Out={0,code,12}                                 IR-Out(S672)
	S705= IR_WB.Out31_26=0                                      IR-Out(S672)
	S706= IR_WB.Out25_6=code                                    IR-Out(S672)
	S707= IR_WB.Out5_0=12                                       IR-Out(S672)
	S708= PIDReg.Out=pid                                        PIDReg-Out(S679)
	S709= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S679)
	S710= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S679)
	S711= PC.Out=>CP0.EPCIn                                     Premise(F574)
	S712= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F575)
	S713= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F576)
	S714= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F577)
	S715= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F578)
	S716= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F579)
	S717= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F580)
	S718= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F581)
	S719= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F582)
	S720= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F583)
	S721= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F584)
	S722= FU.Bub_ID=>CU_ID.Bub                                  Premise(F585)
	S723= FU.Halt_ID=>CU_ID.Halt                                Premise(F586)
	S724= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F587)
	S725= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F588)
	S726= FU.Bub_IF=>CU_IF.Bub                                  Premise(F589)
	S727= FU.Halt_IF=>CU_IF.Halt                                Premise(F590)
	S728= ICache.Hit=>CU_IF.ICacheHit                           Premise(F591)
	S729= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F592)
	S730= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F593)
	S731= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F594)
	S732= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F595)
	S733= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F596)
	S734= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F597)
	S735= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F598)
	S736= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F599)
	S737= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F600)
	S738= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F601)
	S739= ICache.Hit=>FU.ICacheHit                              Premise(F602)
	S740= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F603)
	S741= FU.IR_DMMU1={0,code,12}                               Path(S684,S740)
	S742= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F604)
	S743= FU.IR_DMMU2={0,code,12}                               Path(S688,S742)
	S744= IR_EX.Out=>FU.IR_EX                                   Premise(F605)
	S745= FU.IR_EX={0,code,12}                                  Path(S692,S744)
	S746= IR_ID.Out=>FU.IR_ID                                   Premise(F606)
	S747= FU.IR_ID={0,code,12}                                  Path(S696,S746)
	S748= IR_MEM.Out=>FU.IR_MEM                                 Premise(F607)
	S749= FU.IR_MEM={0,code,12}                                 Path(S700,S748)
	S750= IR_WB.Out=>FU.IR_WB                                   Premise(F608)
	S751= FU.IR_WB={0,code,12}                                  Path(S704,S750)
	S752= FU.InDMMU2_WReg=5'b00000                              Premise(F609)
	S753= IMMU.Addr=>IAddrReg.In                                Premise(F610)
	S754= PC.Out=>ICache.IEA                                    Premise(F611)
	S755= ICache.Out=>ICacheReg.In                              Premise(F612)
	S756= PC.Out=>IMMU.IEA                                      Premise(F613)
	S757= CP0.ASID=>IMMU.PID                                    Premise(F614)
	S758= IMMU.PID=pid                                          Path(S682,S757)
	S759= IR_MEM.Out=>IR_DMMU1.In                               Premise(F615)
	S760= IR_DMMU1.In={0,code,12}                               Path(S700,S759)
	S761= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F616)
	S762= IR_DMMU2.In={0,code,12}                               Path(S684,S761)
	S763= IR_ID.Out=>IR_EX.In                                   Premise(F617)
	S764= IR_EX.In={0,code,12}                                  Path(S696,S763)
	S765= ICache.Out=>IR_ID.In                                  Premise(F618)
	S766= ICache.Out=>IR_IMMU.In                                Premise(F619)
	S767= IR_EX.Out=>IR_MEM.In                                  Premise(F620)
	S768= IR_MEM.In={0,code,12}                                 Path(S692,S767)
	S769= IR_DMMU2.Out=>IR_WB.In                                Premise(F621)
	S770= IR_WB.In={0,code,12}                                  Path(S688,S769)
	S771= IR_MEM.Out=>IR_WB.In                                  Premise(F622)
	S772= CU_ID.TrapAddr=>PC.In                                 Premise(F623)
	S773= CP0.ASID=>PIDReg.In                                   Premise(F624)
	S774= PIDReg.In=pid                                         Path(S682,S773)
	S775= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F625)
	S776= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F626)
	S777= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F627)
	S778= CU_DMMU1.Op=0                                         Path(S685,S777)
	S779= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F628)
	S780= CU_DMMU1.IRFunc=12                                    Path(S687,S779)
	S781= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F629)
	S782= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F630)
	S783= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F631)
	S784= CU_DMMU2.Op=0                                         Path(S689,S783)
	S785= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F632)
	S786= CU_DMMU2.IRFunc=12                                    Path(S691,S785)
	S787= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F633)
	S788= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F634)
	S789= IR_EX.Out31_26=>CU_EX.Op                              Premise(F635)
	S790= CU_EX.Op=0                                            Path(S693,S789)
	S791= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F636)
	S792= CU_EX.IRFunc=12                                       Path(S695,S791)
	S793= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F637)
	S794= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F638)
	S795= IR_ID.Out31_26=>CU_ID.Op                              Premise(F639)
	S796= CU_ID.Op=0                                            Path(S697,S795)
	S797= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F640)
	S798= CU_ID.IRFunc=12                                       Path(S699,S797)
	S799= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F641)
	S800= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F642)
	S801= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F643)
	S802= CU_MEM.Op=0                                           Path(S701,S801)
	S803= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F644)
	S804= CU_MEM.IRFunc=12                                      Path(S703,S803)
	S805= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F645)
	S806= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F646)
	S807= IR_WB.Out31_26=>CU_WB.Op                              Premise(F647)
	S808= CU_WB.Op=0                                            Path(S705,S807)
	S809= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F648)
	S810= CU_WB.IRFunc=12                                       Path(S707,S809)
	S811= CtrlPC=0                                              Premise(F649)
	S812= CtrlPCInc=0                                           Premise(F650)
	S813= PC[CIA]=addr                                          PC-Hold(S649,S812)
	S814= CtrlASIDIn=0                                          Premise(F651)
	S815= CtrlCP0=0                                             Premise(F652)
	S816= CP0[ASID]=pid                                         CP0-Hold(S652,S815)
	S817= CP0[EPC]=addr+4                                       CP0-Hold(S653,S815)
	S818= CP0[ExCode]=5'h08                                     CP0-Hold(S654,S815)
	S819= CtrlEPCIn=0                                           Premise(F653)
	S820= CtrlExCodeIn=0                                        Premise(F654)
	S821= CtrlICache=0                                          Premise(F655)
	S822= ICache[addr]={0,code,12}                              ICache-Hold(S658,S821)
	S823= CtrlIMMU=0                                            Premise(F656)
	S824= CtrlIR_DMMU1=0                                        Premise(F657)
	S825= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S661,S824)
	S826= CtrlIR_DMMU2=0                                        Premise(F658)
	S827= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S663,S826)
	S828= CtrlIR_EX=0                                           Premise(F659)
	S829= [IR_EX]={0,code,12}                                   IR_EX-Hold(S665,S828)
	S830= CtrlIR_ID=0                                           Premise(F660)
	S831= [IR_ID]={0,code,12}                                   IR_ID-Hold(S667,S830)
	S832= CtrlIR_IMMU=0                                         Premise(F661)
	S833= CtrlIR_MEM=0                                          Premise(F662)
	S834= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S670,S833)
	S835= CtrlIR_WB=1                                           Premise(F663)
	S836= [IR_WB]={0,code,12}                                   IR_WB-Write(S770,S835)
	S837= CtrlIAddrReg=0                                        Premise(F664)
	S838= CtrlIMem=0                                            Premise(F665)
	S839= IMem[{pid,addr}]={0,code,12}                          IMem-Hold(S675,S838)
	S840= CtrlICacheReg=0                                       Premise(F666)
	S841= CtrlIRMux=0                                           Premise(F667)
	S842= CtrlPIDReg=0                                          Premise(F668)
	S843= [PIDReg]=pid                                          PIDReg-Hold(S679,S842)

WB	S844= PC.CIA=addr                                           PC-Out(S813)
	S845= PC.CIA31_28=addr[31:28]                               PC-Out(S813)
	S846= CP0.ASID=pid                                          CP0-Read-ASID(S816)
	S847= CP0.EPC=addr+4                                        CP0-Read-EPC(S817)
	S848= IR_DMMU1.Out={0,code,12}                              IR_DMMU1-Out(S825)
	S849= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S825)
	S850= IR_DMMU1.Out25_6=code                                 IR_DMMU1-Out(S825)
	S851= IR_DMMU1.Out5_0=12                                    IR_DMMU1-Out(S825)
	S852= IR_DMMU2.Out={0,code,12}                              IR_DMMU2-Out(S827)
	S853= IR_DMMU2.Out31_26=0                                   IR_DMMU2-Out(S827)
	S854= IR_DMMU2.Out25_6=code                                 IR_DMMU2-Out(S827)
	S855= IR_DMMU2.Out5_0=12                                    IR_DMMU2-Out(S827)
	S856= IR_EX.Out={0,code,12}                                 IR_EX-Out(S829)
	S857= IR_EX.Out31_26=0                                      IR_EX-Out(S829)
	S858= IR_EX.Out25_6=code                                    IR_EX-Out(S829)
	S859= IR_EX.Out5_0=12                                       IR_EX-Out(S829)
	S860= IR_ID.Out={0,code,12}                                 IR-Out(S831)
	S861= IR_ID.Out31_26=0                                      IR-Out(S831)
	S862= IR_ID.Out25_6=code                                    IR-Out(S831)
	S863= IR_ID.Out5_0=12                                       IR-Out(S831)
	S864= IR_MEM.Out={0,code,12}                                IR_MEM-Out(S834)
	S865= IR_MEM.Out31_26=0                                     IR_MEM-Out(S834)
	S866= IR_MEM.Out25_6=code                                   IR_MEM-Out(S834)
	S867= IR_MEM.Out5_0=12                                      IR_MEM-Out(S834)
	S868= IR_WB.Out={0,code,12}                                 IR-Out(S836)
	S869= IR_WB.Out31_26=0                                      IR-Out(S836)
	S870= IR_WB.Out25_6=code                                    IR-Out(S836)
	S871= IR_WB.Out5_0=12                                       IR-Out(S836)
	S872= PIDReg.Out=pid                                        PIDReg-Out(S843)
	S873= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S843)
	S874= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S843)
	S875= PC.Out=>CP0.EPCIn                                     Premise(F669)
	S876= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F670)
	S877= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F671)
	S878= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F672)
	S879= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F673)
	S880= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F674)
	S881= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F675)
	S882= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F676)
	S883= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F677)
	S884= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F678)
	S885= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F679)
	S886= FU.Bub_ID=>CU_ID.Bub                                  Premise(F680)
	S887= FU.Halt_ID=>CU_ID.Halt                                Premise(F681)
	S888= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F682)
	S889= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F683)
	S890= FU.Bub_IF=>CU_IF.Bub                                  Premise(F684)
	S891= FU.Halt_IF=>CU_IF.Halt                                Premise(F685)
	S892= ICache.Hit=>CU_IF.ICacheHit                           Premise(F686)
	S893= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F687)
	S894= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F688)
	S895= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F689)
	S896= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F690)
	S897= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F691)
	S898= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F692)
	S899= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F693)
	S900= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F694)
	S901= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F695)
	S902= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F696)
	S903= ICache.Hit=>FU.ICacheHit                              Premise(F697)
	S904= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F698)
	S905= FU.IR_DMMU1={0,code,12}                               Path(S848,S904)
	S906= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F699)
	S907= FU.IR_DMMU2={0,code,12}                               Path(S852,S906)
	S908= IR_EX.Out=>FU.IR_EX                                   Premise(F700)
	S909= FU.IR_EX={0,code,12}                                  Path(S856,S908)
	S910= IR_ID.Out=>FU.IR_ID                                   Premise(F701)
	S911= FU.IR_ID={0,code,12}                                  Path(S860,S910)
	S912= IR_MEM.Out=>FU.IR_MEM                                 Premise(F702)
	S913= FU.IR_MEM={0,code,12}                                 Path(S864,S912)
	S914= IR_WB.Out=>FU.IR_WB                                   Premise(F703)
	S915= FU.IR_WB={0,code,12}                                  Path(S868,S914)
	S916= FU.InWB_WReg=5'b00000                                 Premise(F704)
	S917= IMMU.Addr=>IAddrReg.In                                Premise(F705)
	S918= PC.Out=>ICache.IEA                                    Premise(F706)
	S919= ICache.Out=>ICacheReg.In                              Premise(F707)
	S920= PC.Out=>IMMU.IEA                                      Premise(F708)
	S921= CP0.ASID=>IMMU.PID                                    Premise(F709)
	S922= IMMU.PID=pid                                          Path(S846,S921)
	S923= IR_MEM.Out=>IR_DMMU1.In                               Premise(F710)
	S924= IR_DMMU1.In={0,code,12}                               Path(S864,S923)
	S925= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F711)
	S926= IR_DMMU2.In={0,code,12}                               Path(S848,S925)
	S927= IR_ID.Out=>IR_EX.In                                   Premise(F712)
	S928= IR_EX.In={0,code,12}                                  Path(S860,S927)
	S929= ICache.Out=>IR_ID.In                                  Premise(F713)
	S930= ICache.Out=>IR_IMMU.In                                Premise(F714)
	S931= IR_EX.Out=>IR_MEM.In                                  Premise(F715)
	S932= IR_MEM.In={0,code,12}                                 Path(S856,S931)
	S933= IR_DMMU2.Out=>IR_WB.In                                Premise(F716)
	S934= IR_WB.In={0,code,12}                                  Path(S852,S933)
	S935= IR_MEM.Out=>IR_WB.In                                  Premise(F717)
	S936= CU_ID.TrapAddr=>PC.In                                 Premise(F718)
	S937= CP0.ASID=>PIDReg.In                                   Premise(F719)
	S938= PIDReg.In=pid                                         Path(S846,S937)
	S939= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F720)
	S940= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F721)
	S941= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F722)
	S942= CU_DMMU1.Op=0                                         Path(S849,S941)
	S943= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F723)
	S944= CU_DMMU1.IRFunc=12                                    Path(S851,S943)
	S945= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F724)
	S946= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F725)
	S947= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F726)
	S948= CU_DMMU2.Op=0                                         Path(S853,S947)
	S949= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F727)
	S950= CU_DMMU2.IRFunc=12                                    Path(S855,S949)
	S951= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F728)
	S952= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F729)
	S953= IR_EX.Out31_26=>CU_EX.Op                              Premise(F730)
	S954= CU_EX.Op=0                                            Path(S857,S953)
	S955= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F731)
	S956= CU_EX.IRFunc=12                                       Path(S859,S955)
	S957= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F732)
	S958= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F733)
	S959= IR_ID.Out31_26=>CU_ID.Op                              Premise(F734)
	S960= CU_ID.Op=0                                            Path(S861,S959)
	S961= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F735)
	S962= CU_ID.IRFunc=12                                       Path(S863,S961)
	S963= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F736)
	S964= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F737)
	S965= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F738)
	S966= CU_MEM.Op=0                                           Path(S865,S965)
	S967= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F739)
	S968= CU_MEM.IRFunc=12                                      Path(S867,S967)
	S969= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F740)
	S970= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F741)
	S971= IR_WB.Out31_26=>CU_WB.Op                              Premise(F742)
	S972= CU_WB.Op=0                                            Path(S869,S971)
	S973= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F743)
	S974= CU_WB.IRFunc=12                                       Path(S871,S973)
	S975= CtrlPC=0                                              Premise(F744)
	S976= CtrlPCInc=0                                           Premise(F745)
	S977= PC[CIA]=addr                                          PC-Hold(S813,S976)
	S978= CtrlASIDIn=0                                          Premise(F746)
	S979= CtrlCP0=0                                             Premise(F747)
	S980= CP0[ASID]=pid                                         CP0-Hold(S816,S979)
	S981= CP0[EPC]=addr+4                                       CP0-Hold(S817,S979)
	S982= CP0[ExCode]=5'h08                                     CP0-Hold(S818,S979)
	S983= CtrlEPCIn=0                                           Premise(F748)
	S984= CtrlExCodeIn=0                                        Premise(F749)
	S985= CtrlICache=0                                          Premise(F750)
	S986= ICache[addr]={0,code,12}                              ICache-Hold(S822,S985)
	S987= CtrlIMMU=0                                            Premise(F751)
	S988= CtrlIR_DMMU1=0                                        Premise(F752)
	S989= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S825,S988)
	S990= CtrlIR_DMMU2=0                                        Premise(F753)
	S991= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S827,S990)
	S992= CtrlIR_EX=0                                           Premise(F754)
	S993= [IR_EX]={0,code,12}                                   IR_EX-Hold(S829,S992)
	S994= CtrlIR_ID=0                                           Premise(F755)
	S995= [IR_ID]={0,code,12}                                   IR_ID-Hold(S831,S994)
	S996= CtrlIR_IMMU=0                                         Premise(F756)
	S997= CtrlIR_MEM=0                                          Premise(F757)
	S998= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S834,S997)
	S999= CtrlIR_WB=0                                           Premise(F758)
	S1000= [IR_WB]={0,code,12}                                  IR_WB-Hold(S836,S999)
	S1001= CtrlIAddrReg=0                                       Premise(F759)
	S1002= CtrlIMem=0                                           Premise(F760)
	S1003= IMem[{pid,addr}]={0,code,12}                         IMem-Hold(S839,S1002)
	S1004= CtrlICacheReg=0                                      Premise(F761)
	S1005= CtrlIRMux=0                                          Premise(F762)
	S1006= CtrlPIDReg=0                                         Premise(F763)
	S1007= [PIDReg]=pid                                         PIDReg-Hold(S843,S1006)

POST	S977= PC[CIA]=addr                                          PC-Hold(S813,S976)
	S980= CP0[ASID]=pid                                         CP0-Hold(S816,S979)
	S981= CP0[EPC]=addr+4                                       CP0-Hold(S817,S979)
	S982= CP0[ExCode]=5'h08                                     CP0-Hold(S818,S979)
	S986= ICache[addr]={0,code,12}                              ICache-Hold(S822,S985)
	S989= [IR_DMMU1]={0,code,12}                                IR_DMMU1-Hold(S825,S988)
	S991= [IR_DMMU2]={0,code,12}                                IR_DMMU2-Hold(S827,S990)
	S993= [IR_EX]={0,code,12}                                   IR_EX-Hold(S829,S992)
	S995= [IR_ID]={0,code,12}                                   IR_ID-Hold(S831,S994)
	S998= [IR_MEM]={0,code,12}                                  IR_MEM-Hold(S834,S997)
	S1000= [IR_WB]={0,code,12}                                  IR_WB-Hold(S836,S999)
	S1003= IMem[{pid,addr}]={0,code,12}                         IMem-Hold(S839,S1002)
	S1007= [PIDReg]=pid                                         PIDReg-Hold(S843,S1006)

