Info: constraining clock net 'clk25_0__io' to 25.00 MHz
Info: constraining clock net 'clk' to 25.00 MHz

Info: Logic utilisation before packing:
Info:     Total LUT4s:       125/83640     0%
Info:         logic LUTs:     61/83640     0%
Info:         carry LUTs:     64/83640     0%
Info:           RAM LUTs:      0/41820     0%
Info:          RAMW LUTs:      0/20910     0%

Info:      Total DFFs:       212/83640     0%

Info: Packing IOs..
Info: esp32_spi_0__gpio0__io feeds TRELLIS_IO pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0, removing $nextpnr_iobuf esp32_spi_0__gpio0__io.
Info: pin 'pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0' constrained to Bel 'X0/Y86/PIOD'.
Info: uart_0__tx__io feeds TRELLIS_IO pin_uart_0__tx.uart_0__tx_0, removing $nextpnr_obuf uart_0__tx__io.
Info: pin 'pin_uart_0__tx.uart_0__tx_0' constrained to Bel 'X0/Y56/PIOC'.
Info: uart_0__rx__io feeds TRELLIS_IO pin_uart_0__rx.uart_0__rx_0, removing $nextpnr_ibuf uart_0__rx__io.
Info: pin 'pin_uart_0__rx.uart_0__rx_0' constrained to Bel 'X0/Y89/PIOB'.
Info: uart_0__rts__io feeds TRELLIS_IO pin_uart_0__rts.uart_0__rts_0, removing $nextpnr_ibuf uart_0__rts__io.
Info: pin 'pin_uart_0__rts.uart_0__rts_0' constrained to Bel 'X0/Y86/PIOB'.
Info: uart_0__dtr__io feeds TRELLIS_IO pin_uart_0__dtr.uart_0__dtr_0, removing $nextpnr_ibuf uart_0__dtr__io.
Info: pin 'pin_uart_0__dtr.uart_0__dtr_0' constrained to Bel 'X0/Y89/PIOD'.
Info: led_7__io feeds TRELLIS_IO pin_led_7.led_7_0, removing $nextpnr_obuf led_7__io.
Info: pin 'pin_led_7.led_7_0' constrained to Bel 'X0/Y41/PIOD'.
Info: led_6__io feeds TRELLIS_IO pin_led_6.led_6_0, removing $nextpnr_obuf led_6__io.
Info: pin 'pin_led_6.led_6_0' constrained to Bel 'X0/Y38/PIOD'.
Info: led_5__io feeds TRELLIS_IO pin_led_5.led_5_0, removing $nextpnr_obuf led_5__io.
Info: pin 'pin_led_5.led_5_0' constrained to Bel 'X0/Y44/PIOD'.
Info: led_4__io feeds TRELLIS_IO pin_led_4.led_4_0, removing $nextpnr_obuf led_4__io.
Info: pin 'pin_led_4.led_4_0' constrained to Bel 'X0/Y38/PIOB'.
Info: led_3__io feeds TRELLIS_IO pin_led_3.led_3_0, removing $nextpnr_obuf led_3__io.
Info: pin 'pin_led_3.led_3_0' constrained to Bel 'X0/Y38/PIOC'.
Info: led_2__io feeds TRELLIS_IO pin_led_2.led_2_0, removing $nextpnr_obuf led_2__io.
Info: pin 'pin_led_2.led_2_0' constrained to Bel 'X0/Y38/PIOA'.
Info: led_1__io feeds TRELLIS_IO pin_led_1.led_1_0, removing $nextpnr_obuf led_1__io.
Info: pin 'pin_led_1.led_1_0' constrained to Bel 'X0/Y35/PIOD'.
Info: led_0__io feeds TRELLIS_IO pin_led_0.led_0_0, removing $nextpnr_obuf led_0__io.
Info: pin 'pin_led_0.led_0_0' constrained to Bel 'X0/Y35/PIOC'.
Info: esp32_spi_0__tx__io feeds TRELLIS_IO pin_esp32_spi_0__tx.esp32_spi_0__tx_0, removing $nextpnr_obuf esp32_spi_0__tx__io.
Info: pin 'pin_esp32_spi_0__tx.esp32_spi_0__tx_0' constrained to Bel 'X0/Y50/PIOD'.
Info: esp32_spi_0__rx__io feeds TRELLIS_IO pin_esp32_spi_0__rx.esp32_spi_0__rx_0, removing $nextpnr_ibuf esp32_spi_0__rx__io.
Info: pin 'pin_esp32_spi_0__rx.esp32_spi_0__rx_0' constrained to Bel 'X0/Y56/PIOA'.
Info: pin 'esp32_spi_0__gpio5_cs__io$tr_io' constrained to Bel 'X0/Y83/PIOC'.
Info: pin 'esp32_spi_0__gpio4_copi__io$tr_io' constrained to Bel 'X0/Y53/PIOC'.
Info: pin 'esp32_spi_0__gpio16_sclk__io$tr_io' constrained to Bel 'X0/Y89/PIOC'.
Info: esp32_spi_0__gpio12_cipo__io feeds TRELLIS_IO pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0, removing $nextpnr_obuf esp32_spi_0__gpio12_cipo__io.
Info: pin 'pin_esp32_spi_0__gpio12_cipo.esp32_spi_0__gpio12_cipo_0' constrained to Bel 'X0/Y53/PIOD'.
Info: esp32_spi_0__en__io feeds TRELLIS_IO pin_esp32_spi_0__en.esp32_spi_0__en_0, removing $nextpnr_obuf esp32_spi_0__en__io.
Info: pin 'pin_esp32_spi_0__en.esp32_spi_0__en_0' constrained to Bel 'X0/Y47/PIOB'.
Info: clk25_0__io feeds TRELLIS_IO pin_clk25_0.clk25_0_0, removing $nextpnr_ibuf clk25_0__io.
Info: pin 'pin_clk25_0.clk25_0_0' constrained to Bel 'X0/Y47/PIOA'.
Info: pin 'button_up_0__io$tr_io' constrained to Bel 'X126/Y89/PIOB'.
Info: button_right_0__io feeds TRELLIS_IO pin_button_right_0.button_right_0_0, removing $nextpnr_ibuf button_right_0__io.
Info: pin 'pin_button_right_0.button_right_0_0' constrained to Bel 'X126/Y17/PIOD'.
Info: button_pwr_0__io feeds TRELLIS_IO pin_button_pwr_0.button_pwr_0_0, removing $nextpnr_ibuf button_pwr_0__io.
Info: pin 'pin_button_pwr_0.button_pwr_0_0' constrained to Bel 'X6/Y0/PIOB'.
Info: button_left_0__io feeds TRELLIS_IO pin_button_left_0.button_left_0_0, removing $nextpnr_ibuf button_left_0__io.
Info: pin 'pin_button_left_0.button_left_0_0' constrained to Bel 'X6/Y95/PIOA'.
Info: pin 'button_fire_1__io$tr_io' constrained to Bel 'X4/Y95/PIOB'.
Info: pin 'button_fire_0__io$tr_io' constrained to Bel 'X4/Y95/PIOA'.
Info: pin 'button_down_0__io$tr_io' constrained to Bel 'X6/Y95/PIOB'.
Info: Packing constants..
Info: Packing carries...
Info: Finding LUTFF pairs...
Info: Packing LUT5-7s...
Info: Finding LUT-LUT pairs...
Info: Packing paired LUTs into a SLICE...
Info: Packing unpaired LUTs into a SLICE...
Info: Packing unpaired FFs into a SLICE...
Info: Generating derived timing constraints...
Info: Promoting globals...
Info:     promoting clock net sync_1e6_clk to global network
Info:     promoting clock net clk to global network
Info: Checksum: 0x8d4c8038

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x6968aaf8

Info: Device utilisation:
Info: 	       TRELLIS_SLICE:   146/41820     0%
Info: 	          TRELLIS_IO:    28/  365     7%
Info: 	                DCCA:     2/   56     3%
Info: 	              DP16KD:     0/  208     0%
Info: 	          MULT18X18D:     0/  156     0%
Info: 	              ALU54B:     0/   78     0%
Info: 	             EHXPLLL:     0/    4     0%
Info: 	             EXTREFB:     0/    2     0%
Info: 	                DCUA:     0/    2     0%
Info: 	           PCSCLKDIV:     0/    2     0%
Info: 	             IOLOGIC:     0/  224     0%
Info: 	            SIOLOGIC:     0/  141     0%
Info: 	                 GSR:     0/    1     0%
Info: 	               JTAGG:     0/    1     0%
Info: 	                OSCG:     0/    1     0%
Info: 	               SEDGA:     0/    1     0%
Info: 	                 DTR:     0/    1     0%
Info: 	             USRMCLK:     0/    1     0%
Info: 	             CLKDIVF:     0/    4     0%
Info: 	           ECLKSYNCB:     0/   10     0%
Info: 	             DLLDELD:     0/    8     0%
Info: 	              DDRDLL:     0/    4     0%
Info: 	             DQSBUFM:     0/   14     0%
Info: 	     TRELLIS_ECLKBUF:     0/    8     0%
Info: 	        ECLKBRIDGECS:     0/    2     0%
Info: 	                DCSC:     0/    2     0%

Info: Placed 28 cells based on constraints.
Info: Creating initial analytic placement for 112 cells, random placement wirelen = 15804.
Info:     at initial placer iter 0, wirelen = 680
Info:     at initial placer iter 1, wirelen = 704
Info:     at initial placer iter 2, wirelen = 704
Info:     at initial placer iter 3, wirelen = 711
Info: Running main analytical placer.
Info:     at iteration #1, type TRELLIS_SLICE: wirelen solved = 710, spread = 1006, legal = 1113; time = 0.01s
Info:     at iteration #2, type TRELLIS_SLICE: wirelen solved = 675, spread = 974, legal = 1259; time = 0.01s
Info:     at iteration #3, type TRELLIS_SLICE: wirelen solved = 680, spread = 991, legal = 1015; time = 0.01s
Info:     at iteration #4, type TRELLIS_SLICE: wirelen solved = 670, spread = 1024, legal = 1081; time = 0.01s
Info:     at iteration #5, type TRELLIS_SLICE: wirelen solved = 697, spread = 1046, legal = 1048; time = 0.01s
Info:     at iteration #6, type TRELLIS_SLICE: wirelen solved = 696, spread = 976, legal = 1014; time = 0.00s
Info:     at iteration #7, type TRELLIS_SLICE: wirelen solved = 693, spread = 992, legal = 1034; time = 0.01s
Info:     at iteration #8, type TRELLIS_SLICE: wirelen solved = 715, spread = 1046, legal = 1118; time = 0.00s
Info:     at iteration #9, type TRELLIS_SLICE: wirelen solved = 752, spread = 1007, legal = 1056; time = 0.00s
Info:     at iteration #10, type TRELLIS_SLICE: wirelen solved = 747, spread = 999, legal = 1079; time = 0.00s
Info:     at iteration #11, type TRELLIS_SLICE: wirelen solved = 762, spread = 961, legal = 1040; time = 0.00s
Info: HeAP Placer Time: 0.10s
Info:   of which solving equations: 0.05s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 169, wirelen = 1014
Info:   at iteration #3: temp = 0.000000, timing cost = 100, wirelen = 922 
Info: SA placement time 0.02s

Info: Max frequency for clock '$glbnet$sync_1e6_clk': 121.12 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          '$glbnet$clk': 173.94 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                      -> posedge $glbnet$clk         : 16.20 ns
Info: Max delay posedge $glbnet$clk          -> <async>                     : 6.28 ns
Info: Max delay posedge $glbnet$clk          -> posedge $glbnet$sync_1e6_clk: 3.95 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> <async>                     : 2.92 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> posedge $glbnet$clk         : 1.49 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 23800,  26715) |+
Info: [ 26715,  29630) | 
Info: [ 29630,  32545) |+
Info: [ 32545,  35460) |***+
Info: [ 35460,  38375) |****+
Info: [ 38375,  41290) |*+
Info: [ 41290,  44205) | 
Info: [ 44205,  47120) | 
Info: [ 47120,  50035) | 
Info: [ 50035,  52950) | 
Info: [ 52950,  55865) | 
Info: [ 55865,  58780) | 
Info: [ 58780,  61695) | 
Info: [ 61695,  64610) | 
Info: [ 64610,  67525) | 
Info: [ 67525,  70440) | 
Info: [ 70440,  73355) | 
Info: [ 73355,  76270) |*********+
Info: [ 76270,  79185) |**+
Info: [ 79185,  82100) |************************************************************ 
Info: Checksum: 0x108ffbdd
Info: Routing globals...
Info:     routing clock net $glbnet$clk using global 0
Info:     routing clock net $glbnet$sync_1e6_clk using global 1

Info: Routing..
Info: Setting up routing queue.
Info: Routing 494 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        564 |       67        497 |   67   497 |         0|       0.14       0.14|
Info: Routing complete.
Info: Router1 time 0.14s
Info: Checksum: 0xaae5fb37

Info: Critical path report for clock '$glbnet$sync_1e6_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_5_DI_LUT4_Z_SLICE.Q0
Info:  1.1  1.6    Net tb.dut.delayer_counter_out[2] budget 0.000000 ns (3,39) -> (3,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.B0
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:11
Info:  0.4  2.1  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_3$CCU2_SLICE.FCO
Info:  0.0  2.1    Net tb.dut.delayer_start_LUT4_D_C[3] budget 0.000000 ns (3,38) -> (3,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_2$CCU2_SLICE.FCO
Info:  0.0  2.2    Net tb.dut.delayer_start_LUT4_D_C[5] budget 0.000000 ns (3,38) -> (4,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.2  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_1$CCU2_SLICE.FCO
Info:  0.0  2.2    Net tb.dut.delayer_start_LUT4_D_C[7] budget 0.000000 ns (4,38) -> (4,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.3  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0$CCU2_SLICE.FCO
Info:  0.0  2.3    Net tb.dut.delayer_start_LUT4_D_C[9] budget 0.000000 ns (4,38) -> (4,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_13$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[11] budget 0.000000 ns (4,38) -> (4,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.4  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_12$CCU2_SLICE.FCO
Info:  0.0  2.4    Net tb.dut.delayer_start_LUT4_D_C[13] budget 0.000000 ns (4,38) -> (5,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.5  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_11$CCU2_SLICE.FCO
Info:  0.0  2.5    Net tb.dut.delayer_start_LUT4_D_C[15] budget 0.000000 ns (5,38) -> (5,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.6  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_10$CCU2_SLICE.FCO
Info:  0.0  2.6    Net tb.dut.delayer_start_LUT4_D_C[17] budget 0.000000 ns (5,38) -> (5,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_9$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[19] budget 0.000000 ns (5,38) -> (5,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.7  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_8$CCU2_SLICE.FCO
Info:  0.0  2.7    Net tb.dut.delayer_start_LUT4_D_C[21] budget 0.000000 ns (5,38) -> (6,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.8  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_7$CCU2_SLICE.FCO
Info:  0.0  2.8    Net tb.dut.delayer_start_LUT4_D_C[23] budget 0.000000 ns (6,38) -> (6,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_6$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[25] budget 0.000000 ns (6,38) -> (6,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  2.9  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_5$CCU2_SLICE.FCO
Info:  0.0  2.9    Net tb.dut.delayer_start_LUT4_D_C[27] budget 0.000000 ns (6,38) -> (6,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.0  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT_S0_CCU2C_S0_4$CCU2_SLICE.FCO
Info:  0.0  3.0    Net tb.dut.delayer_start_LUT4_D_C[29] budget 0.000000 ns (6,38) -> (7,38)
Info:                Sink tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCI
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:63.22-63.23
Info:  0.1  3.1  Source tb.dut.delayer_start_LUT4_D_C_CCU2C_COUT$CCU2_SLICE.FCO
Info:  0.0  3.1    Net $nextpnr_CCU2C_1$CIN budget 0.000000 ns (7,38) -> (7,38)
Info:                Sink $nextpnr_CCU2C_1$CCU2_SLICE.FCI
Info:  0.4  3.5  Source $nextpnr_CCU2C_1$CCU2_SLICE.F0
Info:  0.7  4.3    Net tb.dut.delayer_start_LUT4_D_C[31] budget 26.795000 ns (7,38) -> (5,39)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_27_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/from_host/x/Documents/git_repos/forks/gateware/examples/amlib/amlib/utils/timer.py:30
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v:38.23-38.25
Info:  0.2  4.5  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_27_DI_LUT4_Z_SLICE.F1
Info:  1.0  5.5    Net tb.dut.delayer_start_LUT4_D_Z[0] budget 26.795000 ns (5,39) -> (8,38)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.D1
Info:                Defined in:
Info:                  /home/ubuntu/Documents/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v:108.23-108.24
Info:  0.2  5.7  Source tb.dut.delayer.counter_out_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.F1
Info:  0.1  5.8    Net tb.dut.delayer.counter_out_TRELLIS_FF_Q_9_DI budget 26.794001 ns (8,38) -> (8,38)
Info:                Sink tb.dut.delayer.counter_out_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.DI1
Info:  0.0  5.8  Setup tb.dut.delayer.counter_out_TRELLIS_FF_Q_9_DI_LUT4_Z_SLICE.DI1
Info: 2.9 ns logic, 3.0 ns routing

Info: Critical path report for clock '$glbnet$clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.Q0
Info:  2.2  2.8    Net rst budget 39.050999 ns (5,33) -> (2,56)
Info:                Sink pin_uart_0__tx_uart_0__tx__o_TRELLIS_FF_Q_SLICE.LSR
Info:                Defined in:
Info:                  tests1_feb2022/test1_amlib_timers.py:114
Info:  0.4  3.2  Setup pin_uart_0__tx_uart_0__tx__o_TRELLIS_FF_Q_SLICE.LSR
Info: 0.9 ns logic, 2.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.0  0.0  Source pin_button_right_0.button_right_0_0.O
Info:  6.5  6.5    Net pin_button_right_0_button_right_0__i budget 40.000000 ns (126,17) -> (10,21)
Info:                Sink i_button_ffsync_i_unsync_buttons__right_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info:  0.0  6.5  Setup i_button_ffsync_i_unsync_buttons__right_TRELLIS_FF_Q_SLICE.M0
Info: 0.0 ns logic, 6.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pin_uart_0__dtr.uart_0__dtr__i_LUT4_C_SLICE.Q0
Info:  2.9  3.4    Net pin_esp32_spi_0__gpio0_esp32_spi_0__gpio0__o budget 82.807999 ns (2,53) -> (0,86)
Info:                Sink pin_esp32_spi_0__gpio0.esp32_spi_0__gpio0_0.I
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info: 0.5 ns logic, 2.9 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$clk' -> 'posedge $glbnet$sync_1e6_clk':
Info: curr total
Info:  0.5  0.5  Source tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.Q0
Info:  1.5  2.0    Net rst budget 82.384003 ns (5,33) -> (8,39)
Info:                Sink tb.dut.delayer.fsm_state_TRELLIS_FF_Q_SLICE.LSR
Info:                Defined in:
Info:                  tests1_feb2022/test1_amlib_timers.py:114
Info:  0.4  2.4  Setup tb.dut.delayer.fsm_state_TRELLIS_FF_Q_SLICE.LSR
Info: 0.9 ns logic, 1.5 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$sync_1e6_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source pin_led_3_led_3__o_TRELLIS_FF_Q_SLICE.Q0
Info:  1.4  2.0    Net pin_led_3_led_3__o budget 82.807999 ns (4,35) -> (0,38)
Info:                Sink pin_led_3.led_3_0.I
Info:                Defined in:
Info:                  /home/ubuntu/Documents/venv_fpga/lib/python3.8/site-packages/amaranth/build/res.py:143
Info: 0.5 ns logic, 1.4 ns routing

Info: Critical path report for cross-domain path 'posedge $glbnet$sync_1e6_clk' -> 'posedge $glbnet$clk':
Info: curr total
Info:  0.5  0.5  Source tb.ui__reset$1_TRELLIS_FF_Q_SLICE.Q0
Info:  0.5  1.0    Net tb.ui__reset$1 budget 39.474998 ns (6,33) -> (5,33)
Info:                Sink tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.M0
Info:                Defined in:
Info:                  tests1_feb2022/test1_amlib_timers.py:89
Info:  0.0  1.0  Setup tb.sync_1e6_rst_TRELLIS_FF_Q_SLICE.M0
Info: 0.5 ns logic, 0.5 ns routing

Info: Max frequency for clock '$glbnet$sync_1e6_clk': 171.35 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock          '$glbnet$clk': 314.76 MHz (PASS at 25.00 MHz)

Info: Max delay <async>                      -> posedge $glbnet$clk         : 6.45 ns
Info: Max delay posedge $glbnet$clk          -> <async>                     : 3.41 ns
Info: Max delay posedge $glbnet$clk          -> posedge $glbnet$sync_1e6_clk: 2.42 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> <async>                     : 1.97 ns
Info: Max delay posedge $glbnet$sync_1e6_clk -> posedge $glbnet$clk         : 1.00 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 33549,  35991) |+
Info: [ 35991,  38433) |******+
Info: [ 38433,  40875) |****+
Info: [ 40875,  43317) | 
Info: [ 43317,  45759) | 
Info: [ 45759,  48201) | 
Info: [ 48201,  50643) | 
Info: [ 50643,  53085) | 
Info: [ 53085,  55527) | 
Info: [ 55527,  57969) | 
Info: [ 57969,  60411) | 
Info: [ 60411,  62853) | 
Info: [ 62853,  65295) | 
Info: [ 65295,  67737) | 
Info: [ 67737,  70179) | 
Info: [ 70179,  72621) | 
Info: [ 72621,  75063) | 
Info: [ 75063,  77505) |+
Info: [ 77505,  79947) |***********+
Info: [ 79947,  82389) |************************************************************ 

Info: Program finished normally.
