#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Nov 19 12:02:42 2015
# Process ID: 5796
# Log file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/vivado.log
# Journal file: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 704.500 ; gain = 159.574
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_behav xil_defaultlib.pipe_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 12:26:58 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 12:26:58 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 734.313 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_behav -key {Behavioral:sim_1:Functional:pipe_tb} -tclbatch {pipe_tb.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
source pipe_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 741.793 ; gain = 7.480
set_property top pipe_tb_text [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] text is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:106]
ERROR: [VRFC 10-91] line is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:115]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:117]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:117]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:127]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:127]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-2123] 0 definitions of operator "*" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-47] stim_proc is already declared in this region [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:138]
ERROR: [VRFC 10-91] text is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:139]
ERROR: [VRFC 10-91] line is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:140]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:152]
ERROR: [VRFC 10-91] text is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:162]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] text is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107]
ERROR: [VRFC 10-91] line is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:108]
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-91] text is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-91] line is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:135]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:135]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-91] write is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:137]
ERROR: [VRFC 10-91] writeline is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:138]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:32]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-925] indexed name is not a std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:105]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:121]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:41]
ERROR: [VRFC 10-91] schunki is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:41]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:68]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:123]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:42]
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:42]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:68]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:123]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:42]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:68]
ERROR: [VRFC 10-91] zin is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:123]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-486] character '1' is not in type std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:110]
ERROR: [VRFC 10-91] dyn_in is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:116]
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-1412] syntax error near process [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:127]
ERROR: [VRFC 10-1412] syntax error near open [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1464] type  void does not match with a string literal [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1471] type error near line ; current type line; expected type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:129]
ERROR: [VRFC 10-1412] syntax error near variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1081] near std_logic_vector ; type conversion does not match type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-82] ovar is not a variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-1472] type error near out_file ; expected type text [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-275] actual out_file of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:100]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] dyn_in is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:116]
ERROR: [VRFC 10-486] character '0' is not in type std_logic_vector [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:120]
ERROR: [VRFC 10-1412] syntax error near process [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:127]
ERROR: [VRFC 10-1412] syntax error near open [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1464] type  void does not match with a string literal [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1471] type error near line ; current type line; expected type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:129]
ERROR: [VRFC 10-1412] syntax error near variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1081] near std_logic_vector ; type conversion does not match type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-82] ovar is not a variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-1472] type error near out_file ; expected type text [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-275] actual out_file of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:100]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] dyn_in is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:116]
ERROR: [VRFC 10-1412] syntax error near process [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:127]
ERROR: [VRFC 10-1412] syntax error near open [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1464] type  void does not match with a string literal [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1471] type error near line ; current type line; expected type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:129]
ERROR: [VRFC 10-1412] syntax error near variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1081] near std_logic_vector ; type conversion does not match type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:133]
ERROR: [VRFC 10-82] ovar is not a variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-1472] type error near out_file ; expected type text [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-275] actual out_file of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:100]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-1412] syntax error near process [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:128]
ERROR: [VRFC 10-1412] syntax error near open [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:129]
ERROR: [VRFC 10-1464] type  void does not match with a string literal [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:129]
ERROR: [VRFC 10-1471] type error near line ; current type line; expected type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:130]
ERROR: [VRFC 10-1412] syntax error near variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-1081] near std_logic_vector ; type conversion does not match type  void [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:131]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:132]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-82] ovar is not a variable [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:135]
ERROR: [VRFC 10-1472] type error near out_file ; expected type text [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:137]
ERROR: [VRFC 10-275] actual out_file of formal f must be a file [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:137]
WARNING: [VRFC 10-1256] possible infinite loop; process does not have a wait statement [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:100]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:134]
ERROR: [VRFC 10-91] dyn_out is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:135]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:136]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:17]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] nc is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
remove_files -fileset sim_1 C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/atb_test.vhd
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:125]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property top pipe_tb_text [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3947671069 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:06:15 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 785.785 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2692394631 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:08:20 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 785.785 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3297123765 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:09:26 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 785.785 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-344] 'run_program' was cancelled
1
    while executing
"catch {rdi::run_program $scr_file} error_log"
    (procedure "::tclapp::xilinx::xsim::usf_launch_script" line 35)
    invoked from within
"::tclapp::xilinx::xsim::usf_launch_script "xsim" $step"
    (procedure "tclapp::xilinx::xsim::elaborate" line 13)
    invoked from within
"tclapp::xilinx::xsim::elaborate { -simset sim_1 -mode behavioral -run_dir C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v..."
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/LPM_COMMON_CONVERSION.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd" into library xil_defaultlib [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/pack_xtras.vhd:1]
[Thu Nov 19 18:13:39 2015] Launched synth_1...
Run output will be captured here: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.runs/synth_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1285414098 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:13:58 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 785.785 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-724] found '0' definitions of operator "=", cannot determine exact overloaded matching definition for "=" [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-2123] 0 definitions of operator "and" match here [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:122]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3457214386 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:16:49 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 785.785 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 4181766091 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:17:43 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 785.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
ERROR: File hw4_rotation.txt could not be opened
on HDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd line 89
ERROR: [Simtcl 6-50] Simulation engine failed to start: The Simulation shut down unexpectedly during initialization.
Please see the Tcl Console or the Messages for details.

ERROR: [USF-XSim-62] 'simulate' step failed with errors. Please check the Tcl console or log files for more information.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 785.785 ; gain = 0.000
add_files -fileset constrs_1 -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt}
remove_files -fileset constrs_1 {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt}
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1622219501 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:23:58 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 793.371 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: TEXTIO function READ: length mismatch. Expected 49, found 18.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
Error: READ(STD_ULOGIC_VECTOR) Error: Character 'ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 796.410 ; gain = 3.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.402 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2004813449 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:28:12 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 834.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character ' ' read, expected STD_ULOGIC literal.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 834.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.402 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:29:46 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:29:46 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character ' ' read, expected STD_ULOGIC literal.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 834.402 ; gain = 0.000
add_bp {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd} 105
remove_bps -file {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd} -line 105
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.402 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1003362096 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:36:37 2015...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 834.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character ' ' read, expected STD_ULOGIC literal.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 834.402 ; gain = 0.000
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb.vhd]
set_property is_enabled false [get_files  C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/tb_cordic_fp.vhd]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.402 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3449282104 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:43:59 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 834.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character ' ' read, expected STD_ULOGIC literal.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 834.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 463826236 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:48:37 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.402 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: READ(STD_ULOGIC_VECTOR) Error: Character ' ' read, expected STD_ULOGIC literal.
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd
ERROR: Array sizes do not match, left array has 16 elements, right array has 18 elements
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:106
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 834.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 849.836 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:50:29 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:50:29 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 849.836 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:106
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 849.836 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.355 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:52:02 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:52:02 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 0 ps  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:106
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 879.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 879.355 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] i is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:106]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:53:38 2015. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:53:38 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 879.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 879.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3524301720 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:56:07 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 879.355 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 879.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 989.590 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1057066884 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:58:17 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 989.590 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 995.230 ; gain = 5.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <-1> is out of range [0:0] of array <xss> [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd:102]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit pipe_tb_text in library work failed.
INFO: [USF-XSim-99] Step results log file:'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/elaborate.log' file for more information.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(1,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 547193119 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:10:32 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(1,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 390112203 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:11:06 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3420431088 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:12:21 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
ERROR: [VRFC 10-91] clock_period is not declared [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:109]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:16]
INFO: [VRFC 10-240] VHDL file C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd ignored due to errors
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 2859626912 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:16:18 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 180 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 1002490229 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:17:13 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 180 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3794795672 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:17:50 2015...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:108
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 157778254 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/hom..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:18:22 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 15 downto 0
Time: 160 ns  Iteration: 0  Process: /pipe_tb_text/stim_proc
  File: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd

HDL Line: C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd:107
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.645 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1027.645 ; gain = 0.000
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/pipe_tb_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'pipe_tb_text' in fileset 'sim_1'...
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_rotation.txt'
INFO: [USF-XSim-66] Exported 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/hw4_vectoring.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj pipe_tb_text_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_pack.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/fulladd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_rege.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_rege
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my4to1LUT_atan.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my4to1LUT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/mux_2to1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux_2to1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/lpm_clshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LPM_CLSHIFT
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/my_addsub.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_addsub
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/CORDIC_FP_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_FP_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sources_1/new/CORDIC_Pipeline_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CORDIC_Pipeline_Top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.srcs/sim_1/new/pipe_tb_text.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pipe_tb_text
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 30e52cfa0c1448e18fce95db07aab79e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipe_tb_text_behav xil_defaultlib.pipe_tb_text -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.lpm_components
Compiling architecture struct of entity xil_defaultlib.my4to1LUT [my4to1lut_default]
Compiling architecture lpm_syn of entity xil_defaultlib.LPM_CLSHIFT [\LPM_CLSHIFT(20,5,"ARITHMETIC","...]
Compiling architecture behavioral of entity xil_defaultlib.mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(20)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(16)\]
Compiling architecture behavioral of entity xil_defaultlib.my_rege [\my_rege(1)\]
Compiling architecture structure of entity xil_defaultlib.fulladd [fulladd_default]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(20)\]
Compiling architecture structure of entity xil_defaultlib.my_addsub [\my_addsub(16)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(0,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(1,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(2,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(3,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(4,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(5,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(6,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(7,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(8,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(9,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(10,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(11,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(12,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(13,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(14,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(15,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_FP_top [\CORDIC_FP_top(16,16,20)\]
Compiling architecture behavioral of entity xil_defaultlib.CORDIC_Pipeline_Top [\CORDIC_Pipeline_Top(16,16,16)\]
Compiling architecture behavioral of entity xil_defaultlib.pipe_tb_text
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot pipe_tb_text_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 3267441547 -regid "210943894_0_0_125" -xml C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/ho..."
    (file "C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav/xsim.dir/pipe_tb_text_behav/webtalk/xsim_we..." line 41)
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 19:18:57 2015...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1027.645 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/homework4_v2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipe_tb_text_behav -key {Behavioral:sim_1:Functional:pipe_tb_text} -tclbatch {pipe_tb_text.tcl} -view {C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
open_wave_config C:/Users/mr_co_000/Documents/GitHub/ECE495/Homework/Homework4_V2/homework4_v2/pipe_tb_behav.wcfg
WARNING: Simulation object /pipe_tb/clock was not found in the design.
WARNING: Simulation object /pipe_tb/resetn was not found in the design.
WARNING: Simulation object /pipe_tb/mode was not found in the design.
WARNING: Simulation object /pipe_tb/E was not found in the design.
WARNING: Simulation object /pipe_tb/Xin was not found in the design.
WARNING: Simulation object /pipe_tb/Yin was not found in the design.
WARNING: Simulation object /pipe_tb/Zin was not found in the design.
WARNING: Simulation object /pipe_tb/Xout was not found in the design.
WARNING: Simulation object /pipe_tb/Yout was not found in the design.
WARNING: Simulation object /pipe_tb/Zout was not found in the design.
WARNING: Simulation object /pipe_tb/mode_out was not found in the design.
WARNING: Simulation object /pipe_tb/V was not found in the design.
WARNING: Simulation object /pipe_tb/clock_period was not found in the design.
source pipe_tb_text.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipe_tb_text_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.871 ; gain = 0.227
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1033.508 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1033.508 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 19 19:19:26 2015...
