\hypertarget{struct_n_v_i_c___type}{}\section{N\+V\+I\+C\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}


Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC).  




{\ttfamily \#include $<$core\+\_\+armv8mbl.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}{I\+S\+ER} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a114b23ee6f1540603908adaedaecc477}{R\+E\+S\+E\+R\+V\+E\+D0} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}{I\+C\+ER} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_adb1d396e2b2209db1e9a45dd2ed27ca3}{R\+S\+E\+R\+V\+E\+D1} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}{I\+S\+PR} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a8ed6bf06e09e4ebc57e591fde22c70c3}{R\+E\+S\+E\+R\+V\+E\+D2} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}{I\+C\+PR} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a33fe3d6f15f4d638ac6a10a370e6f8ed}{R\+E\+S\+E\+R\+V\+E\+D3} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}{I\+A\+BR} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ab7e7cff95dfc1edc0c0dcce4e8345a6a}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}{I\+T\+NS} \mbox{[}16\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ae71fe7b11f01c3702aa6253b5309bbf9}{R\+E\+S\+E\+R\+V\+E\+D5} \mbox{[}16\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}{I\+PR} \mbox{[}124\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}{I\+PR} \mbox{[}496\+U\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_ad91f19091b4eecbe7322cdb36fad41c8}{R\+E\+S\+E\+R\+V\+E\+D6} \mbox{[}580\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}{S\+T\+IR}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t \hyperlink{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}{IP} \mbox{[}8\+U\mbox{]}
\item 
\hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t \hyperlink{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}{IP} \mbox{[}240\+U\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC). 

Definition at line 351 of file core\+\_\+armv8mbl.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}\label{struct_n_v_i_c___type_a6e42ca3d9a1e12e75463cef68785d533}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+A\+BR@{I\+A\+BR}}
\index{I\+A\+BR@{I\+A\+BR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+A\+BR}{IABR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+A\+BR}

Offset\+: 0x200 (R/W) Interrupt Active bit Register 

Definition at line 361 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}\label{struct_n_v_i_c___type_aed882e10ea8ee6a915007af71643d7da}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+ER@{I\+C\+ER}}
\index{I\+C\+ER@{I\+C\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+ER}{ICER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+ER}

Offset\+: 0x080 (R/W) Interrupt Clear Enable Register 

Definition at line 355 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}\label{struct_n_v_i_c___type_aa056e3f59e88845ee47db4a43635b3a2}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+C\+PR@{I\+C\+PR}}
\index{I\+C\+PR@{I\+C\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+PR}{ICPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+C\+PR}

Offset\+: 0x180 (R/W) Interrupt Clear Pending Register 

Definition at line 359 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}\label{struct_n_v_i_c___type_a4eef47929a0d1317a107f1ac62e28464}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 325 of file core\+\_\+cm0.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}\label{struct_n_v_i_c___type_a9a4341692e45d089a113986a3d344e98}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!IP@{IP}}
\index{IP@{IP}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{IP}{IP}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+IP\mbox{[}240\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 352 of file core\+\_\+cm3.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}\label{struct_n_v_i_c___type_a71598b2d46c2fa6708a7908a1c63c43c}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+PR@{I\+PR}}
\index{I\+PR@{I\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+PR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+PR}

Offset\+: 0x300 (R/W) Interrupt Priority Register

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 365 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}\label{struct_n_v_i_c___type_adfd45d2d45654c4e775017800f33e9a3}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+PR@{I\+PR}}
\index{I\+PR@{I\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+PR}{IPR}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint8\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+PR\mbox{[}496\+U\mbox{]}}

Offset\+: 0x300 (R/W) Interrupt Priority Register (8\+Bit wide) 

Definition at line 475 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}\label{struct_n_v_i_c___type_a06726c729c5557701defc4d6b5d8f9f6}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+ER@{I\+S\+ER}}
\index{I\+S\+ER@{I\+S\+ER}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+ER}{ISER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+ER}

Offset\+: 0x000 (R/W) Interrupt Set Enable Register 

Definition at line 353 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}\label{struct_n_v_i_c___type_a288bc5e8b844a531a6ecdcc8dbcb8050}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+S\+PR@{I\+S\+PR}}
\index{I\+S\+PR@{I\+S\+PR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+S\+PR}{ISPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+S\+PR}

Offset\+: 0x100 (R/W) Interrupt Set Pending Register 

Definition at line 357 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}\label{struct_n_v_i_c___type_a4940c96f11d1c95d95a28e388f04d6d6}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!I\+T\+NS@{I\+T\+NS}}
\index{I\+T\+NS@{I\+T\+NS}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+T\+NS}{ITNS}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+I\+T\+NS}

Offset\+: 0x280 (R/W) Interrupt Non-\/\+Secure State Register 

Definition at line 363 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a114b23ee6f1540603908adaedaecc477}\label{struct_n_v_i_c___type_a114b23ee6f1540603908adaedaecc477}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D0}



Definition at line 354 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a8ed6bf06e09e4ebc57e591fde22c70c3}\label{struct_n_v_i_c___type_a8ed6bf06e09e4ebc57e591fde22c70c3}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D2}



Definition at line 358 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a33fe3d6f15f4d638ac6a10a370e6f8ed}\label{struct_n_v_i_c___type_a33fe3d6f15f4d638ac6a10a370e6f8ed}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D3}



Definition at line 360 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ab7e7cff95dfc1edc0c0dcce4e8345a6a}\label{struct_n_v_i_c___type_ab7e7cff95dfc1edc0c0dcce4e8345a6a}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D4}



Definition at line 362 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ae71fe7b11f01c3702aa6253b5309bbf9}\label{struct_n_v_i_c___type_ae71fe7b11f01c3702aa6253b5309bbf9}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}}
\index{R\+E\+S\+E\+R\+V\+E\+D5@{R\+E\+S\+E\+R\+V\+E\+D5}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D5}



Definition at line 364 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_ad91f19091b4eecbe7322cdb36fad41c8}\label{struct_n_v_i_c___type_ad91f19091b4eecbe7322cdb36fad41c8}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}}
\index{R\+E\+S\+E\+R\+V\+E\+D6@{R\+E\+S\+E\+R\+V\+E\+D6}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+E\+S\+E\+R\+V\+E\+D6}



Definition at line 476 of file core\+\_\+armv8mml.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_adb1d396e2b2209db1e9a45dd2ed27ca3}\label{struct_n_v_i_c___type_adb1d396e2b2209db1e9a45dd2ed27ca3}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}}
\index{R\+S\+E\+R\+V\+E\+D1@{R\+S\+E\+R\+V\+E\+D1}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+S\+E\+R\+V\+E\+D1}{RSERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+R\+S\+E\+R\+V\+E\+D1}



Definition at line 356 of file core\+\_\+armv8mbl.\+h.

\mbox{\Hypertarget{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}\label{struct_n_v_i_c___type_a37de89637466e007171c6b135299bc75}} 
\index{N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}!S\+T\+IR@{S\+T\+IR}}
\index{S\+T\+IR@{S\+T\+IR}!N\+V\+I\+C\+\_\+\+Type@{N\+V\+I\+C\+\_\+\+Type}}
\subsubsection{\texorpdfstring{S\+T\+IR}{STIR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_a0ea2009ed8fd9ef35b48708280fdb758}{\+\_\+\+\_\+\+OM} uint32\+\_\+t N\+V\+I\+C\+\_\+\+Type\+::\+S\+T\+IR}

Offset\+: 0x\+E00 ( /W) Software Trigger Interrupt Register 

Definition at line 477 of file core\+\_\+armv8mml.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm0_8h}{core\+\_\+cm0.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm0plus_8h}{core\+\_\+cm0plus.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm1_8h}{core\+\_\+cm1.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc000_8h}{core\+\_\+sc000.\+h}\item 
muju/externals/base/cpu/arm-\/thumb/cmsis\+\_\+core/inc/\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
