// Seed: 3351687542
module module_0 (
    input tri id_0,
    output wor id_1,
    output tri1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    output supply1 id_5
);
  logic id_7;
  parameter id_8 = 1'b0;
  parameter id_9 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    output wor id_0,
    input wor id_1,
    output supply1 id_2,
    input wire _id_3,
    input tri1 id_4,
    input uwire id_5
);
  wire id_7;
  wire [id_3 : 1] id_8, id_9, id_10;
  reg id_11, id_12;
  assign id_11 = id_4;
  initial id_12 = id_10;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_0,
      id_1,
      id_4,
      id_0
  );
  assign modCall_1.id_3 = 0;
  logic id_13;
endmodule
