`timescale 1ns/100ps
module alu_TB();

	reg[31:0] A, B;
	reg[2:0] sel;
	wire[31:0] aluOut;
	
	alu DUT(
		.A(A),
		.B(B),
		.sel(sel),
		.aluOut(aluOut),
		.clk(clk)
	);
	
	initial begin 
		A = 1;
		B = 0;
		sel = 0;
		#2 sel = 1;
		#2 sel = 2;
		#2 sel = 3;
		#2 sel = 4;
		
		#150 $stop;
		
	end
	
	always #2 clk = ~clk;
	
	initial clk = 0;
endmodule
