[checkSigns] I expect the two ports to have opposite signs,
  but they all have positive sign.

  first port: (_output_placeholder_node_for_addend_of_add)-_output_placeholder_port_for_addend_of_add!
  second port: (_output_placeholder_node_for_prev_of_add1)-_output_placeholder_port_for_prev_of_add1!

[DefineRule.execute] I fail to define rule.

  rule nodes: add1 add

 16 |  (add)-addend
 17 |  return-(add)
 18 |end
 19 |
 20 |rule add1 add
 21 |  (add)-addend prev-(add1) add add1
 22 |  return-(add)
 23 |end
 24 |
 25 |// The correct definition is:
