$date
    Sat Nov 20 13:30:03 2021
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module alutest $end
$var reg 5 ! aluop $end
$var reg 1 " brt $end
$var reg 33 # ina $end
$var reg 33 $ inb $end
$var reg 33 % out $end
$scope module ALU $end
$var reg 5 ! aluop $end
$var reg 1 " brt $end
$var reg 33 # ina $end
$var reg 33 $ inb $end
$var reg 33 % out $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
b00000 !
0"
b000000000000000000000000000000000 #
b000000000000000000000000000000000 $
b000000000000000000000000000000000 %
$end
b010011011111011100101011000100010 #
b100111001100000010001011011101110 $
b10110 !
#10
