

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_0_x1'
================================================================
* Date:           Sat Sep 17 09:34:09 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.344 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4104|     4104|  13.679 us|  13.679 us|  4104|  4104|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_0_x1_loop_1_C_drain_IO_L1_out_0_x1_loop_2  |     3074|     3074|         6|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_0_x1_loop_4_C_drain_IO_L1_out_0_x1_loop_5  |     1026|     1026|        35|         32|         32|    32|       yes|
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      708|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|       32|       33|     1|
|Multiplexer          |        -|      -|        -|      995|     -|
|Register             |        -|      -|     2404|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     2436|     1736|     1|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|    ~0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |                      Module                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |local_C_V_U         |C_drain_IO_L1_out_0_x1_local_C_V                  |        0|   0|   0|    1|   512|   64|     1|        32768|
    |buf_data_split_V_U  |C_drain_IO_L1_out_boundary_0_x0_buf_data_split_V  |        0|  32|  33|    0|     2|   32|     1|           64|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                                                  |        0|  32|  33|    1|   514|   96|     2|        32832|
    +--------------------+--------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_594_fu_909_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln691_595_fu_955_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln691_596_fu_1450_p2            |         +|   0|  0|  12|           5|           1|
    |add_ln691_fu_856_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln890_179_fu_943_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln890_fu_844_p2                 |         +|   0|  0|  18|          11|           1|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage11_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage12_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage13_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage14_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage15_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage16_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage17_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage18_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage19_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage1_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage20_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage21_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage22_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage23_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage24_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage25_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage26_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage27_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage28_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage29_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage30_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage31_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage3_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage4_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage5_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage6_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage7_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage8_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage9_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp1_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state43_pp1_stage2_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter1    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1234                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2379                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2384                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2388                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2392                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2396                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2400                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2404                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2408                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2412                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2416                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2420                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2424                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2428                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2432                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2436                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2440                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2444                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2448                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2452                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2456                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2460                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2464                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2468                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2472                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2476                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2480                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2484                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2488                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2492                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2496                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2500                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2504                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2508                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2512                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2516                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2520                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2524                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2528                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2532                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2536                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2540                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2544                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2548                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_2552                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op151_read_state11     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op458_read_state42     |       and|   0|  0|   2|           1|           1|
    |cmp_i_i225_fu_981_p2                |      icmp|   0|  0|   9|           4|           4|
    |cmp_i_i_mid1_fu_975_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln890224_fu_862_p2             |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_464_fu_949_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_465_fu_961_p2            |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_fu_850_p2                |      icmp|   0|  0|  12|          11|          12|
    |ap_block_pp1_stage2_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                     |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp1_stage3_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage4_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state14_pp1_stage5_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state15_pp1_stage6_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state16_pp1_stage7_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state17_pp1_stage8_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state18_pp1_stage9_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state19_pp1_stage10_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage11_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_pp1_stage12_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp1_stage13_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp1_stage14_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state24_pp1_stage15_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state25_pp1_stage16_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_pp1_stage17_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state27_pp1_stage18_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp1_stage19_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state29_pp1_stage20_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state30_pp1_stage21_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp1_stage22_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state32_pp1_stage23_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state33_pp1_stage24_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state34_pp1_stage25_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state35_pp1_stage26_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state36_pp1_stage27_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state37_pp1_stage28_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state38_pp1_stage29_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state39_pp1_stage30_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state40_pp1_stage31_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state41_pp1_stage0_iter1   |        or|   0|  0|   2|           1|           1|
    |ap_block_state42_pp1_stage1_iter1   |        or|   0|  0|   2|           1|           1|
    |or_ln10318_10_fu_1156_p2            |        or|   0|  0|  10|          10|           4|
    |or_ln10318_11_fu_1170_p2            |        or|   0|  0|  10|          10|           4|
    |or_ln10318_12_fu_1184_p2            |        or|   0|  0|  10|          10|           4|
    |or_ln10318_13_fu_1198_p2            |        or|   0|  0|  10|          10|           4|
    |or_ln10318_14_fu_1212_p2            |        or|   0|  0|  10|          10|           4|
    |or_ln10318_15_fu_1226_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_16_fu_1240_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_17_fu_1254_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_18_fu_1268_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_19_fu_1282_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_1_fu_1030_p2             |        or|   0|  0|  10|          10|           2|
    |or_ln10318_20_fu_1296_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_21_fu_1310_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_22_fu_1324_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_23_fu_1338_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_24_fu_1352_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_25_fu_1366_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_26_fu_1380_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_27_fu_1394_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_28_fu_1408_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_29_fu_1422_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_2_fu_1044_p2             |        or|   0|  0|  10|          10|           2|
    |or_ln10318_30_fu_1436_p2            |        or|   0|  0|  10|          10|           5|
    |or_ln10318_3_fu_1058_p2             |        or|   0|  0|  10|          10|           3|
    |or_ln10318_4_fu_1072_p2             |        or|   0|  0|  10|          10|           3|
    |or_ln10318_5_fu_1086_p2             |        or|   0|  0|  10|          10|           3|
    |or_ln10318_6_fu_1100_p2             |        or|   0|  0|  10|          10|           3|
    |or_ln10318_7_fu_1114_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln10318_8_fu_1128_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln10318_9_fu_1142_p2             |        or|   0|  0|  10|          10|           4|
    |or_ln10318_fu_1015_p2               |        or|   0|  0|  10|          10|           1|
    |select_ln10310_1_fu_987_p3          |    select|   0|  0|   2|           1|           1|
    |select_ln10310_fu_967_p3            |    select|   0|  0|   5|           1|           1|
    |select_ln890_437_fu_876_p3          |    select|   0|  0|   7|           1|           7|
    |select_ln890_438_fu_995_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln890_fu_868_p3              |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 708|         505|         307|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                      | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                        |  173|         39|    1|         39|
    |ap_done                                          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                          |    9|          2|    1|          2|
    |ap_phi_mux_c4_V_phi_fu_506_p4                    |    9|          2|    4|          8|
    |ap_phi_mux_c5_V_phi_fu_517_p4                    |    9|          2|    5|         10|
    |ap_phi_mux_c6_V_phi_fu_473_p4                    |    9|          2|    7|         14|
    |ap_phi_mux_c7_V_phi_fu_484_p4                    |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten8_phi_fu_495_p4         |    9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_462_p4          |    9|          2|   11|         22|
    |ap_phi_reg_pp1_iter0_fifo_data_77_0_reg_524      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_10_reg_624     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_11_reg_634     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_12_reg_644     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_13_reg_654     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_14_reg_664     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_15_reg_674     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_16_reg_684     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_17_reg_694     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_18_reg_704     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_19_reg_714     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_1_reg_534      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_20_reg_724     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_21_reg_734     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_22_reg_744     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_23_reg_754     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_24_reg_764     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_25_reg_774     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_26_reg_784     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_27_reg_794     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_28_reg_804     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_2_reg_544      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_3_reg_554      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_4_reg_564      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_5_reg_574      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_6_reg_584      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_7_reg_594      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_8_reg_604      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter0_fifo_data_77_9_reg_614      |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter1_fifo_data_77_29_reg_814     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter1_fifo_data_77_30_reg_824     |    9|          2|   64|        128|
    |ap_phi_reg_pp1_iter1_fifo_data_77_31_reg_834     |    9|          2|   64|        128|
    |buf_data_split_V_address0                        |   20|          4|    1|          4|
    |buf_data_split_V_address1                        |   14|          3|    1|          3|
    |buf_data_split_V_d0                              |   14|          3|   32|         96|
    |c4_V_reg_502                                     |    9|          2|    4|          8|
    |c5_V_reg_513                                     |    9|          2|    5|         10|
    |c6_V_reg_469                                     |    9|          2|    7|         14|
    |c7_V_reg_480                                     |    9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_blk_n  |    9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_din    |  152|         33|   64|       2112|
    |fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_blk_n  |    9|          2|    1|          2|
    |fifo_C_drain_PE_11_0_x194_blk_n                  |    9|          2|    1|          2|
    |indvar_flatten8_reg_491                          |    9|          2|    6|         12|
    |indvar_flatten_reg_458                           |    9|          2|   11|         22|
    |local_C_V_address0                               |   86|         18|    9|        162|
    |local_C_V_address1                               |   86|         18|    9|        162|
    +-------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                            |  995|        218| 2247|       6838|
    +-------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln691_594_reg_1503                        |   5|   0|    5|          0|
    |add_ln691_596_reg_2036                        |   5|   0|    5|          0|
    |add_ln890_179_reg_1508                        |   6|   0|    6|          0|
    |add_ln890_reg_1467                            |  11|   0|   11|          0|
    |ap_CS_fsm                                     |  38|   0|   38|          0|
    |ap_done_reg                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_0_reg_524   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_10_reg_624  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_11_reg_634  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_12_reg_644  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_13_reg_654  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_14_reg_664  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_15_reg_674  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_16_reg_684  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_17_reg_694  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_18_reg_704  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_19_reg_714  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_1_reg_534   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_20_reg_724  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_21_reg_734  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_22_reg_744  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_23_reg_754  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_24_reg_764  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_25_reg_774  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_26_reg_784  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_27_reg_794  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_28_reg_804  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_29_reg_814  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_2_reg_544   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_30_reg_824  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_31_reg_834  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_3_reg_554   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_4_reg_564   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_5_reg_574   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_6_reg_584   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_7_reg_594   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_8_reg_604   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter0_fifo_data_77_9_reg_614   |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_77_29_reg_814  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_77_30_reg_824  |  64|   0|   64|          0|
    |ap_phi_reg_pp1_iter1_fifo_data_77_31_reg_834  |  64|   0|   64|          0|
    |c4_V_reg_502                                  |   4|   0|    4|          0|
    |c5_V_reg_513                                  |   5|   0|    5|          0|
    |c6_V_reg_469                                  |   7|   0|    7|          0|
    |c7_V_reg_480                                  |   5|   0|    5|          0|
    |conv_i113_mid2_v_reg_1487                     |   5|   0|    5|          0|
    |icmp_ln890_464_reg_1513                       |   1|   0|    1|          0|
    |icmp_ln890_464_reg_1513_pp1_iter1_reg         |   1|   0|    1|          0|
    |icmp_ln890_reg_1472                           |   1|   0|    1|          0|
    |icmp_ln890_reg_1472_pp0_iter1_reg             |   1|   0|    1|          0|
    |indvar_flatten8_reg_491                       |   6|   0|    6|          0|
    |indvar_flatten_reg_458                        |  11|   0|   11|          0|
    |local_C_V_addr_reg_1497                       |   9|   0|    9|          0|
    |local_C_V_addr_reg_1497_pp0_iter1_reg         |   9|   0|    9|          0|
    |select_ln10310_1_reg_1523                     |   1|   0|    1|          0|
    |select_ln10310_1_reg_1523_pp1_iter1_reg       |   1|   0|    1|          0|
    |select_ln10310_reg_1517                       |   5|   0|    5|          0|
    |select_ln890_437_reg_1482                     |   7|   0|    7|          0|
    |select_ln890_438_reg_1527                     |   4|   0|    4|          0|
    |select_ln890_reg_1476                         |   5|   0|    5|          0|
    |tmp_reg_1532                                  |   5|   0|   10|          5|
    |trunc_ln890_reg_1492                          |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |2404|   0| 2409|          5|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|                     RTL Ports                     | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                                             |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_rst                                             |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_start                                           |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_done                                            |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_continue                                        |   in|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_idle                                            |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|ap_ready                                           |  out|    1|  ap_ctrl_hs|                     C_drain_IO_L1_out_0_x1|  return value|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_dout     |   in|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x1121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x1121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_12_x1121_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_12_x1121|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_din      |  out|   64|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x1120|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x1120|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_11_x1120_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_11_x1120|       pointer|
|fifo_C_drain_PE_11_0_x194_dout                     |   in|   32|     ap_fifo|                  fifo_C_drain_PE_11_0_x194|       pointer|
|fifo_C_drain_PE_11_0_x194_empty_n                  |   in|    1|     ap_fifo|                  fifo_C_drain_PE_11_0_x194|       pointer|
|fifo_C_drain_PE_11_0_x194_read                     |  out|    1|     ap_fifo|                  fifo_C_drain_PE_11_0_x194|       pointer|
+---------------------------------------------------+-----+-----+------------+-------------------------------------------+--------------+

