#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 20:52:48 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC V10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 17.53 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 15.02 sec.
Wirelength after global placement is 79358.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio[0]_iobuf/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio[1]_iobuf/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio[2]_iobuf/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio[3]_iobuf/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio[4]_iobuf/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_113.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 82967.
Macro cell placement takes 0.20 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 87979.
Post global placement takes 15.78 sec.
Wirelength after legalization is 90676.
Legalization takes 1.09 sec.
Worst slack before Replication Place is 497517.
Wirelength after replication placement is 90676.
Legalized cost 497517.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 90676.
Timing-driven detailed placement takes 4.94 sec.
Placement done.
Total placement takes 55.44 sec.
Finished placement. (CPU time elapsed 0h:00m:56s)

Routing started.
Building routing graph takes 1.41 sec.
Worst slack is 497560.
Processing design graph takes 0.67 sec.
Total memory for routing:
	52.446693 M.
Total nets for routing : 8665.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 296 at the end of iteration 0.
Unrouted nets 204 at the end of iteration 1.
Unrouted nets 186 at the end of iteration 2.
Unrouted nets 164 at the end of iteration 3.
Unrouted nets 148 at the end of iteration 4.
Unrouted nets 156 at the end of iteration 5.
Unrouted nets 148 at the end of iteration 6.
Unrouted nets 147 at the end of iteration 7.
Unrouted nets 143 at the end of iteration 8.
Unrouted nets 144 at the end of iteration 9.
Unrouted nets 141 at the end of iteration 10.
Unrouted nets 124 at the end of iteration 11.
Unrouted nets 117 at the end of iteration 12.
Unrouted nets 123 at the end of iteration 13.
Unrouted nets 125 at the end of iteration 14.
Unrouted nets 121 at the end of iteration 15.
Unrouted nets 102 at the end of iteration 16.
Unrouted nets 88 at the end of iteration 17.
Unrouted nets 70 at the end of iteration 18.
Unrouted nets 66 at the end of iteration 19.
Unrouted nets 59 at the end of iteration 20.
Unrouted nets 48 at the end of iteration 21.
Unrouted nets 24 at the end of iteration 22.
Unrouted nets 26 at the end of iteration 23.
Unrouted nets 11 at the end of iteration 24.
Unrouted nets 6 at the end of iteration 25.
Unrouted nets 13 at the end of iteration 26.
Unrouted nets 9 at the end of iteration 27.
Unrouted nets 15 at the end of iteration 28.
Unrouted nets 14 at the end of iteration 29.
Unrouted nets 19 at the end of iteration 30.
Unrouted nets 10 at the end of iteration 31.
Unrouted nets 0 at the end of iteration 32.
Global Routing step 3 processed 371 nets, it takes 86.58 sec.
Global routing takes 86.66 sec.
Total 13108 subnets.
    forward max bucket size 23638 , backward 329.
        Unrouted nets 10251 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.390625 sec.
    forward max bucket size 24308 , backward 724.
        Unrouted nets 8185 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.734375 sec.
    forward max bucket size 1003 , backward 1014.
        Unrouted nets 6655 at the end of iteration 2.
    route iteration 2, CPU time elapsed 3.046875 sec.
    forward max bucket size 25379 , backward 1051.
        Unrouted nets 5402 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.578125 sec.
    forward max bucket size 1082 , backward 838.
        Unrouted nets 4601 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.484375 sec.
    forward max bucket size 1100 , backward 1032.
        Unrouted nets 3950 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.703125 sec.
    forward max bucket size 965 , backward 1049.
        Unrouted nets 4488 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.078125 sec.
    forward max bucket size 1038 , backward 1063.
        Unrouted nets 4380 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.937500 sec.
    forward max bucket size 748 , backward 1254.
        Unrouted nets 3923 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.562500 sec.
    forward max bucket size 34318 , backward 992.
        Unrouted nets 3379 at the end of iteration 9.
    route iteration 9, CPU time elapsed 3.515625 sec.
    forward max bucket size 1000 , backward 819.
        Unrouted nets 2890 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.828125 sec.
    forward max bucket size 774 , backward 916.
        Unrouted nets 2422 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.531250 sec.
    forward max bucket size 34817 , backward 877.
        Unrouted nets 2022 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.562500 sec.
    forward max bucket size 34928 , backward 565.
        Unrouted nets 1671 at the end of iteration 13.
    route iteration 13, CPU time elapsed 2.406250 sec.
    forward max bucket size 35142 , backward 495.
        Unrouted nets 1436 at the end of iteration 14.
    route iteration 14, CPU time elapsed 2.328125 sec.
    forward max bucket size 34897 , backward 382.
        Unrouted nets 1158 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.015625 sec.
    forward max bucket size 387 , backward 501.
        Unrouted nets 973 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.640625 sec.
    forward max bucket size 410 , backward 434.
        Unrouted nets 832 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.531250 sec.
    forward max bucket size 238 , backward 434.
        Unrouted nets 663 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.468750 sec.
    forward max bucket size 427 , backward 685.
        Unrouted nets 531 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.390625 sec.
    forward max bucket size 719 , backward 686.
        Unrouted nets 449 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.343750 sec.
    forward max bucket size 422 , backward 333.
        Unrouted nets 387 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.296875 sec.
    forward max bucket size 312 , backward 319.
        Unrouted nets 315 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.250000 sec.
    forward max bucket size 288 , backward 281.
        Unrouted nets 280 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.250000 sec.
    forward max bucket size 228 , backward 428.
        Unrouted nets 236 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.234375 sec.
    forward max bucket size 360 , backward 723.
        Unrouted nets 203 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.250000 sec.
    forward max bucket size 327 , backward 348.
        Unrouted nets 210 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.234375 sec.
    forward max bucket size 253 , backward 208.
        Unrouted nets 199 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.203125 sec.
    forward max bucket size 200 , backward 153.
        Unrouted nets 170 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.187500 sec.
    forward max bucket size 526 , backward 426.
        Unrouted nets 134 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.156250 sec.
    forward max bucket size 170 , backward 315.
        Unrouted nets 108 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.156250 sec.
    forward max bucket size 477 , backward 560.
        Unrouted nets 107 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.125000 sec.
    forward max bucket size 421 , backward 284.
        Unrouted nets 120 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.125000 sec.
    forward max bucket size 162 , backward 241.
        Unrouted nets 96 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.125000 sec.
    forward max bucket size 197 , backward 274.
        Unrouted nets 70 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 325 , backward 553.
        Unrouted nets 70 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.109375 sec.
    forward max bucket size 141 , backward 93.
        Unrouted nets 68 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.093750 sec.
    forward max bucket size 122 , backward 353.
        Unrouted nets 59 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.109375 sec.
    forward max bucket size 151 , backward 33.
        Unrouted nets 35 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.078125 sec.
    forward max bucket size 381 , backward 128.
        Unrouted nets 34 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.078125 sec.
    forward max bucket size 227 , backward 137.
        Unrouted nets 24 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.078125 sec.
    forward max bucket size 133 , backward 75.
        Unrouted nets 19 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.078125 sec.
    forward max bucket size 61 , backward 54.
        Unrouted nets 17 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.062500 sec.
    forward max bucket size 171 , backward 72.
        Unrouted nets 14 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.062500 sec.
    forward max bucket size 39 , backward 34.
        Unrouted nets 14 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.078125 sec.
    forward max bucket size 36 , backward 36.
        Unrouted nets 11 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.078125 sec.
    forward max bucket size 38 , backward 41.
        Unrouted nets 8 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.062500 sec.
    forward max bucket size 30 , backward 27.
        Unrouted nets 5 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.062500 sec.
    forward max bucket size 35 , backward 29.
        Unrouted nets 4 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.062500 sec.
    forward max bucket size 25 , backward 38.
        Unrouted nets 3 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.078125 sec.
    forward max bucket size 20 , backward 30.
        Unrouted nets 6 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.062500 sec.
    forward max bucket size 45 , backward 29.
        Unrouted nets 3 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.062500 sec.
    forward max bucket size 7 , backward 5.
        Unrouted nets 0 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/cur_state[2]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 57.58 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_98_288.
I: Route-6001: Insert route through in CLMA_114_100.
I: Route-6001: Insert route through in CLMA_50_232.
I: Route-6001: Insert route through in CLMA_98_221.
I: Route-6001: Insert route through in CLMA_90_196.
I: Route-6001: Insert route through in CLMA_90_220.
I: Route-6001: Insert route through in CLMA_58_240.
I: Route-6001: Insert route through in CLMA_138_256.
I: Route-6001: Insert route through in CLMA_94_284.
I: Route-6001: Insert route through in CLMA_118_172.
I: Route-6001: Insert route through in CLMA_70_125.
I: Route-6001: Insert route through in CLMA_90_212.
I: Route-6001: Insert route through in CLMA_90_232.
I: Route-6001: Insert route through in CLMA_90_220.
I: Route-6001: Insert route through in CLMA_98_252.
I: Route-6001: Insert route through in CLMA_90_176.
I: Route-6001: Insert route through in CLMA_106_200.
I: Route-6001: Insert route through in CLMA_98_209.
I: Route-6001: Insert route through in CLMA_82_249.
I: Route-6001: Insert route through in CLMA_82_249.
I: Route-6001: Insert route through in CLMA_98_197.
I: Route-6001: Insert route through in CLMA_98_197.
I: Route-6001: Insert route through in CLMA_70_221.
I: Route-6001: Insert route through in CLMA_118_276.
I: Route-6001: Insert route through in CLMA_82_252.
I: Route-6001: Insert route through in CLMA_90_176.
I: Route-6001: Insert route through in CLMA_82_229.
I: Route-6001: Insert route through in CLMA_58_200.
I: Route-6001: Insert route through in CLMA_42_173.
I: Route-6001: Insert route through in CLMA_50_272.
I: Route-6001: Insert route through in CLMA_102_196.
I: Route-6001: Insert route through in CLMA_90_205.
I: Route-6001: Insert route through in CLMA_98_177.
I: Route-6001: Insert route through in CLMA_70_224.
I: Route-6001: Insert route through in CLMA_38_304.
I: Route-6001: Insert route through in CLMA_102_328.
I: Route-6001: Insert route through in CLMA_78_348.
I: Route-6001: Insert route through in CLMA_22_209.
I: Route-6001: Insert route through in CLMA_98_121.
I: Route-6001: Insert route through in CLMA_70_248.
I: Route-6001: Insert route through in CLMA_66_92.
I: Route-6001: Insert route through in CLMA_82_221.
I: Route-6001: Insert route through in CLMA_90_232.
I: Route-6001: Insert route through in CLMA_46_260.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_7_184.
    Annotate routing result again.
Finish routing takes 2.13 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -121.
All timing paths hold violation have been fixed.
Hold fix iterated 2 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 49(slow), 142(fast).
Hold violation fix takes 17.77 sec.
Used srb routing arc is 159530.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 167.45 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2239     | 3274          | 68                  
|   FF                     | 2225     | 19644         | 11                  
|   LUT                    | 6114     | 13096         | 47                  
|   LUT-FF pairs           | 1527     | 13096         | 12                  
| Use of CLMS              | 1082     | 1110          | 97                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 21       | 120           | 18                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 14       | 114           | 12                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:44s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 231.000 sec
Action pnr: CPU time elapsed is 227.922 sec
Current time: Sun Oct 31 20:56:38 2021
Action pnr: Peak memory pool usage is 762,208,256 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:44s)
