b ../core/int_sar07.v3 3
b ../core/int_sar07.v3 4
b ../core/int_sar07.v3 5
b ../core/int_sar07.v3 6
b ../core/int_sar07.v3 7
run
bt
info l
c
bt
info l
c
bt
info l
c
bt
info l
c
bt
info l
c
q
