Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1108
design__instance__area,14729.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003713293408509344
power__switching__total,0.0001472292497055605
power__leakage__total,9.987106750486419E-7
power__total,0.0005195573321543634
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2556283035380921
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2548718253032935
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1187684151310524
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.462855877837272
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.118768
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.503475
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2597779564990182
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25872457686346223
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6277109010248358
timing__setup__ws__corner:nom_slow_1p08V_125C,10.491096288646448
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627711
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.776632
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2571816721269287
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2557328865499696
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3052841954529927
timing__setup__ws__corner:nom_typ_1p20V_25C,11.299614896928556
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.305284
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.883863
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2556283035380921
clock__skew__worst_setup,0.2548718253032935
timing__hold__ws,0.1187684151310524
timing__setup__ws,10.491096288646448
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.118768
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.776632
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1108
design__instance__area__stdcell,14729.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.508934
design__instance__utilization__stdcell,0.508934
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,30
design__instance__area__class:inverter,163.296
design__instance__count__class:sequential_cell,87
design__instance__area__class:sequential_cell,4104.17
design__instance__count__class:multi_input_combinational_cell,817
design__instance__area__class:multi_input_combinational_cell,8248.26
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,136
design__instance__area__class:timing_repair_buffer,1932.34
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,18903.5
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,92
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1200
route__net__special,2
route__drc_errors__iter:0,534
route__wirelength__iter:0,21071
route__drc_errors__iter:1,326
route__wirelength__iter:1,20914
route__drc_errors__iter:2,306
route__wirelength__iter:2,20921
route__drc_errors__iter:3,84
route__wirelength__iter:3,20685
route__drc_errors__iter:4,19
route__wirelength__iter:4,20681
route__drc_errors__iter:5,7
route__wirelength__iter:5,20660
route__drc_errors__iter:6,0
route__wirelength__iter:6,20655
route__drc_errors,0
route__wirelength,20655
route__vias,6481
route__vias__singlecut,6481
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,362.195
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,95
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,95
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,95
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,95
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000171781
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000168541
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000509335
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000168541
design_powergrid__voltage__worst,0.0000168541
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000171781
design_powergrid__drop__worst__net:VPWR,0.0000171781
design_powergrid__voltage__worst__net:VGND,0.0000168541
design_powergrid__drop__worst__net:VGND,0.0000168541
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000006029999999999999864773968238917944972854456864297389984130859375
ir__drop__worst,0.00001720000000000000133924989154099449706336599774658679962158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
