<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module Instance :: config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.colResizable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  westLayout = $('div.ui-layout-west').layout({
    north__paneSelector: ".ui-layout-west-inner-north",
    center__paneSelector: ".ui-layout-west-inner-center", 
    north__size: 100,
    spacing_open: 4,
    spacing_closed: 4
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
  $("table").colResizable({    liveDrag:true,
    fixed:false,
    draggingClass:"dragging"
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>
</div>
<div class="ui-layout-west">
<div class="ui-layout-west-inner-center">
<div name='inst_tag_112032'>
<a name="inst_tag_112032"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112032" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.47</td>
<td class="s10 cl rt"><a href="mod311_0.html#inst_tag_112032_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112032_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod311_0.html#inst_tag_112032_Toggle" > 46.05</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod311_0.html#inst_tag_112032_Branch" > 81.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 69.47</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 46.05</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 44.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 44.08</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255146" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112033'>
<a name="inst_tag_112033"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112033" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.45</td>
<td class="s10 cl rt"><a href="mod311_0.html#inst_tag_112033_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112033_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod311_0.html#inst_tag_112033_Toggle" > 42.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod311_0.html#inst_tag_112033_Branch" > 81.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 42.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255147" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112034'>
<a name="inst_tag_112034"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112034" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112034_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112034_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112034_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112034_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255148" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112035'>
<a name="inst_tag_112035"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112035" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112035_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112035_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112035_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112035_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255149" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112036'>
<a name="inst_tag_112036"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112036" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112036_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112036_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112036_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112036_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255150" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112037'>
<a name="inst_tag_112037"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112037" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112037_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112037_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112037_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112037_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255151" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112038'>
<a name="inst_tag_112038"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112038" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112038_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112038_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112038_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112038_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255152" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112039'>
<a name="inst_tag_112039"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112039" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112039_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112039_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112039_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112039_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255153" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112040'>
<a name="inst_tag_112040"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112040" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112040_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112040_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112040_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112040_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255154" >DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112041'>
<a name="inst_tag_112041"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112041" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112041_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112041_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112041_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112041_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255155" >DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112042'>
<a name="inst_tag_112042"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112042" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112042_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112042_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112042_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112042_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255156" >DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112043'>
<a name="inst_tag_112043"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112043" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112043_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112043_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112043_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112043_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255157" >DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112044'>
<a name="inst_tag_112044"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112044" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112044_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112044_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112044_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112044_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255158" >DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112045'>
<a name="inst_tag_112045"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112045" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112045_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112045_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112045_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112045_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255159" >DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112046'>
<a name="inst_tag_112046"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_112046" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112046_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112046_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112046_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112046_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255160" >DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112047'>
<a name="inst_tag_112047"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112047" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112047_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112047_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112047_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112047_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255161" >DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112048'>
<a name="inst_tag_112048"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112048" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.79</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112048_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112048_Cond" > 50.00</a></td>
<td class="s1 cl rt"><a href="mod311_0.html#inst_tag_112048_Toggle" > 14.58</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112048_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.79</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 14.58</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255162" >DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112049'>
<a name="inst_tag_112049"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_112049" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112049_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112049_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112049_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112049_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255163" >DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112050'>
<a name="inst_tag_112050"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_112050" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112050_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112050_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112050_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112050_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255164" >DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112051'>
<a name="inst_tag_112051"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_112051" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112051_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112051_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112051_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112051_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255165" >DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112052'>
<a name="inst_tag_112052"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_112052" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112052_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112052_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112052_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112052_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255166" >DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112053'>
<a name="inst_tag_112053"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy4.html#tag_urg_inst_112053" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112053_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112053_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112053_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112053_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255167" >DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112054'>
<a name="inst_tag_112054"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112054" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112054_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112054_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112054_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112054_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255168" >DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112055'>
<a name="inst_tag_112055"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112055" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112055_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112055_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112055_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112055_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255169" >DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112056'>
<a name="inst_tag_112056"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112056" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112056_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112056_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112056_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112056_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255170" >DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112057'>
<a name="inst_tag_112057"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112057" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112057_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112057_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112057_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112057_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255171" >DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112058'>
<a name="inst_tag_112058"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112058" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112058_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112058_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112058_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112058_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255172" >DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112059'>
<a name="inst_tag_112059"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_112059" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112059_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112059_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112059_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112059_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255173" >DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112060'>
<a name="inst_tag_112060"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_112060" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112060_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112060_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112060_Toggle" >  1.75</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112060_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.58</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  1.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  1.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255174" >DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112061'>
<a name="inst_tag_112061"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112061" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112061_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112061_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112061_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112061_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255175" >DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112062'>
<a name="inst_tag_112062"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112062" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112062_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112062_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112062_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112062_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255176" >DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112063'>
<a name="inst_tag_112063"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112063" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112063_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112063_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112063_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112063_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255177" >DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112064'>
<a name="inst_tag_112064"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112064" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112064_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112064_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112064_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112064_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255178" >DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_112065'>
<a name="inst_tag_112065"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_112065" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"><a href="mod311_0.html#inst_tag_112065_Line" > 78.95</a></td>
<td class="s5 cl rt"><a href="mod311_0.html#inst_tag_112065_Cond" > 50.00</a></td>
<td class="s0 cl rt"><a href="mod311_0.html#inst_tag_112065_Toggle" >  1.10</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod311_0.html#inst_tag_112065_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.42</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  1.10</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod793.html#inst_tag_255179" >DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-west-inner-north">
<a href="mod311.html" >Go back</a><br clear=all>
<span class=titlename>Module Instances:</span>
<br clear=all>
<a href="#inst_tag_112032"  onclick="showContent('inst_tag_112032')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112033"  onclick="showContent('inst_tag_112033')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112034"  onclick="showContent('inst_tag_112034')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112035"  onclick="showContent('inst_tag_112035')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112036"  onclick="showContent('inst_tag_112036')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112037"  onclick="showContent('inst_tag_112037')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112038"  onclick="showContent('inst_tag_112038')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112039"  onclick="showContent('inst_tag_112039')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112040"  onclick="showContent('inst_tag_112040')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112041"  onclick="showContent('inst_tag_112041')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112042"  onclick="showContent('inst_tag_112042')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112043"  onclick="showContent('inst_tag_112043')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112044"  onclick="showContent('inst_tag_112044')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112045"  onclick="showContent('inst_tag_112045')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112046"  onclick="showContent('inst_tag_112046')">config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112047"  onclick="showContent('inst_tag_112047')">config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112048"  onclick="showContent('inst_tag_112048')">config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112049"  onclick="showContent('inst_tag_112049')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112050"  onclick="showContent('inst_tag_112050')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112051"  onclick="showContent('inst_tag_112051')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112052"  onclick="showContent('inst_tag_112052')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112053"  onclick="showContent('inst_tag_112053')">config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112054"  onclick="showContent('inst_tag_112054')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112055"  onclick="showContent('inst_tag_112055')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112056"  onclick="showContent('inst_tag_112056')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112057"  onclick="showContent('inst_tag_112057')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112058"  onclick="showContent('inst_tag_112058')">config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112059"  onclick="showContent('inst_tag_112059')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112060"  onclick="showContent('inst_tag_112060')">config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112061"  onclick="showContent('inst_tag_112061')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112062"  onclick="showContent('inst_tag_112062')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112063"  onclick="showContent('inst_tag_112063')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112064"  onclick="showContent('inst_tag_112064')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
<a href="#inst_tag_112065"  onclick="showContent('inst_tag_112065')">config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a><br>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='inst_tag_112032'>
<a name="inst_tag_112032_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112032" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       1/1          // FlexNoC version    : 4.7.0
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       1/1          	Rx_Hdr
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       1/1          ,	Sys_Clk
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       1/1          ,	Sys_Pwr_Idle
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112032_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112032" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112032_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112032" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">420</td>
<td class="rt">46.05 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">221</td>
<td class="rt">48.46 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">199</td>
<td class="rt">43.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">228</td>
<td class="rt">48.31 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">115</td>
<td class="rt">48.73 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">113</td>
<td class="rt">47.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">192</td>
<td class="rt">43.64 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">106</td>
<td class="rt">48.18 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">86</td>
<td class="rt">39.09 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[8:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[12:11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[24:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[26:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[29:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[34:31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[41:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:42]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112032_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112032" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">18</td>
<td class="rt">81.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "green">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "green">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "green">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "green">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112033'>
<a name="inst_tag_112033_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112033" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>19</td><td>19</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       1/1          // FlexNoC version    : 4.7.0
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       1/1          	Rx_Hdr
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       1/1          ,	Sys_Clk
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       1/1          ,	Sys_Pwr_Idle
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112033_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112033" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112033_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112033" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">12</td>
<td class="rt">37.50 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">383</td>
<td class="rt">42.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">197</td>
<td class="rt">43.20 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">186</td>
<td class="rt">40.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">10</td>
<td class="rt">45.45 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">204</td>
<td class="rt">43.22 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">103</td>
<td class="rt">43.64 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">101</td>
<td class="rt">42.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">2</td>
<td class="rt">20.00 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">179</td>
<td class="rt">40.68 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">94</td>
<td class="rt">42.73 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">85</td>
<td class="rt">38.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[43:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[40:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[43:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[49:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[52:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[60:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[64:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[24:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[35:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112033_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112033" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">18</td>
<td class="rt">81.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "green">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "green">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "green">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "green">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112034'>
<a name="inst_tag_112034_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112034" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112034_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112034" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112034_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112034" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112034_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112034" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112035'>
<a name="inst_tag_112035_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112035" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112035_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112035" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112035_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112035" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112035_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112035" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112036'>
<a name="inst_tag_112036_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112036" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112036_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112036" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112036_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112036" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112036_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112036" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112037'>
<a name="inst_tag_112037_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112037" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112037_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112037" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112037_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112037" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112037_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112037" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112038'>
<a name="inst_tag_112038_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112038" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112038_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112038" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112038_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112038" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112038_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112038" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112039'>
<a name="inst_tag_112039_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112039" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112039_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112039" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112039_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112039" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112039_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112039" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112040'>
<a name="inst_tag_112040_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112040" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112040_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112040" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112040_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112040" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112040_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112040" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpRxClkAdapt_Switch_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112041'>
<a name="inst_tag_112041_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112041" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112041_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112041" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112041_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112041" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112041_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112041" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.DtpTxClkAdapt_SwitchResp001_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112042'>
<a name="inst_tag_112042_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112042" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112042_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112042" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112042_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112042" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112042_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112042" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112043'>
<a name="inst_tag_112043_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112043" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112043_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112043" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112043_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112043" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112043_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112043" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112044'>
<a name="inst_tag_112044_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112044" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112044_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112044" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112044_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112044" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112044_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112044" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112045'>
<a name="inst_tag_112045_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112045" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112045_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112045" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112045_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112045" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112045_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112045" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112046'>
<a name="inst_tag_112046_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112046" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112046_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112046" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112046_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112046" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112046_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112046" >config_ss_tb.DUT.flexnoc.Switch6Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112047'>
<a name="inst_tag_112047_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112047" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112047_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112047" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112047_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112047" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112047_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112047" >config_ss_tb.DUT.flexnoc.Switch8_main.DtpTxClkAdapt_Switch9_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112048'>
<a name="inst_tag_112048_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112048" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112048_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112048" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112048_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112048" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">133</td>
<td class="rt">14.58 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">129</td>
<td class="rt">28.29 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">92</td>
<td class="rt">19.49 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">88</td>
<td class="rt">37.29 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">41</td>
<td class="rt">9.32  </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">41</td>
<td class="rt">18.64 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[17:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[43:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[55:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[58:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[33:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[17:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[43:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[55:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[58:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[33:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[17:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[20:19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[24:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[43:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[48:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[55:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[58:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[62:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Hdr[68:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[19:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[33:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[35]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RxInt_Pld[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112048_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112048" >config_ss_tb.DUT.flexnoc.Switch7_main.DtpRxClkAdapt_Switch5_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112049'>
<a name="inst_tag_112049_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112049" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112049_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112049" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112049_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112049" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112049_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112049" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112050'>
<a name="inst_tag_112050_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112050" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112050_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112050" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112050_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112050" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112050_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112050" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112051'>
<a name="inst_tag_112051_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112051" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112051_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112051" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112051_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112051" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112051_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112051" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112052'>
<a name="inst_tag_112052_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112052" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112052_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112052" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112052_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112052" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112052_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112052" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112053'>
<a name="inst_tag_112053_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112053" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112053_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112053" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112053_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112053" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112053_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112053" >config_ss_tb.DUT.flexnoc.Switch6_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112054'>
<a name="inst_tag_112054_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112054" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112054_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112054" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112054_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112054" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112054_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112054" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch13Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112055'>
<a name="inst_tag_112055_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112055" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112055_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112055" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112055_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112055" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112055_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112055" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch14Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112056'>
<a name="inst_tag_112056_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112056" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112056_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112056" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112056_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112056" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112056_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112056" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch16Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112057'>
<a name="inst_tag_112057_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112057" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112057_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112057" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112057_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112057" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112057_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112057" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch20Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112058'>
<a name="inst_tag_112058_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112058" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112058_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112058" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112058_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112058" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112058_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112058" >config_ss_tb.DUT.flexnoc.Switch2Resp001_main.DtpRxClkAdapt_Switch23Resp_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112059'>
<a name="inst_tag_112059_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112059" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112059_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112059" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112059_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112059" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112059_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112059" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpRxClkAdapt_Switch2Resp001_SubEdgesSlowTx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112060'>
<a name="inst_tag_112060_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112060" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112060_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112060" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112060_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112060" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">16</td>
<td class="rt">1.75  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">12</td>
<td class="rt">2.63  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">16</td>
<td class="rt">3.39  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">12</td>
<td class="rt">5.08  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[59:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[61:60]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[67:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Hdr[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112060_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112060" >config_ss_tb.DUT.flexnoc.usb_axi_m0_I_main.DtpTxClkAdapt_Switch1_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112061'>
<a name="inst_tag_112061_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112061" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112061_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112061" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112061_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112061" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112061_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112061" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch13_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112062'>
<a name="inst_tag_112062_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112062_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112062_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112062_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112062" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch14_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112063'>
<a name="inst_tag_112063_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112063_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112063_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112063_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112063" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch16_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112064'>
<a name="inst_tag_112064_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112064" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112064_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112064" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112064_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112064" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112064_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112064" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch20_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_112065'>
<a name="inst_tag_112065_Line"></a>
<b>Line Coverage for Instance : <a href="mod311_0.html#inst_tag_112065" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>19</td><td>15</td><td>78.95</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>6451</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6459</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6466</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6473</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>6480</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>6487</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
6450                    	assign Int_Trp_Rdy = Tx_Rdy;
6451       1/1          	assign Sys_Pwr_Idle = 1'b1;
6452       1/1          	assign WakeUp_Other = Int_Trp_Vld;
6453       1/1          	assign Sys_Pwr_WakeUp = WakeUp_Other;
6454                    	assign Tx_Data = Int_Trp_Data;
6455                    	assign Tx_Head = Int_Trp_Head;
6456                    	assign Tx_Tail = Int_Trp_Tail;
6457                    	assign Tx_Vld = Int_Trp_Vld;
6458                    endmodule
6459       1/1          
6460       1/1          
6461       1/1          
6462       <font color = "red">0/1     ==>  // FlexNoC version    : 4.7.0</font>
                        MISSING_ELSE
6463                    // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
6464                    // Exported Structure : /Specification.Architecture.Structure
6465                    // ExportOption       : /verilog
6466       1/1          
6467       1/1          `timescale 1ps/1ps
6468       1/1          module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
6469       <font color = "red">0/1     ==>  	Rx_Hdr</font>
                        MISSING_ELSE
6470                    ,	Rx_Head
6471                    ,	Rx_Pld
6472                    ,	Rx_Tail
6473       1/1          ,	RxEn
6474       1/1          ,	RxRdy
6475       1/1          ,	RxVld
6476       <font color = "red">0/1     ==>  ,	Sys_Clk</font>
                        MISSING_ELSE
6477                    ,	Sys_Clk_ClkS
6478                    ,	Sys_Clk_En
6479                    ,	Sys_Clk_EnS
6480       1/1          ,	Sys_Clk_RetRstN
6481       1/1          ,	Sys_Clk_RstN
6482       1/1          ,	Sys_Clk_Tm
6483       <font color = "red">0/1     ==>  ,	Sys_Pwr_Idle</font>
                        MISSING_ELSE
6484                    ,	Sys_Pwr_WakeUp
6485                    ,	Tx_Hdr
6486                    ,	Tx_Head
6487       <font color = "grey">unreachable  </font>,	Tx_Pld
6488       <font color = "grey">unreachable  </font>,	Tx_Tail
6489       <font color = "grey">unreachable  </font>,	TxRdy
6490       <font color = "grey">unreachable  </font>,	TxVld
                   <font color = "red">==>  MISSING_ELSE</font>
6491       <font color = "grey">unreachable  </font>);
6492       <font color = "grey">unreachable  </font>	input  [69:0] Rx_Hdr          ;
6493       <font color = "grey">unreachable  </font>	input         Rx_Head         ;
6494                    	input  [37:0] Rx_Pld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
6495                    	input         Rx_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_112065_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod311_0.html#inst_tag_112065" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6456
 EXPRESSION (Full ? Reg_Hdr : Rx_Hdr)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6463
 EXPRESSION (Full ? Reg_Head : Rx_Head)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6470
 EXPRESSION (Full ? Reg_Pld : Rx_Pld)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       6477
 EXPRESSION (Full ? Reg_Tail : Rx_Tail)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_112065_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod311_0.html#inst_tag_112065" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">4</td>
<td class="rt">12.50 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">912</td>
<td class="rt">10</td>
<td class="rt">1.10  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">456</td>
<td class="rt">6</td>
<td class="rt">1.32  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">456</td>
<td class="rt">4</td>
<td class="rt">0.88  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">4</td>
<td class="rt">18.18 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">472</td>
<td class="rt">10</td>
<td class="rt">2.12  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">236</td>
<td class="rt">6</td>
<td class="rt">2.54  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">236</td>
<td class="rt">4</td>
<td class="rt">1.69  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">440</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">220</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxEn[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>Full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Reg_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Hdr[68:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Pld[37:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RxInt_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_112065_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod311_0.html#inst_tag_112065" >config_ss_tb.DUT.flexnoc.Switch1_main.DtpTxClkAdapt_Switch23_SubEdgesSlowRx_BwdFwdPipe.ub6ed51eef</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">22</td>
<td class="rt">14</td>
<td class="rt">63.64 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6456</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6463</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6470</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">6477</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">6451</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6459</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6466</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6473</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">6480</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6456       	assign Tx_Tail = Int_Trp_Tail;
           	                              
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (Full) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6463       // PDD File           : /home/aptashko/rsnoc_arch_edit.pdd
                                                                     
6464       // Exported Structure : /Specification.Architecture.Structure
                                                                        
6465       // ExportOption       : /verilog
                                           
6466       
           
6467       `timescale 1ps/1ps
                             
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
                                                       
6469       	Rx_Hdr
           	      
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6470       ,	Rx_Head
            	       
6471       ,	Rx_Pld
            	      
6472       ,	Rx_Tail
            	       
6473       ,	RxEn
            	    
6474       ,	RxRdy
            	     
6475       ,	RxVld
            	     
6476       ,	Sys_Clk
            	       
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6477       ,	Sys_Clk_ClkS
            	            
6478       ,	Sys_Clk_En
            	          
6479       ,	Sys_Clk_EnS
            	           
6480       ,	Sys_Clk_RetRstN
            	               
6481       ,	Sys_Clk_RstN
            	            
6482       ,	Sys_Clk_Tm
            	          
6483       ,	Sys_Pwr_Idle
            	            
6484       ,	Sys_Pwr_WakeUp
            	              
6485       ,	Tx_Hdr
            	      
6486       ,	Tx_Head
            	       
6487       ,	Tx_Pld
            	      
6488       ,	Tx_Tail
            	       
6489       ,	TxRdy
            	     
6490       ,	TxVld
            	     
6491       );
             
6492       	input  [69:0] Rx_Hdr          ;
           	                               
6493       	input         Rx_Head         ;
           	                               
6494       	input  [37:0] Rx_Pld          ;
           	                               
6495       	input         Rx_Tail         ;
           	                               
6496       	input  [4:0]  RxEn            ;
           	                               
6497       	output        RxRdy           ;
           	                               
6498       	input         RxVld           ;
           	                               
6499       	input         Sys_Clk         ;
           	                               
6500       	input         Sys_Clk_ClkS    ;
           	                               
6501       	input         Sys_Clk_En      ;
           	                               
6502       	input         Sys_Clk_EnS     ;
           	                               
6503       	input         Sys_Clk_RetRstN ;
           	                               
6504       	input         Sys_Clk_RstN    ;
           	                               
6505       	input         Sys_Clk_Tm      ;
           	                               
6506       	output        Sys_Pwr_Idle    ;
           	                               
6507       	output        Sys_Pwr_WakeUp  ;
           	                               
6508       	output [69:0] Tx_Hdr          ;
           	                               
6509       	output        Tx_Head         ;
           	                               
6510       	output [37:0] Tx_Pld          ;
           	                               
6511       	output        Tx_Tail         ;
           	                               
6512       	input         TxRdy           ;
           	                               
6513       	output        TxVld           ;
           	                               
6514       	reg         Full       ;
           	                        
6515       	reg  [69:0] Reg_Hdr    ;
           	                        
6516       	reg         Reg_Head   ;
           	                        
6517       	reg  [37:0] Reg_Pld    ;
           	                        
6518       	reg         Reg_Tail   ;
           	                        
6519       	wire [69:0] RxInt_Hdr  ;
           	                        
6520       	wire        RxInt_Head ;
           	                        
6521       	wire [37:0] RxInt_Pld  ;
           	                        
6522       	wire        RxInt_Tail ;
           	                        
6523       	reg         dontStop   ;
           	                        
6524       	assign TxVld = ( Full | RxVld & RxRdy );
           	                                        
6525       	assign RxRdy = ~ Full;
           	                      
6526       	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
6527       		if ( ! Sys_Clk_RstN )
           		                     
6528       			Full <= #1.0 ( 1'b0 );
           			                      
6529       		else	Full <= #1.0 ( TxVld & ~ TxRdy );
           		    	                                 
6530       	assign Sys_Pwr_Idle = ~ Full & 1'b1 == RxRdy;
           	                                             
6531       	assign Sys_Pwr_WakeUp = 1'b0;
           	                             
6532       	assign RxInt_Hdr = Full ? Reg_Hdr : Rx_Hdr;
           	                        <font color = "red">-1-</font>  
           	                        <font color = "red">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6451       	assign Sys_Pwr_Idle = 1'b1;
           	<font color = "green">-1-</font>                           
6452       	assign WakeUp_Other = Int_Trp_Vld;
           <font color = "green">	==></font>
6453       	assign Sys_Pwr_WakeUp = WakeUp_Other;
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6459       
           <font color = "green">-1-</font>
6460       
           <font color = "green">==></font>
6461       
           <font color = "red">-2-</font>
6462       // FlexNoC version    : 4.7.0
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6466       
           <font color = "green">-1-</font>
6467       `timescale 1ps/1ps
           <font color = "green">==></font>
6468       module rsnoc_z_H_R_U_P_B_6ed51eef_A7038110 (
           <font color = "red">-2-</font>                                            
6469       	Rx_Hdr
           <font color = "red">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6473       ,	RxEn
           <font color = "green">-1-</font> 	    
6474       ,	RxRdy
           <font color = "green">==></font>
6475       ,	RxVld
           <font color = "red">-2-</font> 	     
6476       ,	Sys_Clk
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
6480       ,	Sys_Clk_RetRstN
           <font color = "green">-1-</font> 	               
6481       ,	Sys_Clk_RstN
           <font color = "green">==></font>
6482       ,	Sys_Clk_Tm
           <font color = "red">-2-</font> 	          
6483       ,	Sys_Pwr_Idle
           <font color = "red">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_112032">
    <li>
      <a href="#inst_tag_112032_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112032_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112032_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112032_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112033">
    <li>
      <a href="#inst_tag_112033_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112033_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112033_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112033_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112034">
    <li>
      <a href="#inst_tag_112034_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112034_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112034_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112034_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112035">
    <li>
      <a href="#inst_tag_112035_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112035_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112035_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112035_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112036">
    <li>
      <a href="#inst_tag_112036_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112036_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112036_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112036_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112037">
    <li>
      <a href="#inst_tag_112037_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112037_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112037_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112037_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112038">
    <li>
      <a href="#inst_tag_112038_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112038_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112038_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112038_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112039">
    <li>
      <a href="#inst_tag_112039_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112039_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112039_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112039_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112040">
    <li>
      <a href="#inst_tag_112040_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112040_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112040_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112040_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112041">
    <li>
      <a href="#inst_tag_112041_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112041_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112041_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112041_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112042">
    <li>
      <a href="#inst_tag_112042_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112042_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112042_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112042_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112043">
    <li>
      <a href="#inst_tag_112043_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112043_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112043_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112043_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112044">
    <li>
      <a href="#inst_tag_112044_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112044_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112044_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112044_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112045">
    <li>
      <a href="#inst_tag_112045_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112045_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112045_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112045_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112046">
    <li>
      <a href="#inst_tag_112046_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112046_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112046_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112046_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112047">
    <li>
      <a href="#inst_tag_112047_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112047_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112047_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112047_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112048">
    <li>
      <a href="#inst_tag_112048_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112048_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112048_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112048_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112049">
    <li>
      <a href="#inst_tag_112049_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112049_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112049_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112049_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112050">
    <li>
      <a href="#inst_tag_112050_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112050_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112050_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112050_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112051">
    <li>
      <a href="#inst_tag_112051_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112051_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112051_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112051_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112052">
    <li>
      <a href="#inst_tag_112052_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112052_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112052_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112052_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112053">
    <li>
      <a href="#inst_tag_112053_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112053_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112053_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112053_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112054">
    <li>
      <a href="#inst_tag_112054_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112054_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112054_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112054_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112055">
    <li>
      <a href="#inst_tag_112055_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112055_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112055_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112055_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112056">
    <li>
      <a href="#inst_tag_112056_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112056_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112056_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112056_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112057">
    <li>
      <a href="#inst_tag_112057_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112057_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112057_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112057_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112058">
    <li>
      <a href="#inst_tag_112058_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112058_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112058_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112058_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112059">
    <li>
      <a href="#inst_tag_112059_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112059_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112059_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112059_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112060">
    <li>
      <a href="#inst_tag_112060_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112060_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112060_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112060_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112061">
    <li>
      <a href="#inst_tag_112061_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112061_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112061_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112061_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112062">
    <li>
      <a href="#inst_tag_112062_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112062_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112062_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112062_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112063">
    <li>
      <a href="#inst_tag_112063_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112063_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112063_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112063_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112064">
    <li>
      <a href="#inst_tag_112064_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112064_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112064_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112064_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_112065">
    <li>
      <a href="#inst_tag_112065_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_112065_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_112065_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_112065_Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
