*design* DebussyLib (btIdent Verdi_O-2018.09-SP2)
Command arguments:
    +define+verilog
    -f filelist.f
        ./vcu_tb.v
        ../rtl/QDS.v
        ../rtl/add_float16_simple.v
        ../rtl/addition_fp16.v
        ../rtl/compare.v
        ../rtl/exp_float16.v
        ../rtl/fp16toint8.v
        ../rtl/int32tofp16.v
        ../rtl/int8tofp16.v
        ../rtl/invertion.v
        ../rtl/ln_float16.v
        ../rtl/lzd.v
        ../rtl/mult_float16.v
        ../rtl/mult_float16_simple.v
        ../rtl/operator.v
        ../rtl/ram/two_port_ram_1024x32.v
        ../rtl/ram/two_port_ram_1024x512.v
        ../rtl/ram/two_port_ram_16x1024.v
        ../rtl/ram/two_port_ram_2048x4096.v
        ../rtl/ram/two_port_ram_512x1024.v
        ../rtl/ram/two_port_ram_512x4096.v
        ../rtl/reciprocal.v
        ../rtl/vcu.v
    -top
    vcu_tb


*Error* macro `NUM_INSN not defined
"./vcu_tb.v", 119: 

*Error* Syntax error at =
"./vcu_tb.v", 119: 

*Error* macro `DATA_NUM not defined
"./vcu_tb.v", 230: 

*Error* Syntax error at =
"./vcu_tb.v", 230: 

*Error* missing end in for statement
"./vcu_tb.v", 119: 

*Error* missing step assignment in for assignment
"./vcu_tb.v", 119: 

*Error* missing end in for statement
"./vcu_tb.v", 230: 

*Error* missing step assignment in for assignment
"./vcu_tb.v", 230: 
Highest level modules:
vcu_tb

Total	8 error(s),   0 warning(s)
