{"vcs1":{"timestamp_begin":1726116792.318584631, "rt":1.30, "ut":0.33, "st":0.21}}
{"vcselab":{"timestamp_begin":1726116793.694487240, "rt":0.81, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1726116794.572494565, "rt":0.32, "ut":0.13, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726116791.727169272}
{"VCS_COMP_START_TIME": 1726116791.727169272}
{"VCS_COMP_END_TIME": 1726116796.029122309}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329936}}
{"stitch_vcselab": {"peak_mem": 231532}}
