Beginning testbench

	Filter 0 
channel = 0:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = -2  (1,1): value = -1  



channel = 1:
(0,0): value = -1  (0,1): value = -1  
(1,0): value = -1  (1,1): value = -2  



channel = 2:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = 0  (1,1): value = 0  




	Filter 1 
channel = 0:
(0,0): value = -1  (0,1): value = -1  
(1,0): value = -1  (1,1): value = -1  



channel = 1:
(0,0): value = 1  (0,1): value = 0  
(1,0): value = 1  (1,1): value = -1  



channel = 2:
(0,0): value = 1  (0,1): value = 0  
(1,0): value = -2  (1,1): value = 0  




	Filter 2 
channel = 0:
(0,0): value = 1  (0,1): value = 1  
(1,0): value = -1  (1,1): value = -2  



channel = 1:
(0,0): value = -2  (0,1): value = 1  
(1,0): value = 1  (1,1): value = -2  



channel = 2:
(0,0): value = -1  (0,1): value = -2  
(1,0): value = -1  (1,1): value = -2  




	Filter 3 
channel = 0:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = -2  (1,1): value = 0  



channel = 1:
(0,0): value = 0  (0,1): value = 0  
(1,0): value = -2  (1,1): value = -1  



channel = 2:
(0,0): value = 0  (0,1): value = 0  
(1,0): value = 0  (1,1): value = 0  




	Input Image 0 
channel = 0:
(0,0): value = -98  (0,1): value = -97  (0,2): value = -91  (0,3): value = -90  
(1,0): value = -96  (1,1): value = -100  (1,2): value = -94  (1,3): value = -97  
(2,0): value = -98  (2,1): value = -97  (2,2): value = -95  (2,3): value = -96  
(3,0): value = -95  (3,1): value = -90  (3,2): value = -87  (3,3): value = -86  



channel = 1:
(0,0): value = 112  (0,1): value = 111  (0,2): value = 116  (0,3): value = 118  
(1,0): value = 112  (1,1): value = 109  (1,2): value = 115  (1,3): value = 113  
(2,0): value = 111  (2,1): value = 113  (2,2): value = 116  (2,3): value = 111  
(3,0): value = 111  (3,1): value = 117  (3,2): value = 117  (3,3): value = 119  



channel = 2:
(0,0): value = 49  (0,1): value = 47  (0,2): value = 51  (0,3): value = 53  
(1,0): value = 46  (1,1): value = 41  (1,2): value = 47  (1,3): value = 45  
(2,0): value = 44  (2,1): value = 41  (2,2): value = 41  (2,3): value = 52  
(3,0): value = 49  (3,1): value = 41  (3,2): value = 45  (3,3): value = 44  



	tmp data 0 0 0 0

Sent Bias N = 1 

	tmp data 31C00000 0 0 0
	tmp data FC600000 0 0 0
	tmp data B1100000 0 0 0
	tmp data E2200000 0 0 0
	tmp data D6600000 0 0 0
	tmp data C1E00000 0 0 0
	tmp data DAA00000 0 0 0
	tmp data F3200000 0 0 0
	tmp data 6FF00000 0 0 0
	tmp data 5B000000 0 0 0
	tmp data DD100000 0 0 0
	tmp data AB000000 0 0 0
	tmp data 1500000 0 0 0
	tmp data C1D00000 0 0 0
	tmp data A3200000 0 0 0
	tmp data 30D00000 0 0 0

Sent whole Filter N = 16 

	tmp data 9E703100 0 0 0
	tmp data 9F6F2F00 0 0 0
	tmp data A5743300 0 0 0
	tmp data A6763500 0 0 0
	tmp data A0702E00 0 0 0
	tmp data 9C6D2900 0 0 0
	tmp data A2732F00 0 0 0
	tmp data 9F712D00 0 0 0
	tmp data 9E6F2C00 0 0 0
	tmp data 9F712900 0 0 0
	tmp data A1742900 0 0 0
	tmp data A06F3400 0 0 0
	tmp data A16F3100 0 0 0
	tmp data A6752900 0 0 0
	tmp data A9752D00 0 0 0
	tmp data AA772C00 0 0 0

Sent whole Input Map N = 16  

Receiving out Map N = 9  

	tmp data E539CFFA 0 0 0
	tmp data E338CCFA 0 0 0
	tmp data E037CCF7 0 0 0
	tmp data E639CFFB 0 0 0
	tmp data E238CFF9 0 0 0
	tmp data E33ACCF9 0 0 0
	tmp data E235CCF9 0 0 0
	tmp data DF37CCF6 0 0 0
	tmp data DD35C7F5 0 0 0
Received LAST

-----------------Software only Output-----------------

channel = 0:
(0,0): value = 229  (0,1): value = 227  (0,2): value = 224  
(1,0): value = 230  (1,1): value = 226  (1,2): value = 227  
(2,0): value = 226  (2,1): value = 223  (2,2): value = 221  



channel = 1:
(0,0): value = 57  (0,1): value = 56  (0,2): value = 55  
(1,0): value = 57  (1,1): value = 56  (1,2): value = 58  
(2,0): value = 53  (2,1): value = 55  (2,2): value = 53  



channel = 2:
(0,0): value = 207  (0,1): value = 204  (0,2): value = 204  
(1,0): value = 207  (1,1): value = 207  (1,2): value = 204  
(2,0): value = 204  (2,1): value = 204  (2,2): value = 199  



channel = 3:
(0,0): value = 250  (0,1): value = 250  (0,2): value = 247  
(1,0): value = 251  (1,1): value = 249  (1,2): value = 249  
(2,0): value = 249  (2,1): value = 246  (2,2): value = 245  



-----------------Hardware Output-----------------

channel = 0:
(0,0): value = 229  (0,1): value = 227  (0,2): value = 224  
(1,0): value = 230  (1,1): value = 226  (1,2): value = 227  
(2,0): value = 226  (2,1): value = 223  (2,2): value = 221  



channel = 1:
(0,0): value = 57  (0,1): value = 56  (0,2): value = 55  
(1,0): value = 57  (1,1): value = 56  (1,2): value = 58  
(2,0): value = 53  (2,1): value = 55  (2,2): value = 53  



channel = 2:
(0,0): value = 207  (0,1): value = 204  (0,2): value = 204  
(1,0): value = 207  (1,1): value = 207  (1,2): value = 204  
(2,0): value = 204  (2,1): value = 204  (2,2): value = 199  



channel = 3:
(0,0): value = 250  (0,1): value = 250  (0,2): value = 247  
(1,0): value = 251  (1,1): value = 249  (1,2): value = 249  
(2,0): value = 249  (2,1): value = 246  (2,2): value = 245  



Difference in results between hardware and simulator:

channel = 0:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 1:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 2:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 3:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 33
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/mpv/tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_conv_w2_top glbl -Oenable_linking_all_libraries -prj conv_w2.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s conv_w2 -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mux_42_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mux_42_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_axi_slave_BUS1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_BUS1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_9s_2s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_32s_32_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_8ns_2s_10s_11_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_10s_11_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_10s_11_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_9s_2s_11_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_9s_2s_11_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_10ns_3ns_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_10ns_3ns_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_conv_w2_Pipeline_VITIS_LOOP_331_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_conv_w2_Pipeline_VITIS_LOOP_331_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_regslice_both
INFO: [VRFC 10-311] analyzing module conv_w2_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_BUS1_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_BUS1_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_9s_2s_12s_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_12s_12_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_12s_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_10ns_44ns_54_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_10ns_44ns_54_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_filter_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_filter_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_9s_2s_11s_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_11s_12_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_9s_2s_11s_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_8ns_2s_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_8ns_2s_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_30s_3ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_30s_3ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_axi_s_strm_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_3ns_28ns_31_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_3ns_28ns_31_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_32s_2ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_32s_2ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_8ns_2s_32s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_32s_32_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_32s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_deadlock_idx4_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx4_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_13ns_3ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_13ns_3ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_sdiv_33ns_3ns_10_37_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_sdiv_33ns_3ns_10_37_seq_1_divseq
INFO: [VRFC 10-311] analyzing module conv_w2_sdiv_33ns_3ns_10_37_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_30s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_30s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_3ns_31ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_3ns_31ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_2ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_2ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_10ns_54ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_10ns_54ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_axi_s_strm_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_strm_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_3ns_3ns_6_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_3ns_3ns_6_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_10ns_34ns_44_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_10ns_34ns_44_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_conv_w2_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_bias_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_bias_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_16ns_30s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_16ns_30s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mac_muladd_8ns_2s_11s_12_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_11s_12_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module conv_w2_mac_muladd_8ns_2s_11s_12_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_3ns_30s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_3ns_30s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_241_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_241_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_3s_2ns_3_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_3s_2ns_3_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_mul_6ns_28s_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_mul_6ns_28s_32_4_1_DSP48_6
INFO: [VRFC 10-311] analyzing module conv_w2_mul_mul_6ns_28s_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_mul_32ns_2ns_34_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_mul_32ns_2ns_34_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_inputMap_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_inputMap_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2_conv_w2_Pipeline_ReadActivationsLOOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_w2_conv_w2_Pipeline_ReadActivationsLOOP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.conv_w2_filter_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv_w2_inputMap_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv_w2_bias_V_RAM_AUTO_1R1W
Compiling module xil_defaultlib.conv_w2_mul_2ns_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.conv_w2_conv_w2_Pipeline_VITIS_L...
Compiling module xil_defaultlib.conv_w2_conv_w2_Pipeline_ReadBia...
Compiling module xil_defaultlib.conv_w2_conv_w2_Pipeline_ReadWei...
Compiling module xil_defaultlib.conv_w2_mux_42_32_1_1(ID=1,din4_...
Compiling module xil_defaultlib.conv_w2_conv_w2_Pipeline_ReadAct...
Compiling module xil_defaultlib.conv_w2_mul_10ns_3ns_13_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_3s_2ns_3_1_1(NUM_STA...
Compiling module xil_defaultlib.conv_w2_mul_13ns_3ns_16_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_3ns_30s_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_mul_16ns_30s_32_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_32s_2ns_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_mul_8ns_2s_10_1_1(NUM_ST...
Compiling module xil_defaultlib.conv_w2_mul_9s_2s_11_1_1(NUM_STA...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_10s_11...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_10s_11...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_11s_12_...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_11s_12_...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_32s_32...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_32s_32...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_11s_12...
Compiling module xil_defaultlib.conv_w2_mac_muladd_8ns_2s_11s_12...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_32s_32_...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_32s_32_...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_12s_12_...
Compiling module xil_defaultlib.conv_w2_mac_muladd_9s_2s_12s_12_...
Compiling module xil_defaultlib.conv_w2_conv_w2_Pipeline_OutYLOO...
Compiling module xil_defaultlib.conv_w2_BUS1_s_axi
Compiling module xil_defaultlib.conv_w2_sdiv_33ns_3ns_10_37_seq_...
Compiling module xil_defaultlib.conv_w2_sdiv_33ns_3ns_10_37_seq_...
Compiling module xil_defaultlib.conv_w2_mul_30s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_mul_3ns_3ns_6_1_1(NUM_ST...
Compiling module xil_defaultlib.conv_w2_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_mul_30s_3ns_32_1_1(NUM_S...
Compiling module xil_defaultlib.conv_w2_mul_3ns_28ns_31_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_3ns_31ns_34_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_10ns_34ns_44_1_1(NUM...
Compiling module xil_defaultlib.conv_w2_mul_32ns_2ns_34_1_1(NUM_...
Compiling module xil_defaultlib.conv_w2_mul_10ns_44ns_54_1_1(NUM...
Compiling module xil_defaultlib.conv_w2_mul_10ns_54ns_64_1_1(NUM...
Compiling module xil_defaultlib.conv_w2_mul_mul_6ns_28s_32_4_1_D...
Compiling module xil_defaultlib.conv_w2_mul_mul_6ns_28s_32_4_1(I...
Compiling module xil_defaultlib.conv_w2_regslice_both(DataWidth=...
Compiling module xil_defaultlib.conv_w2_regslice_both(DataWidth=...
Compiling module xil_defaultlib.conv_w2_regslice_both(DataWidth=...
Compiling module xil_defaultlib.conv_w2
Compiling module xil_defaultlib.fifo(DEPTH=33,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=33,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=33,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_strm_in
Compiling module xil_defaultlib.fifo(DEPTH=9,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=9,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=9,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_strm_out
Compiling module xil_defaultlib.AESL_axi_slave_BUS1
Compiling module xil_defaultlib.AESL_deadlock_idx4_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_conv_w2_top
Compiling module work.glbl
Built simulation snapshot conv_w2

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/conv_w2/xsim_script.tcl
# xsim {conv_w2} -view {{conv_w2_dataflow_ana.wcfg}} -tclbatch {conv_w2.tcl} -protoinst {conv_w2.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file conv_w2.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2//AESL_inst_conv_w2_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_732/grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_732_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_706/grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_706_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_241_1_fu_597/grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_241_1_fu_597_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_627/grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_627_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_conv_w2_top/AESL_inst_conv_w2/grp_conv_w2_Pipeline_VITIS_LOOP_331_1_fu_588/grp_conv_w2_Pipeline_VITIS_LOOP_331_1_fu_588_activity
Time resolution is 1 ps
open_wave_config conv_w2_dataflow_ana.wcfg
source conv_w2.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group [add_wave_group numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/interrupt -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_BRESP -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_BREADY -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_BVALID -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_RRESP -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_RDATA -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_RREADY -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_RVALID -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_ARREADY -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_ARVALID -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_ARADDR -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_WSTRB -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_WDATA -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_WREADY -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_WVALID -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_AWREADY -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_AWVALID -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/s_axi_BUS1_AWADDR -into $numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $coutputgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TSTRB -into $return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TKEEP -into $return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_out_TDATA -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(axis) -into $cinputgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TLAST -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TSTRB -into $return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TKEEP -into $return_group -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TREADY -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TVALID -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/strm_in_TDATA -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_done -into $blocksiggroup
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_idle -into $blocksiggroup
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_ready -into $blocksiggroup
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_conv_w2_top/AESL_inst_conv_w2/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_conv_w2_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv_w2_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv_w2_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_ctrl -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_inputMapSizeX -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_inputMapSizeY -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_numFilters -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_numKernels -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_in_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_in_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_in_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_in_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_out_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_out_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_out_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_conv_w2_top/LENGTH_strm_out_V_strb_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group [add_wave_group numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_conv_w2_top/BUS1_INTERRUPT -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_BRESP -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_BREADY -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_BVALID -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_RRESP -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_RDATA -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_RREADY -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_RVALID -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_ARREADY -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_ARVALID -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_ARADDR -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_WSTRB -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_WDATA -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## add_wave /apatb_conv_w2_top/BUS1_WREADY -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_WVALID -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_AWREADY -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_AWVALID -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/BUS1_AWADDR -into $tb_numFilters__numKernels__inputMapSizeX__inputMapSizeY__ctrl__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcoutputgroup]
## add_wave /apatb_conv_w2_top/strm_out_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_out_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_conv_w2_top/strm_out_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_conv_w2_top/strm_out_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_out_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_out_TDATA -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axis) -into $tbcinputgroup]
## add_wave /apatb_conv_w2_top/strm_in_TLAST -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_in_TSTRB -into $tb_return_group -radix hex
## add_wave /apatb_conv_w2_top/strm_in_TKEEP -into $tb_return_group -radix hex
## add_wave /apatb_conv_w2_top/strm_in_TREADY -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_in_TVALID -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_conv_w2_top/strm_in_TDATA -into $tb_return_group -radix hex
## save_wave_config conv_w2.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2035000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2095 ns : File "/home/pferreira/HwSw/HLS/mixed_conv_w2a8/solution1/sim/verilog/conv_w2.autotb.v" Line 425
## quit
INFO: [Common 17-206] Exiting xsim at Fri Feb 16 21:48:09 2024...
Beginning testbench

	Filter 0 
channel = 0:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = -2  (1,1): value = -1  



channel = 1:
(0,0): value = -1  (0,1): value = -1  
(1,0): value = -1  (1,1): value = -2  



channel = 2:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = 0  (1,1): value = 0  




	Filter 1 
channel = 0:
(0,0): value = -1  (0,1): value = -1  
(1,0): value = -1  (1,1): value = -1  



channel = 1:
(0,0): value = 1  (0,1): value = 0  
(1,0): value = 1  (1,1): value = -1  



channel = 2:
(0,0): value = 1  (0,1): value = 0  
(1,0): value = -2  (1,1): value = 0  




	Filter 2 
channel = 0:
(0,0): value = 1  (0,1): value = 1  
(1,0): value = -1  (1,1): value = -2  



channel = 1:
(0,0): value = -2  (0,1): value = 1  
(1,0): value = 1  (1,1): value = -2  



channel = 2:
(0,0): value = -1  (0,1): value = -2  
(1,0): value = -1  (1,1): value = -2  




	Filter 3 
channel = 0:
(0,0): value = 0  (0,1): value = -1  
(1,0): value = -2  (1,1): value = 0  



channel = 1:
(0,0): value = 0  (0,1): value = 0  
(1,0): value = -2  (1,1): value = -1  



channel = 2:
(0,0): value = 0  (0,1): value = 0  
(1,0): value = 0  (1,1): value = 0  




	Input Image 0 
channel = 0:
(0,0): value = -98  (0,1): value = -97  (0,2): value = -91  (0,3): value = -90  
(1,0): value = -96  (1,1): value = -100  (1,2): value = -94  (1,3): value = -97  
(2,0): value = -98  (2,1): value = -97  (2,2): value = -95  (2,3): value = -96  
(3,0): value = -95  (3,1): value = -90  (3,2): value = -87  (3,3): value = -86  



channel = 1:
(0,0): value = 112  (0,1): value = 111  (0,2): value = 116  (0,3): value = 118  
(1,0): value = 112  (1,1): value = 109  (1,2): value = 115  (1,3): value = 113  
(2,0): value = 111  (2,1): value = 113  (2,2): value = 116  (2,3): value = 111  
(3,0): value = 111  (3,1): value = 117  (3,2): value = 117  (3,3): value = 119  



channel = 2:
(0,0): value = 49  (0,1): value = 47  (0,2): value = 51  (0,3): value = 53  
(1,0): value = 46  (1,1): value = 41  (1,2): value = 47  (1,3): value = 45  
(2,0): value = 44  (2,1): value = 41  (2,2): value = 41  (2,3): value = 52  
(3,0): value = 49  (3,1): value = 41  (3,2): value = 45  (3,3): value = 44  



	tmp data 0 0 0 0

Sent Bias N = 1 

	tmp data 31C00000 0 0 0
	tmp data FC600000 0 0 0
	tmp data B1100000 0 0 0
	tmp data E2200000 0 0 0
	tmp data D6600000 0 0 0
	tmp data C1E00000 0 0 0
	tmp data DAA00000 0 0 0
	tmp data F3200000 0 0 0
	tmp data 6FF00000 0 0 0
	tmp data 5B000000 0 0 0
	tmp data DD100000 0 0 0
	tmp data AB000000 0 0 0
	tmp data 1500000 0 0 0
	tmp data C1D00000 0 0 0
	tmp data A3200000 0 0 0
	tmp data 30D00000 0 0 0

Sent whole Filter N = 16 

	tmp data 9E703100 0 0 0
	tmp data 9F6F2F00 0 0 0
	tmp data A5743300 0 0 0
	tmp data A6763500 0 0 0
	tmp data A0702E00 0 0 0
	tmp data 9C6D2900 0 0 0
	tmp data A2732F00 0 0 0
	tmp data 9F712D00 0 0 0
	tmp data 9E6F2C00 0 0 0
	tmp data 9F712900 0 0 0
	tmp data A1742900 0 0 0
	tmp data A06F3400 0 0 0
	tmp data A16F3100 0 0 0
	tmp data A6752900 0 0 0
	tmp data A9752D00 0 0 0
	tmp data AA772C00 0 0 0

Sent whole Input Map N = 16  

Receiving out Map N = 9  

	tmp data E539CFFA 0 0 0
	tmp data E338CCFA 0 0 0
	tmp data E037CCF7 0 0 0
	tmp data E639CFFB 0 0 0
	tmp data E238CFF9 0 0 0
	tmp data E33ACCF9 0 0 0
	tmp data E235CCF9 0 0 0
	tmp data DF37CCF6 0 0 0
	tmp data DD35C7F5 0 0 0
Received LAST

-----------------Software only Output-----------------

channel = 0:
(0,0): value = 229  (0,1): value = 227  (0,2): value = 224  
(1,0): value = 230  (1,1): value = 226  (1,2): value = 227  
(2,0): value = 226  (2,1): value = 223  (2,2): value = 221  



channel = 1:
(0,0): value = 57  (0,1): value = 56  (0,2): value = 55  
(1,0): value = 57  (1,1): value = 56  (1,2): value = 58  
(2,0): value = 53  (2,1): value = 55  (2,2): value = 53  



channel = 2:
(0,0): value = 207  (0,1): value = 204  (0,2): value = 204  
(1,0): value = 207  (1,1): value = 207  (1,2): value = 204  
(2,0): value = 204  (2,1): value = 204  (2,2): value = 199  



channel = 3:
(0,0): value = 250  (0,1): value = 250  (0,2): value = 247  
(1,0): value = 251  (1,1): value = 249  (1,2): value = 249  
(2,0): value = 249  (2,1): value = 246  (2,2): value = 245  



-----------------Hardware Output-----------------

channel = 0:
(0,0): value = 229  (0,1): value = 227  (0,2): value = 224  
(1,0): value = 230  (1,1): value = 226  (1,2): value = 227  
(2,0): value = 226  (2,1): value = 223  (2,2): value = 221  



channel = 1:
(0,0): value = 57  (0,1): value = 56  (0,2): value = 55  
(1,0): value = 57  (1,1): value = 56  (1,2): value = 58  
(2,0): value = 53  (2,1): value = 55  (2,2): value = 53  



channel = 2:
(0,0): value = 207  (0,1): value = 204  (0,2): value = 204  
(1,0): value = 207  (1,1): value = 207  (1,2): value = 204  
(2,0): value = 204  (2,1): value = 204  (2,2): value = 199  



channel = 3:
(0,0): value = 250  (0,1): value = 250  (0,2): value = 247  
(1,0): value = 251  (1,1): value = 249  (1,2): value = 249  
(2,0): value = 249  (2,1): value = 246  (2,2): value = 245  



Difference in results between hardware and simulator:

channel = 0:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 1:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 2:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



channel = 3:
(0,0): value = 0  (0,1): value = 0  (0,2): value = 0  
(1,0): value = 0  (1,1): value = 0  (1,2): value = 0  
(2,0): value = 0  (2,1): value = 0  (2,2): value = 0  



INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 33
