--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134712 paths analyzed, 268 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.947ns.
--------------------------------------------------------------------------------
Slack:                  5.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.912ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.912ns (5.810ns logic, 9.102ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  5.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.814ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C5      net (fanout=18)       1.438   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<11>1
    DSP48_X0Y10.B3       net (fanout=16)       1.986   test/M_alu_op1[3]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.814ns (5.810ns logic, 9.004ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  5.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.790ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B5      net (fanout=18)       1.240   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.790ns (5.810ns logic, 8.980ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.752ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B2      net (fanout=13)       1.962   test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B       Tilo                  0.259   test/alu/N146
                                                       test/_n0184<13>1
    DSP48_X0Y10.B5       net (fanout=18)       1.376   test/M_alu_op1[5]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.752ns (5.834ns logic, 8.918ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.705ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.705ns (5.810ns logic, 8.895ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  5.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.666ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=25)       1.515   test/M_alu_op1[0]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.666ns (5.834ns logic, 8.832ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.607ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C5      net (fanout=18)       1.438   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<11>1
    DSP48_X0Y10.B3       net (fanout=16)       1.986   test/M_alu_op1[3]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.607ns (5.810ns logic, 8.797ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.583ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B5      net (fanout=18)       1.240   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.583ns (5.810ns logic, 8.773ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  5.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.553ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X19Y42.D4      net (fanout=4)        0.729   M_test_out[3]
    SLICE_X19Y42.D       Tilo                  0.259   test/N75
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X17Y41.B1      net (fanout=1)        0.940   test/N75
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.553ns (2.674ns logic, 11.879ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  5.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.545ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B2      net (fanout=13)       1.962   test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B       Tilo                  0.259   test/alu/N146
                                                       test/_n0184<13>1
    DSP48_X0Y10.B5       net (fanout=18)       1.376   test/M_alu_op1[5]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.545ns (5.834ns logic, 8.711ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.486ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.285 - 0.305)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X21Y46.B1      net (fanout=18)       1.408   test/M_state_q_FSM_FFd1_2
    SLICE_X21Y46.B       Tilo                  0.259   test/alu/Mmux_out54
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=33)       1.664   test/M_alu_op1[7]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.486ns (5.834ns logic, 8.652ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.502ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.C4      net (fanout=13)       1.126   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.C       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<11>1
    DSP48_X0Y10.B3       net (fanout=16)       1.986   test/M_alu_op1[3]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.502ns (5.810ns logic, 8.692ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.479ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.479ns (5.618ns logic, 8.861ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  5.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.459ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=25)       1.515   test/M_alu_op1[0]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.459ns (5.834ns logic, 8.625ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  5.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.436ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X14Y41.C1      net (fanout=4)        1.040   M_test_out[3]
    SLICE_X14Y41.CMUX    Tilo                  0.403   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2_G
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.436ns (2.818ns logic, 11.618ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.365ns (Levels of Logic = 7)
  Clock Path Skew:      -0.018ns (0.284 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X19Y42.D4      net (fanout=4)        0.729   M_test_out[3]
    SLICE_X19Y42.D       Tilo                  0.259   test/N75
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X17Y41.B1      net (fanout=1)        0.940   test/N75
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X16Y40.AX      net (fanout=5)        0.697   test/M_state_q_FSM_FFd1-In
    SLICE_X16Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_5
                                                       test/M_state_q_FSM_FFd1_5
    -------------------------------------------------  ---------------------------
    Total                                     14.365ns (2.645ns logic, 11.720ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  5.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.381ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C5      net (fanout=18)       1.438   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.C       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<11>1
    DSP48_X0Y10.B3       net (fanout=16)       1.986   test/M_alu_op1[3]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.381ns (5.618ns logic, 8.763ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  5.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.365ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X19Y42.D4      net (fanout=4)        0.729   M_test_out[3]
    SLICE_X19Y42.D       Tilo                  0.259   test/N75
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X17Y41.B1      net (fanout=1)        0.940   test/N75
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.DX      net (fanout=5)        0.668   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     14.365ns (2.674ns logic, 11.691ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.357ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B5      net (fanout=18)       1.240   test/M_state_q_FSM_FFd1_2
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.357ns (5.618ns logic, 8.739ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  5.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.343ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X19Y42.D4      net (fanout=4)        0.729   M_test_out[3]
    SLICE_X19Y42.D       Tilo                  0.259   test/N75
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW0
    SLICE_X17Y41.B1      net (fanout=1)        0.940   test/N75
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.AX      net (fanout=5)        0.646   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     14.343ns (2.674ns logic, 11.669ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  5.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.319ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B2      net (fanout=13)       1.962   test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B       Tilo                  0.259   test/alu/N146
                                                       test/_n0184<13>1
    DSP48_X0Y10.B5       net (fanout=18)       1.376   test/M_alu_op1[5]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.319ns (5.642ns logic, 8.677ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.320ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B2      net (fanout=13)       1.962   test/M_state_q_FSM_FFd2_1
    SLICE_X19Y34.B       Tilo                  0.259   test/alu/N146
                                                       test/_n0184<13>1
    SLICE_X14Y52.C3      net (fanout=18)       2.120   test/M_alu_op1[5]
    SLICE_X14Y52.C       Tilo                  0.235   test/alu/adder/GND_5_o_op1[6]_LessThan_45_o1
                                                       test/alu/adder/GND_5_o_op1[6]_LessThan_45_o14
    SLICE_X17Y50.A1      net (fanout=5)        1.189   test/alu/GND_5_o_op1[6]_LessThan_45_o_mmx_out
    SLICE_X17Y50.A       Tilo                  0.259   test/alu/Mmux_fmulres[7]_GND_5_o_mux_50_OUT11
                                                       test/alu/adder/Msub_fmulres[7]_unary_minus_53_OUT_cy<1>11
    SLICE_X17Y52.D3      net (fanout=6)        0.639   test/alu/adder/Msub_fmulres[7]_unary_minus_53_OUT_cy[1]
    SLICE_X17Y52.D       Tilo                  0.259   test/alu/N46
                                                       test/alu/adder/Mmux_op1[7]_op1[7]_mux_39_OUT3_SW1
    SLICE_X17Y52.B2      net (fanout=1)        0.543   test/alu/N46
    SLICE_X17Y52.B       Tilo                  0.259   test/alu/N46
                                                       test/alu/Mmux_out36
    SLICE_X18Y36.CX      net (fanout=2)        1.886   test/alu/Mmux_out35
    SLICE_X18Y36.CMUX    Tcxc                  0.192   test/alu/Madd_n0232_cy[1]
                                                       test/alu/Mmux_out37_SW0
    SLICE_X14Y41.B1      net (fanout=2)        1.290   test/alu/N107
    SLICE_X14Y41.B       Tilo                  0.235   M_test_out[2]
                                                       test/alu/Mmux_out39
    SLICE_X14Y41.D1      net (fanout=3)        0.564   M_test_out[2]
    SLICE_X14Y41.CMUX    Topdc                 0.402   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2_F
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.320ns (2.903ns logic, 11.417ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  5.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.295ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.C4      net (fanout=13)       1.126   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.C       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<11>1
    DSP48_X0Y10.B3       net (fanout=16)       1.986   test/M_alu_op1[3]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.295ns (5.810ns logic, 8.485ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  5.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.291ns (Levels of Logic = 6)
  Clock Path Skew:      -0.018ns (0.284 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X16Y40.AX      net (fanout=5)        0.697   test/M_state_q_FSM_FFd1-In
    SLICE_X16Y40.CLK     Tdick                 0.085   test/M_state_q_FSM_FFd1_5
                                                       test/M_state_q_FSM_FFd1_5
    -------------------------------------------------  ---------------------------
    Total                                     14.291ns (5.589ns logic, 8.702ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.291ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.DX      net (fanout=5)        0.668   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_4
    -------------------------------------------------  ---------------------------
    Total                                     14.291ns (5.618ns logic, 8.673ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack:                  5.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd1_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.279ns (Levels of Logic = 7)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd1_2 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y42.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_2
    SLICE_X21Y46.B1      net (fanout=18)       1.408   test/M_state_q_FSM_FFd1_2
    SLICE_X21Y46.B       Tilo                  0.259   test/alu/Mmux_out54
                                                       test/_n0184<15>1
    DSP48_X0Y10.B7       net (fanout=33)       1.664   test/M_alu_op1[7]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.279ns (5.834ns logic, 8.445ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  5.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.269ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B3      net (fanout=13)       1.362   test/M_state_q_FSM_FFd2_1
    SLICE_X14Y51.B       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<12>1
    DSP48_X0Y10.B4       net (fanout=18)       2.160   test/M_alu_op1[4]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.AX      net (fanout=5)        0.646   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_1
    -------------------------------------------------  ---------------------------
    Total                                     14.269ns (5.618ns logic, 8.651ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  5.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd1_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.233ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.288 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    DSP48_X0Y10.B0       net (fanout=25)       1.515   test/M_alu_op1[0]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X17Y41.B4      net (fanout=3)        0.969   M_test_out[1]
    SLICE_X17Y41.B       Tilo                  0.259   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd1-In1
    SLICE_X17Y42.CX      net (fanout=5)        0.856   test/M_state_q_FSM_FFd1-In
    SLICE_X17Y42.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd1_4
                                                       test/M_state_q_FSM_FFd1_3
    -------------------------------------------------  ---------------------------
    Total                                     14.233ns (5.642ns logic, 8.591ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Slack:                  5.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_1 (FF)
  Destination:          test/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.229ns (Levels of Logic = 7)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_1 to test/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.BQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B2      net (fanout=13)       1.737   test/M_state_q_FSM_FFd2_1
    SLICE_X13Y52.B       Tilo                  0.259   test/alu/Sh50
                                                       test/M_alu_op1<8>1
    SLICE_X20Y37.AX      net (fanout=25)       2.851   test/M_alu_op1[0]
    SLICE_X20Y37.DMUX    Taxd                  0.438   test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy[3]
                                                       test/alu/adder/Msub_op1[7]_op2[7]_sub_2_OUT_cy<3>
    SLICE_X16Y53.B4      net (fanout=2)        2.399   test/alu/op1[7]_op2[7]_sub_2_OUT[3]
    SLICE_X16Y53.B       Tilo                  0.254   test/alu/Sh70
                                                       test/alu/Mmux_out46
    SLICE_X17Y47.C1      net (fanout=3)        1.190   test/alu/Mmux_out45
    SLICE_X17Y47.C       Tilo                  0.259   test/alu/Mmux_out44
                                                       test/alu/Mmux_out47_SW1
    SLICE_X18Y45.D2      net (fanout=2)        1.177   test/alu/N60
    SLICE_X18Y45.CMUX    Topdc                 0.402   test/alu/N231
                                                       test/alu/Mmux_out49_F
                                                       test/alu/Mmux_out49
    SLICE_X14Y41.C1      net (fanout=4)        1.040   M_test_out[3]
    SLICE_X14Y41.CMUX    Tilo                  0.403   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2_G
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X17Y41.AX      net (fanout=2)        0.472   test/M_state_q_FSM_FFd2-In
    SLICE_X17Y41.CLK     Tdick                 0.114   M_state_q_FSM_FFd1
                                                       test/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                     14.229ns (2.818ns logic, 11.411ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  5.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               test/M_state_q_FSM_FFd2_2 (FF)
  Destination:          test/M_state_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.244ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: test/M_state_q_FSM_FFd2_2 to test/M_state_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.AQ      Tcko                  0.430   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    SLICE_X14Y51.D3      net (fanout=12)       1.061   test/M_state_q_FSM_FFd2_2
    SLICE_X14Y51.D       Tilo                  0.235   test/M_alu_op1[6]
                                                       test/_n0184<14>1
    DSP48_X0Y10.B6       net (fanout=11)       1.793   test/M_alu_op1[6]
    DSP48_X0Y10.M1       Tdspdo_B_M            3.894   test/alu/adder/Mmult_n0184
                                                       test/alu/adder/Mmult_n0184
    SLICE_X17Y37.A1      net (fanout=1)        1.682   test/alu/n0184[1]
    SLICE_X17Y37.A       Tilo                  0.259   test/alu/Mmux_out23
                                                       test/alu/Mmux_out24
    SLICE_X18Y44.CX      net (fanout=1)        1.107   test/alu/Mmux_out23
    SLICE_X18Y44.CMUX    Tcxc                  0.192   test/alu/Mmux_out25
                                                       test/alu/Mmux_out27_SW0
    SLICE_X18Y44.A2      net (fanout=1)        0.725   test/alu/N121
    SLICE_X18Y44.A       Tilo                  0.235   test/alu/Mmux_out25
                                                       test/alu/Mmux_out28
    SLICE_X14Y41.CX      net (fanout=3)        0.842   M_test_out[1]
    SLICE_X14Y41.CMUX    Tcxc                  0.192   M_test_out[2]
                                                       test/M_alu_out[7]_GND_3_o_equal_14_o<7>1_SW2
    SLICE_X15Y41.B1      net (fanout=1)        0.545   test/N176
    SLICE_X15Y41.B       Tilo                  0.259   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2-In1
    SLICE_X15Y41.AX      net (fanout=2)        0.679   test/M_state_q_FSM_FFd2-In
    SLICE_X15Y41.CLK     Tdick                 0.114   test/M_state_q_FSM_FFd2_1
                                                       test/M_state_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                     14.244ns (5.810ns logic, 8.434ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: test/M_state_q_FSM_FFd1_5/CLK
  Logical resource: test/M_state_q_FSM_FFd1_5/CK
  Location pin: SLICE_X16Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[11]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X6Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X6Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X6Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X7Y32.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X7Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_0/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: test/M_counter_q[7]/SR
  Logical resource: test/M_counter_q_0/SR
  Location pin: SLICE_X15Y35.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_1/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: test/M_counter_q[7]/CLK
  Logical resource: test/M_counter_q_2/CK
  Location pin: SLICE_X15Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: test/M_counter_q[7]/SR
  Logical resource: test/M_counter_q_2/SR
  Location pin: SLICE_X15Y35.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   14.947|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 134712 paths, 0 nets, and 1478 connections

Design statistics:
   Minimum period:  14.947ns{1}   (Maximum frequency:  66.903MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 19:45:18 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



