Info: Generated by version: 18.1 build 222
Info: Starting: Create simulation model
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory --family="Arria 10" --part=10AX066K3F40E2SG
Info: monitor_cpu_onchip_memory: "Transforming system: monitor_cpu_onchip_memory"
Info: monitor_cpu_onchip_memory: "Naming system components in system: monitor_cpu_onchip_memory"
Info: monitor_cpu_onchip_memory: "Processing generation queue"
Info: monitor_cpu_onchip_memory: "Generating: monitor_cpu_onchip_memory"
Info: monitor_cpu_onchip_memory: "Generating: monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy"
Info: cpu_onchip_memory: Starting RTL generation for module 'monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy'
Info: cpu_onchip_memory:   Generation command is [exec /software/quartus/qts18.1pro/quartus/linux64/perl/bin/perl -I /software/quartus/qts18.1pro/quartus/linux64/perl/lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/europa -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin/perl_lib -I /software/quartus/qts18.1pro/quartus/sopc_builder/bin -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/common -I /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /software/quartus/qts18.1pro/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy --dir=/tmp/alt8742_8455501187228505115.dir/0008_cpu_onchip_memory_gen/ --quartus_dir=/software/quartus/qts18.1pro/quartus --verilog --config=/tmp/alt8742_8455501187228505115.dir/0008_cpu_onchip_memory_gen//monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8742_8455501187228505115.dir/0008_cpu_onchip_memory_gen/  ]
Info: cpu_onchip_memory: Done RTL generation for module 'monitor_cpu_onchip_memory_altera_avalon_onchip_memory2_181_63qnsuy'
Info: monitor_cpu_onchip_memory: Done "monitor_cpu_onchip_memory" with 2 modules, 3 files
Info: Generating the following file(s) for MODELSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory.ip --block-symbol-file --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory --family="Arria 10" --part=10AX066K3F40E2SG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory.ip --synthesis=VERILOG --output-directory=/home/gtd/workspace/qts_prj/cnn/Mobilenet_FPGA_Accelarator_test_basic_power/ip/monitor/ip/monitor/monitor_cpu_onchip_memory --family="Arria 10" --part=10AX066K3F40E2SG
Info: Skipping generation of monitor_cpu_onchip_memory: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in monitor_cpu_onchip_memory. No files generated.
Info: Finished: Generate IP Core Documentation
