(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "turret_servos")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "turret_servos")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/A  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[20\]/B  BUS_INTERFACE_0/p3/count_RNO\[20\]/Y  BUS_INTERFACE_0/p3/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/B  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/A  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/A  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[27\]/B  BUS_INTERFACE_0/p3/count_RNO\[27\]/Y  BUS_INTERFACE_0/p3/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/A  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/A  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIPKLR\[12\]/B  BUS_INTERFACE_0/p3/count_RNIPKLR\[12\]/Y  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/C  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVQ7I\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/A  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/B  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/B  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/A  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIPKLR\[12\]/A  BUS_INTERFACE_0/p3/count_RNIPKLR\[12\]/Y  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/C  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/A  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M_0\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/A  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/B  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[21\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[21\]/Y  BUS_INTERFACE_0/p3/count\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/A  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/A  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/C  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/A  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/A  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[13\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO\[13\]/A  BUS_INTERFACE_0/hit_count_RNO\[13\]/Y  BUS_INTERFACE_0/hit_count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/B  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/C  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[28\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[28\]/Y  BUS_INTERFACE_0/p3/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/C  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/A  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNI9JFM\[0\]/B  BUS_INTERFACE_0/hit_count_RNI9JFM\[0\]/Y  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/C  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/B  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNI9JFM\[0\]/A  BUS_INTERFACE_0/hit_count_RNI9JFM\[0\]/Y  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/C  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/A  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/A  BUS_INTERFACE_0/p3/count_RNI2ULR\[18\]/Y  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/C  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/C  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/B  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/B  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[27\]/B  BUS_INTERFACE_0/p2/count_RNO\[27\]/Y  BUS_INTERFACE_0/p2/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_116/B  BUS_INTERFACE_0/modulator/pwm6_0_I_116/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_122/C  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/B  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/C  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/B  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/A  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_127/B  BUS_INTERFACE_0/modulator/pwm6_0_I_127/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_133/C  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/C  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/B  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[31\]/CLK  BUS_INTERFACE_0/p3/count\[31\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/B  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/B  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO\[21\]/A  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/B  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/Y  BUS_INTERFACE_0/hit_count_RNO\[19\]/A  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/B  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/Y  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/C  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/C  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_118/B  BUS_INTERFACE_0/modulator/pwm6_0_I_118/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_120/C  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_96/B  BUS_INTERFACE_0/modulator/pwm6_0_I_96/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_102/C  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/B  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/B  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/A  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/A  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/A  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_129/B  BUS_INTERFACE_0/modulator/pwm6_0_I_129/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_131/C  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNITNKR\[14\]/B  BUS_INTERFACE_0/p3/count_RNITNKR\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/B  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_1/B  BUS_INTERFACE_0/p1/pwm6_0_G_1/Y  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_1/B  BUS_INTERFACE_0/p/pwm6_0_G_1/Y  BUS_INTERFACE_0/p/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[14\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[14\]/Y  BUS_INTERFACE_0/p2/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/C  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNIR8TB\[6\]/B  BUS_INTERFACE_0/p2/count_RNIR8TB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/B  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/B  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/C  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/C  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/A  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[22\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p2/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_53/B  BUS_INTERFACE_0/modulator/pwm6_0_I_53/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_59/C  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNI4FBA\[3\]/A  BUS_INTERFACE_0/p2/count_RNI4FBA\[3\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/A  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_98/B  BUS_INTERFACE_0/modulator/pwm6_0_I_98/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_100/C  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p2/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/B  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/A  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/Y  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/C  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/C  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNI4FBA\[3\]/B  BUS_INTERFACE_0/p2/count_RNI4FBA\[3\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/A  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[12\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/A  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/A  BUS_INTERFACE_0/p3/count_RNIC8TO\[10\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/A  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/A  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/C  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_128/A  BUS_INTERFACE_0/p1/pwm6_0_I_128/Y  BUS_INTERFACE_0/p1/pwm6_0_I_132/C  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_128/A  BUS_INTERFACE_0/p/pwm6_0_I_128/Y  BUS_INTERFACE_0/p/pwm6_0_I_132/C  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/A  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[15\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[15\]/Y  BUS_INTERFACE_0/p2/count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNITNKR_0\[14\]/B  BUS_INTERFACE_0/p3/count_RNITNKR_0\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/C  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_118/B  BUS_INTERFACE_0/p1/pwm6_0_I_118/Y  BUS_INTERFACE_0/p1/pwm6_0_I_120/C  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_118/B  BUS_INTERFACE_0/p/pwm6_0_I_118/Y  BUS_INTERFACE_0/p/pwm6_0_I_120/C  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_132/A  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_132/A  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/B  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[28\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[28\]/Y  BUS_INTERFACE_0/p2/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/B  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/Y  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/A  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/B  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNIR8TB\[6\]/A  BUS_INTERFACE_0/p2/count_RNIR8TB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/B  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/A  BUS_INTERFACE_0/p3/count_RNII9BN1\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/C  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/A  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/A  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_55/B  BUS_INTERFACE_0/modulator/pwm6_0_I_55/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_57/C  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/B  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/B  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p2/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/B  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/B  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNITNKR\[14\]/A  BUS_INTERFACE_0/p3/count_RNITNKR\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/B  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/B  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/A  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/C  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[12\]/A  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/A  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/B  BUS_INTERFACE_0/hit_count_RNI1T7I\[14\]/Y  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/C  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/C  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/A  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[0\]/C  BUS_INTERFACE_0/hit_count_RNO\[0\]/Y  BUS_INTERFACE_0/hit_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[12\]/C  BUS_INTERFACE_0/hit_count_RNO\[12\]/Y  BUS_INTERFACE_0/hit_count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/A  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/B  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/A  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/C  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/C  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/C  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[1\]/C  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[13\]/C  BUS_INTERFACE_0/hit_count_RNO\[13\]/Y  BUS_INTERFACE_0/hit_count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[17\]/C  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/C  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/C  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/C  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/C  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[22\]/C  BUS_INTERFACE_0/hit_count_RNO\[22\]/Y  BUS_INTERFACE_0/hit_count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[21\]/C  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/C  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/C  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[19\]/C  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/C  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNI0TMR\[23\]/A  BUS_INTERFACE_0/p3/count_RNI0TMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/A  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNI1AQ8\[17\]/B  BUS_INTERFACE_0/p2/count_RNI1AQ8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/B  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/B  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNI0TMR\[23\]/B  BUS_INTERFACE_0/p3/count_RNI0TMR\[23\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/A  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/A  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/A  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO\[17\]/A  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/A  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/A  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/C  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/B  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/B  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/HIT_INT_RNO/A  BUS_INTERFACE_0/HIT_INT_RNO/Y  BUS_INTERFACE_0/HIT_INT/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO\[21\]/A  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/A  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/C  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/C  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/C  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNITNKR_0\[14\]/A  BUS_INTERFACE_0/p3/count_RNITNKR_0\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/C  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/B  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/B  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_130/B  BUS_INTERFACE_0/p1/pwm6_0_I_130/Y  BUS_INTERFACE_0/p1/pwm6_0_I_135/C  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_130/B  BUS_INTERFACE_0/p/pwm6_0_I_130/Y  BUS_INTERFACE_0/p/pwm6_0_I_135/C  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_96/B  BUS_INTERFACE_0/p1/pwm6_0_I_96/Y  BUS_INTERFACE_0/p1/pwm6_0_I_102/C  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_96/B  BUS_INTERFACE_0/p/pwm6_0_I_96/Y  BUS_INTERFACE_0/p/pwm6_0_I_102/C  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[12\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/C  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/B  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/A  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/Y  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/A  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/A  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/Y  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/A  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/A  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNI1AQ8\[17\]/A  BUS_INTERFACE_0/p2/count_RNI1AQ8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/B  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/B  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/A  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/A  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/Y  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/A  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/B  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/C  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/B  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/B  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/C  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/B  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/C  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/A  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_1/C  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/B  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/B  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/A  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/B  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/B  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/B  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/C  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/A  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[3\]/A  BUS_INTERFACE_0/hit_count_RNO\[3\]/Y  BUS_INTERFACE_0/hit_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/A  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[5\]/A  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/B  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO\[18\]/B  BUS_INTERFACE_0/p2/count_RNO\[18\]/Y  BUS_INTERFACE_0/p2/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/B  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_1/C  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/A  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/A  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/A  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/A  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[12\]/A  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/C  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/B  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_97/A  BUS_INTERFACE_0/modulator/pwm6_0_I_97/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_101/C  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_86/B  BUS_INTERFACE_0/modulator/pwm6_0_I_86/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/B  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/B  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/B  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/A  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/A  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/A  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/A  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/B  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/B  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/B  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/B  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/A  BUS_INTERFACE_0/hit_count_RNI4TNQ\[9\]/Y  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/A  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/B  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_98/B  BUS_INTERFACE_0/p1/pwm6_0_I_98/Y  BUS_INTERFACE_0/p1/pwm6_0_I_100/C  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_98/B  BUS_INTERFACE_0/p/pwm6_0_I_98/Y  BUS_INTERFACE_0/p/pwm6_0_I_100/C  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/C  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/B  BUS_INTERFACE_0/p3/count_RNI83I91\[30\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/B  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_120/B  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/B  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/B  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/C  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/A  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/B  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/A  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/B  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/A  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/B  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7PFL1\[2\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/C  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[12\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO\[12\]/A  BUS_INTERFACE_0/hit_count_RNO\[12\]/Y  BUS_INTERFACE_0/hit_count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/B  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/B  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/C  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/C  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/A  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/A  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/B  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/B  BUS_INTERFACE_0/p3/count_RNIOJ4P7\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/A  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/A  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[8\]/A  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/A  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/A  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/C  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/C  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/B  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/C  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/B  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/B  BUS_INTERFACE_0/hit_count_RNI419I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/A  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/C  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/A  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/A  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_1/A  BUS_INTERFACE_0/p/pwm6_0_G_1/Y  BUS_INTERFACE_0/p/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_1/A  BUS_INTERFACE_0/p1/pwm6_0_G_1/Y  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/C  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_117/A  BUS_INTERFACE_0/modulator/pwm6_0_I_117/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_121/C  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/C  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/B  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/B  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/B  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/B  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/A  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/A  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/A  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/A  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/A  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/A  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/A  BUS_INTERFACE_0/p2/count_RNI6HBA\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/B  BUS_INTERFACE_0/p2/count_RNIBFK01\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/B  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/B  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_131/B  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/A  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/C  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/A  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/A  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/C  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/A  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/A  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/C  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/A  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_54/A  BUS_INTERFACE_0/modulator/pwm6_0_I_54/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_58/C  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/B  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/A  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_116/A  BUS_INTERFACE_0/modulator/pwm6_0_I_116/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_122/C  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_96/A  BUS_INTERFACE_0/modulator/pwm6_0_I_96/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_102/C  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO_2\[6\]/B  BUS_INTERFACE_0/p2/count_RNO_2\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/C  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/A  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/C  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/A  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_128/A  BUS_INTERFACE_0/modulator/pwm6_0_I_128/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_132/C  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_34/B  BUS_INTERFACE_0/modulator/un3_count_1_I_34/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_35/A  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/A  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_7/A  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/A  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNIJTFM\[18\]/B  BUS_INTERFACE_0/hit_count_RNIJTFM\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/A  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_121/A  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[12\]/B  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/A  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_7/A  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/A  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/A  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_7/A  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/A  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/C  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/C  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_100/B  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_133/B  BUS_INTERFACE_0/p1/pwm6_0_I_133/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/B  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_133/B  BUS_INTERFACE_0/p/pwm6_0_I_133/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/B  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/B  BUS_INTERFACE_0/hit_count_RNI5NFL1\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/C  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_132/A  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_85/B  BUS_INTERFACE_0/modulator/pwm6_0_I_85/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/A  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/B  BUS_INTERFACE_0/p3/count_RNI91CN1\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/A  BUS_INTERFACE_0/p3/count_RNI3E9O4\[19\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/A  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/B  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/A  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_34/B  BUS_INTERFACE_0/p1/un3_count_1_I_34/Y  BUS_INTERFACE_0/p1/un3_count_1_I_35/A  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_34/B  BUS_INTERFACE_0/p/un3_count_1_I_34/Y  BUS_INTERFACE_0/p/un3_count_1_I_35/A  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ_0\[6\]/A  BUS_INTERFACE_0/hit_count_RNI5UNQ_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/A  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_102/A  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/B  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/C  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/B  BUS_INTERFACE_0/hit_count_RNIK8VC1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/B  BUS_INTERFACE_0/hit_count_RNI0PUN4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9MME6\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/B  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/C  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/C  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/C  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/A  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/B  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_53/A  BUS_INTERFACE_0/modulator/pwm6_0_I_53/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_59/C  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_128/B  BUS_INTERFACE_0/p/pwm6_0_I_128/Y  BUS_INTERFACE_0/p/pwm6_0_I_132/C  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_128/B  BUS_INTERFACE_0/p1/pwm6_0_I_128/Y  BUS_INTERFACE_0/p1/pwm6_0_I_132/C  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_120/B  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_120/B  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_96/A  BUS_INTERFACE_0/p/pwm6_0_I_96/Y  BUS_INTERFACE_0/p/pwm6_0_I_102/C  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_96/A  BUS_INTERFACE_0/p1/pwm6_0_I_96/Y  BUS_INTERFACE_0/p1/pwm6_0_I_102/C  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/C  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_101/A  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/A  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/B  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/B  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_111/B  BUS_INTERFACE_0/p/pwm6_0_I_111/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/C  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_111/B  BUS_INTERFACE_0/p1/pwm6_0_I_111/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/C  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_36/A  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/A  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_31/A  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_30/A  BUS_INTERFACE_0/modulator/un3_count_1_I_30/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/A  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_89/B  BUS_INTERFACE_0/modulator/pwm6_0_I_89/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/A  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_119/B  BUS_INTERFACE_0/modulator/pwm6_0_I_119/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_124/C  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/A  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/C  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_55/B  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/A  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/C  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_55/B  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNI419I\[17\]/B  BUS_INTERFACE_0/hit_count_RNI419I\[17\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/B  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_109/A  BUS_INTERFACE_0/p1/pwm6_0_I_109/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/B  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_109/A  BUS_INTERFACE_0/p/pwm6_0_I_109/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/B  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_122/A  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNIEPGM\[23\]/A  BUS_INTERFACE_0/hit_count_RNIEPGM\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/A  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/A  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_117/A  BUS_INTERFACE_0/p1/pwm6_0_I_117/Y  BUS_INTERFACE_0/p1/pwm6_0_I_121/C  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_117/A  BUS_INTERFACE_0/p/pwm6_0_I_117/Y  BUS_INTERFACE_0/p/pwm6_0_I_121/C  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/B  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_57/B  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_87/B  BUS_INTERFACE_0/modulator/pwm6_0_I_87/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/C  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/A  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/C  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/C  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/B  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/B  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/B  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/B  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_54/A  BUS_INTERFACE_0/p1/un3_count_1_I_54/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/B  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/B  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/B  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/B  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/B  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_54/A  BUS_INTERFACE_0/p/un3_count_1_I_54/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/B  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_130/B  BUS_INTERFACE_0/modulator/pwm6_0_I_130/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_135/C  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_36/A  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/A  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_31/A  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_30/A  BUS_INTERFACE_0/p1/un3_count_1_I_30/Y  BUS_INTERFACE_0/p1/un3_count_1_I_45/A  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_36/A  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/A  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_31/A  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_30/A  BUS_INTERFACE_0/p/un3_count_1_I_30/Y  BUS_INTERFACE_0/p/un3_count_1_I_45/A  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/A  BUS_INTERFACE_0/hit_count_RNITKF41\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/C  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_118/A  BUS_INTERFACE_0/p/pwm6_0_I_118/Y  BUS_INTERFACE_0/p/pwm6_0_I_120/C  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_118/A  BUS_INTERFACE_0/p1/pwm6_0_I_118/Y  BUS_INTERFACE_0/p1/pwm6_0_I_120/C  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_59/A  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/B  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/B  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/B  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/B  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/B  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/C  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/A  BUS_INTERFACE_0/p3/count_RNIF7F91\[19\]/Y  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/C  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/C  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_93/A  BUS_INTERFACE_0/modulator/pwm6_0_I_93/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/B  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[22\]/B  BUS_INTERFACE_0/p2/count_RNIN1S8\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/A  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_111/A  BUS_INTERFACE_0/p1/pwm6_0_I_111/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/C  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_111/A  BUS_INTERFACE_0/p/pwm6_0_I_111/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/C  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/C  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/A  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_133/A  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/A  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_108/A  BUS_INTERFACE_0/p1/pwm6_0_I_108/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/A  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_108/A  BUS_INTERFACE_0/p/pwm6_0_I_108/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/A  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/A  BUS_INTERFACE_0/modulator/count_RNIDUGD\[28\]/Y  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/A  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/A  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/A  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/B  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_58/A  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/B  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/A  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_119/B  BUS_INTERFACE_0/p1/pwm6_0_I_119/Y  BUS_INTERFACE_0/p1/pwm6_0_I_124/C  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_119/B  BUS_INTERFACE_0/p/pwm6_0_I_119/Y  BUS_INTERFACE_0/p/pwm6_0_I_124/C  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/B  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/B  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/B  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/B  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/B  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/B  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/B  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/B  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/B  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/B  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/B  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/B  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/B  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/B  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/B  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/B  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNI1U8I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI1U8I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/B  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/A  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/C  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/C  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_110/A  BUS_INTERFACE_0/p1/pwm6_0_I_110/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/B  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_110/A  BUS_INTERFACE_0/p/pwm6_0_I_110/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/B  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/B  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/B  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/B  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/B  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/B  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/B  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/B  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_110/B  BUS_INTERFACE_0/p/pwm6_0_I_110/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/B  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_110/B  BUS_INTERFACE_0/p1/pwm6_0_I_110/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/B  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_121/A  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_121/A  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/C  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/C  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_97/A  BUS_INTERFACE_0/p1/pwm6_0_I_97/Y  BUS_INTERFACE_0/p1/pwm6_0_I_101/C  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_97/A  BUS_INTERFACE_0/p/pwm6_0_I_97/Y  BUS_INTERFACE_0/p/pwm6_0_I_101/C  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_86/B  BUS_INTERFACE_0/p1/pwm6_0_I_86/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/B  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_86/B  BUS_INTERFACE_0/p/pwm6_0_I_86/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/B  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/B  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/B  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[5\]/CLK  BUS_INTERFACE_0/PulseWidth\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_118/A  BUS_INTERFACE_0/modulator/pwm6_0_I_118/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_120/C  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[10\]/CLK  BUS_INTERFACE_0/PulseWidth\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_98/A  BUS_INTERFACE_0/modulator/pwm6_0_I_98/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_100/C  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/B  BUS_INTERFACE_0/p2/count_RNIVHLH\[19\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/B  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_112/A  BUS_INTERFACE_0/p1/pwm6_0_I_112/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/A  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_112/A  BUS_INTERFACE_0/p/pwm6_0_I_112/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/A  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_109/B  BUS_INTERFACE_0/p/pwm6_0_I_109/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/B  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_109/B  BUS_INTERFACE_0/p1/pwm6_0_I_109/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/B  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/B  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/C  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/A  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_112/B  BUS_INTERFACE_0/p/pwm6_0_I_112/Y  BUS_INTERFACE_0/p/pwm6_0_I_114/A  BUS_INTERFACE_0/p/pwm6_0_I_114/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/A  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_112/B  BUS_INTERFACE_0/p1/pwm6_0_I_112/Y  BUS_INTERFACE_0/p1/pwm6_0_I_114/A  BUS_INTERFACE_0/p1/pwm6_0_I_114/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/A  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/C  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/C  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/A  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/C  BUS_INTERFACE_0/p2/count_RNI868D\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/C  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/A  BUS_INTERFACE_0/p2/count_RNIEK2C3\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO\[21\]/B  BUS_INTERFACE_0/p2/count_RNO\[21\]/Y  BUS_INTERFACE_0/p2/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/B  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/B  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_99/B  BUS_INTERFACE_0/modulator/pwm6_0_I_99/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_104/C  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8_0\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/A  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/B  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/B  BUS_INTERFACE_0/p2/count_RNI24AG\[0\]/Y  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/A  BUS_INTERFACE_0/p2/count_RNI6S021\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/A  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/B  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/B  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/B  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/C  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/A  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNIJTFM\[18\]/A  BUS_INTERFACE_0/hit_count_RNIJTFM\[18\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/A  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIEPGM\[23\]/B  BUS_INTERFACE_0/hit_count_RNIEPGM\[23\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/A  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/B  BUS_INTERFACE_0/p1/count_RNI1P0M\[28\]/Y  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/A  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/B  BUS_INTERFACE_0/p/count_RNIVJ96\[28\]/Y  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/A  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/B  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/B  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[22\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[22\]/Y  BUS_INTERFACE_0/hit_count_RNO\[22\]/A  BUS_INTERFACE_0/hit_count_RNO\[22\]/Y  BUS_INTERFACE_0/hit_count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/A  BUS_INTERFACE_0/p1/count_RNI1Q1M\[26\]/Y  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/A  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/A  BUS_INTERFACE_0/p/count_RNIVKA6\[26\]/Y  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/A  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNI1U8I\[15\]/A  BUS_INTERFACE_0/hit_count_RNI1U8I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/B  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO\[5\]/C  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/A  BUS_INTERFACE_0/modulator/count_RNIDVHD\[26\]/Y  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/A  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/A  BUS_INTERFACE_0/p3/count_RNI2TV31\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/C  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/B  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/B  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/B  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/B  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/B  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/C  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[8\]/A  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_132/B  BUS_INTERFACE_0/p/pwm6_0_I_132/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/A  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_132/B  BUS_INTERFACE_0/p1/pwm6_0_I_132/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/A  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/A  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/B  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/B  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/B  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/B  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/B  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_45/B  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/C  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/B  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[1\]/CLK  BUS_INTERFACE_0/PulseWidth\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_127/A  BUS_INTERFACE_0/modulator/pwm6_0_I_127/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_133/C  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/A  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_51/A  BUS_INTERFACE_0/p1/un3_count_1_I_51/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/A  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/A  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_51/A  BUS_INTERFACE_0/p/un3_count_1_I_51/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/A  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/A  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/B  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_98/A  BUS_INTERFACE_0/p/pwm6_0_I_98/Y  BUS_INTERFACE_0/p/pwm6_0_I_100/C  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_98/A  BUS_INTERFACE_0/p1/pwm6_0_I_98/Y  BUS_INTERFACE_0/p1/pwm6_0_I_100/C  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_117/B  BUS_INTERFACE_0/p/pwm6_0_I_117/Y  BUS_INTERFACE_0/p/pwm6_0_I_121/C  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_117/B  BUS_INTERFACE_0/p1/pwm6_0_I_117/Y  BUS_INTERFACE_0/p1/pwm6_0_I_121/C  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/B  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/A  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_0_0/A  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[0\]/CLK  BUS_INTERFACE_0/PulseWidth\[0\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_129/A  BUS_INTERFACE_0/modulator/pwm6_0_I_129/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_131/C  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/B  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/B  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_86/A  BUS_INTERFACE_0/modulator/pwm6_0_I_86/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/B  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIT6GH\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/S  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[19\]/CLK  BUS_INTERFACE_0/PulseWidth\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_55/A  BUS_INTERFACE_0/modulator/pwm6_0_I_55/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_57/C  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/C  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/C  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/A  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/Y  BUS_INTERFACE_0/p3/count\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/B  BUS_INTERFACE_0/p3/count_RNI5T852\[10\]/Y  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/A  BUS_INTERFACE_0/p3/count_RNIH3NS3\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/A  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/B  BUS_INTERFACE_0/p2/count_RNIL7LH\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/A  BUS_INTERFACE_0/p2/count_RNIKPA31\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/B  BUS_INTERFACE_0/p2/count_RNIQLB52\[0\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/B  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/B  BUS_INTERFACE_0/p3/count_RNIPKBC1\[1\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/B  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/C  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_56/B  BUS_INTERFACE_0/modulator/pwm6_0_I_56/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_61/C  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/A  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/B  BUS_INTERFACE_0/hit_count_RNI93I41\[16\]/Y  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/C  BUS_INTERFACE_0/hit_count_RNIOQBD2\[15\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/B  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_92/A  BUS_INTERFACE_0/modulator/pwm6_0_I_92/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/A  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/B  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/B  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/A  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_27/A  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/B  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIN1S8\[22\]/A  BUS_INTERFACE_0/p2/count_RNIN1S8\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/C  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/A  BUS_INTERFACE_0/p3/count_RNI8R352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/A  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/B  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/A  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/B  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/B  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_117/B  BUS_INTERFACE_0/modulator/pwm6_0_I_117/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_121/C  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_97/B  BUS_INTERFACE_0/modulator/pwm6_0_I_97/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_101/C  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_100/B  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_100/B  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_85/B  BUS_INTERFACE_0/p1/pwm6_0_I_85/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/A  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_85/B  BUS_INTERFACE_0/p/pwm6_0_I_85/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/A  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_93/B  BUS_INTERFACE_0/modulator/pwm6_0_I_93/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/B  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/A  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/B  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_102/A  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_102/A  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/B  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/B  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/A  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/A  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNI419I\[17\]/A  BUS_INTERFACE_0/hit_count_RNI419I\[17\]/Y  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/B  BUS_INTERFACE_0/hit_count_RNIKJ8D2\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/A  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_29/C  BUS_INTERFACE_0/p1/un3_count_1_I_29/Y  BUS_INTERFACE_0/p1/un3_count_1_G/C  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G/C  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G/C  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/A  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_29/C  BUS_INTERFACE_0/p/un3_count_1_I_29/Y  BUS_INTERFACE_0/p/un3_count_1_G/C  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/A  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/C  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/A  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/C  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_61/A  BUS_INTERFACE_0/modulator/un3_count_1_I_61/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_62/A  BUS_INTERFACE_0/modulator/un3_count_1_I_62/Y  BUS_INTERFACE_0/modulator/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_51/C  BUS_INTERFACE_0/modulator/un3_count_1_I_51/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/A  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/C  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/C  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/A  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_29/C  BUS_INTERFACE_0/modulator/un3_count_1_I_29/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/C  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/A  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/A  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/A  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/B  BUS_INTERFACE_0/p2/count_RNI3ES8\[28\]/Y  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/A  BUS_INTERFACE_0/p2/count_RNI4OMH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/A  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/A  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_101/A  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_101/A  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/C  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/B  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/C  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/B  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/A  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/A  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/A  BUS_INTERFACE_0/p3/count_RNIVK9N1\[16\]/Y  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/B  BUS_INTERFACE_0/p3/count_RNI7GDS3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/B  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/B  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/B  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_54/C  BUS_INTERFACE_0/modulator/un3_count_1_I_54/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_55/B  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_89/A  BUS_INTERFACE_0/modulator/pwm6_0_I_89/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/A  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_80/B  BUS_INTERFACE_0/modulator/pwm6_0_I_80/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/C  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/C  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/A  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/B  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/B  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/C  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/A  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/A  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/B  BUS_INTERFACE_0/p2/count_RNI3A2M\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/A  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/B  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/C  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/B  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/B  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/C  BUS_INTERFACE_0/p2/count_RNI5EN31\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/A  BUS_INTERFACE_0/p2/count_RNIGTB42\[11\]/Y  BUS_INTERFACE_0/p2/count_RNO\[12\]/B  BUS_INTERFACE_0/p2/count_RNO\[12\]/Y  BUS_INTERFACE_0/p2/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[25\]/CLK  BUS_INTERFACE_0/hit_count\[25\]/Q  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/B  BUS_INTERFACE_0/hit_count_RNILUKV\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/B  BUS_INTERFACE_0/hit_count_RNIVJSF3\[25\]/Y  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/C  BUS_INTERFACE_0/hit_count_RNIB2HA8\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_130/A  BUS_INTERFACE_0/p/pwm6_0_I_130/Y  BUS_INTERFACE_0/p/pwm6_0_I_135/C  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_130/A  BUS_INTERFACE_0/p1/pwm6_0_I_130/Y  BUS_INTERFACE_0/p1/pwm6_0_I_135/C  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_54/B  BUS_INTERFACE_0/modulator/pwm6_0_I_54/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_58/C  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/B  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_81/A  BUS_INTERFACE_0/modulator/pwm6_0_I_81/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/B  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_87/B  BUS_INTERFACE_0/p1/pwm6_0_I_87/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/C  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_87/B  BUS_INTERFACE_0/p/pwm6_0_I_87/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/C  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/B  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/B  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/B  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/p/pwm6_0_G_0_0/B  BUS_INTERFACE_0/p/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/B  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/B  BUS_INTERFACE_0/p1/pwm6_0_G_0_0/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/B  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/B  BUS_INTERFACE_0/hit_count_RNIGL381\[5\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/C  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/C  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/C  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/B  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/A  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/B  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_109/A  BUS_INTERFACE_0/modulator/pwm6_0_I_109/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/B  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/B  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/Y  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/B  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_135/A  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_135/A  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_133/A  BUS_INTERFACE_0/p/pwm6_0_I_133/Y  BUS_INTERFACE_0/p/pwm6_0_I_136/B  BUS_INTERFACE_0/p/pwm6_0_I_136/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/A  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_133/A  BUS_INTERFACE_0/p1/pwm6_0_I_133/Y  BUS_INTERFACE_0/p1/pwm6_0_I_136/B  BUS_INTERFACE_0/p1/pwm6_0_I_136/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/A  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_121/B  BUS_INTERFACE_0/p/pwm6_0_I_121/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/C  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_121/B  BUS_INTERFACE_0/p1/pwm6_0_I_121/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/C  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_108/B  BUS_INTERFACE_0/p/pwm6_0_I_108/Y  BUS_INTERFACE_0/p/pwm6_0_I_113/A  BUS_INTERFACE_0/p/pwm6_0_I_113/Y  BUS_INTERFACE_0/p/pwm6_0_I_115/B  BUS_INTERFACE_0/p/pwm6_0_I_115/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/B  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_108/B  BUS_INTERFACE_0/p1/pwm6_0_I_108/Y  BUS_INTERFACE_0/p1/pwm6_0_I_113/A  BUS_INTERFACE_0/p1/pwm6_0_I_113/Y  BUS_INTERFACE_0/p1/pwm6_0_I_115/B  BUS_INTERFACE_0/p1/pwm6_0_I_115/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/B  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_80/A  BUS_INTERFACE_0/modulator/pwm6_0_I_80/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/C  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_122/B  BUS_INTERFACE_0/modulator/pwm6_0_I_122/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/B  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_102/B  BUS_INTERFACE_0/modulator/pwm6_0_I_102/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/B  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/B  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/A  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/A  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/B  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/B  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/count_RNIM986\[12\]/B  BUS_INTERFACE_0/p/count_RNIM986\[12\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/B  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/C  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/C  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/A  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_82/A  BUS_INTERFACE_0/modulator/pwm6_0_I_82/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/A  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/A  BUS_INTERFACE_0/p2/count_RNIRCKH\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/B  BUS_INTERFACE_0/p2/count_RNIUMM71\[14\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/B  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/B  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/A  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/Y  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/B  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/A  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_119/A  BUS_INTERFACE_0/p/pwm6_0_I_119/Y  BUS_INTERFACE_0/p/pwm6_0_I_124/C  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_119/A  BUS_INTERFACE_0/p1/pwm6_0_I_119/Y  BUS_INTERFACE_0/p1/pwm6_0_I_124/C  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/A  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_111/A  BUS_INTERFACE_0/modulator/pwm6_0_I_111/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/C  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/A  BUS_INTERFACE_0/p1/count_RNID7QB\[7\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/A  BUS_INTERFACE_0/p/count_RNIBJ46\[7\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/B  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_110/A  BUS_INTERFACE_0/modulator/pwm6_0_I_110/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/B  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/B  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/Y  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/C  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/B  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/Y  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/C  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_92/B  BUS_INTERFACE_0/modulator/pwm6_0_I_92/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_94/A  BUS_INTERFACE_0/modulator/pwm6_0_I_94/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/C  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_97/B  BUS_INTERFACE_0/p/pwm6_0_I_97/Y  BUS_INTERFACE_0/p/pwm6_0_I_101/C  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_97/B  BUS_INTERFACE_0/p1/pwm6_0_I_97/Y  BUS_INTERFACE_0/p1/pwm6_0_I_101/C  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNIR5S8\[23\]/A  BUS_INTERFACE_0/p2/count_RNIR5S8\[23\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/A  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/A  BUS_INTERFACE_0/modulator/count_RNI7NFD\[15\]/Y  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/B  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M\[8\]/Y  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/A  BUS_INTERFACE_0/p3/count_RNIRHBG2\[1\]/Y  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/A  BUS_INTERFACE_0/p3/count_RNIBT95B\[1\]/Y  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/C  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/B  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/B  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/A  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_81/B  BUS_INTERFACE_0/modulator/pwm6_0_I_81/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/B  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_85/A  BUS_INTERFACE_0/modulator/pwm6_0_I_85/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/A  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_99/B  BUS_INTERFACE_0/p1/pwm6_0_I_99/Y  BUS_INTERFACE_0/p1/pwm6_0_I_104/C  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_99/B  BUS_INTERFACE_0/p/pwm6_0_I_99/Y  BUS_INTERFACE_0/p/pwm6_0_I_104/C  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_108/A  BUS_INTERFACE_0/modulator/pwm6_0_I_108/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/A  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/B  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_80/A  BUS_INTERFACE_0/modulator/un3_count_1_I_80/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/B  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI0PNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI0PNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/B  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNIR5S8\[23\]/B  BUS_INTERFACE_0/p2/count_RNIR5S8\[23\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/A  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/B  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/Y  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/A  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/count_RNITP06\[8\]/B  BUS_INTERFACE_0/p/count_RNITP06\[8\]/Y  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/A  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_44/A  BUS_INTERFACE_0/p1/un3_count_1_I_44/Y  BUS_INTERFACE_0/p1/un3_count_1_I_45/B  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_44/A  BUS_INTERFACE_0/p/un3_count_1_I_44/Y  BUS_INTERFACE_0/p/un3_count_1_I_45/B  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/B  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_44/A  BUS_INTERFACE_0/modulator/un3_count_1_I_44/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/B  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_90/A  BUS_INTERFACE_0/modulator/pwm6_0_I_90/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_91/B  BUS_INTERFACE_0/modulator/pwm6_0_I_91/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/B  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_86/A  BUS_INTERFACE_0/p/pwm6_0_I_86/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/B  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_86/A  BUS_INTERFACE_0/p1/pwm6_0_I_86/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/B  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/B  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/B  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/C  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/A  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[3\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[3\]/Y  BUS_INTERFACE_0/hit_count_RNO\[3\]/C  BUS_INTERFACE_0/hit_count_RNO\[3\]/Y  BUS_INTERFACE_0/hit_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_120/A  BUS_INTERFACE_0/p/pwm6_0_I_120/Y  BUS_INTERFACE_0/p/pwm6_0_G_3/A  BUS_INTERFACE_0/p/pwm6_0_G_3/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/B  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_120/A  BUS_INTERFACE_0/p1/pwm6_0_I_120/Y  BUS_INTERFACE_0/p1/pwm6_0_G_3/A  BUS_INTERFACE_0/p1/pwm6_0_G_3/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/B  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/A  BUS_INTERFACE_0/p2/count_RNIR6T8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/A  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/A  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/A  BUS_INTERFACE_0/p1/count_RNIOEVL\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/B  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/count_RNIM986\[12\]/A  BUS_INTERFACE_0/p/count_RNIM986\[12\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/B  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_59/B  BUS_INTERFACE_0/modulator/pwm6_0_I_59/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/B  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_134/A  BUS_INTERFACE_0/p1/pwm6_0_I_134/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/C  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_134/A  BUS_INTERFACE_0/p/pwm6_0_I_134/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/C  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_112/A  BUS_INTERFACE_0/modulator/pwm6_0_I_112/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/A  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/B  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/C  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_80/A  BUS_INTERFACE_0/p1/un3_count_1_I_80/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/B  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/B  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/C  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_80/A  BUS_INTERFACE_0/p/un3_count_1_I_80/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/B  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/A  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/A  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNI0PNQ\[6\]/A  BUS_INTERFACE_0/hit_count_RNI0PNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/B  BUS_INTERFACE_0/hit_count_RNI90JT2\[6\]/Y  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/B  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/B  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/B  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_120/A  BUS_INTERFACE_0/modulator/pwm6_0_I_120/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/A  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_100/A  BUS_INTERFACE_0/modulator/pwm6_0_I_100/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/A  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[2\]/CLK  BUS_INTERFACE_0/PulseWidth\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_128/B  BUS_INTERFACE_0/modulator/pwm6_0_I_128/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_132/C  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_121/B  BUS_INTERFACE_0/modulator/pwm6_0_I_121/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_125/C  BUS_INTERFACE_0/modulator/pwm6_0_I_125/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/A  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_101/B  BUS_INTERFACE_0/modulator/pwm6_0_I_101/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_105/C  BUS_INTERFACE_0/modulator/pwm6_0_I_105/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/A  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[31\]/CLK  BUS_INTERFACE_0/p2/count\[31\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/B  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_87/A  BUS_INTERFACE_0/modulator/pwm6_0_I_87/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_88/C  BUS_INTERFACE_0/modulator/pwm6_0_I_88/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_95/A  BUS_INTERFACE_0/modulator/pwm6_0_I_95/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/C  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/B  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/Y  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_73/A  BUS_INTERFACE_0/p1/pwm6_0_I_73/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/C  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_73/A  BUS_INTERFACE_0/p/pwm6_0_I_73/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/C  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/C  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/B  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg_RNO/A  CoreUARTapb_0/uUART/overflow_reg_RNO/Y  CoreUARTapb_0/uUART/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/A  BUS_INTERFACE_0/p1/count_RNIVSK1\[8\]/Y  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/A  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/count_RNITP06\[8\]/A  BUS_INTERFACE_0/p/count_RNITP06\[8\]/Y  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/A  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNINL0T\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJE592_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/C  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/C  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/A  BUS_INTERFACE_0/modulator/count_RNILIT7\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/B  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/A  BUS_INTERFACE_0/p1/count_RNI50RB\[20\]/Y  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/C  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/A  BUS_INTERFACE_0/p/count_RNI3C56\[20\]/Y  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/C  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/B  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/Y  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/B  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/count_RNID906\[1\]/B  BUS_INTERFACE_0/p/count_RNID906\[1\]/Y  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/B  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/B  BUS_INTERFACE_0/p3/count_RNIC7I91\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/C  BUS_INTERFACE_0/p3/count_RNI2NV03\[26\]/Y  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/A  BUS_INTERFACE_0/p3/count_RNI97DT6\[26\]/Y  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/A  BUS_INTERFACE_0/p3/count_RNIQA4QA\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/A  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_70/A  BUS_INTERFACE_0/p1/pwm6_0_I_70/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/C  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_70/A  BUS_INTERFACE_0/p/pwm6_0_I_70/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/C  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_85/A  BUS_INTERFACE_0/p/pwm6_0_I_85/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/A  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_85/A  BUS_INTERFACE_0/p1/pwm6_0_I_85/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/A  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI3EB2\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/B  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_68/B  BUS_INTERFACE_0/p/pwm6_0_I_68/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/A  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_68/B  BUS_INTERFACE_0/p1/pwm6_0_I_68/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/A  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/B  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/A  BUS_INTERFACE_0/modulator/count_RNI3EB2\[6\]/Y  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/C  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_67/B  BUS_INTERFACE_0/p/pwm6_0_I_67/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/B  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_67/B  BUS_INTERFACE_0/p1/pwm6_0_I_67/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/B  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/B  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/A  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/B  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/A  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/A  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/B  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/A  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/B  BUS_INTERFACE_0/modulator/count_RNIIFT7\[13\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/A  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_102/B  BUS_INTERFACE_0/p/pwm6_0_I_102/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/B  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_102/B  BUS_INTERFACE_0/p1/pwm6_0_I_102/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/B  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/S  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/B  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/Y  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/C  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/B  BUS_INTERFACE_0/p1/count_RNIVF2C1\[25\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/C  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/B  BUS_INTERFACE_0/p/count_RNIR5KC\[25\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/C  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_80/B  BUS_INTERFACE_0/p/pwm6_0_I_80/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/C  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_80/B  BUS_INTERFACE_0/p1/pwm6_0_I_80/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/C  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/B  BUS_INTERFACE_0/modulator/count_RNINQ2R\[25\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/C  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/B  BUS_INTERFACE_0/modulator/count_RNIJM2R\[17\]/Y  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/C  BUS_INTERFACE_0/modulator/count_RNI8KB51\[2\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/C  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[7\]/CLK  BUS_INTERFACE_0/PulseWidth\[7\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_111/B  BUS_INTERFACE_0/modulator/pwm6_0_I_111/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/C  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/A  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_25/B  BUS_INTERFACE_0/p1/un3_count_1_I_25/Y  BUS_INTERFACE_0/p1/un3_count_1_I_26/A  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/A  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_25/B  BUS_INTERFACE_0/p/un3_count_1_I_25/Y  BUS_INTERFACE_0/p/un3_count_1_I_26/A  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIKHK1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/A  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/A  BUS_INTERFACE_0/p/count_RNIIE06\[2\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/A  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/A  BUS_INTERFACE_0/modulator/count_RNI3LHD\[24\]/Y  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/A  BUS_INTERFACE_0/modulator/count_RNIF2IG1\[8\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/B  BUS_INTERFACE_0/hit_count_RNI9TNM1\[17\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/B  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_57/A  BUS_INTERFACE_0/modulator/pwm6_0_I_57/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/A  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_58/B  BUS_INTERFACE_0/modulator/pwm6_0_I_58/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_62/C  BUS_INTERFACE_0/modulator/pwm6_0_I_62/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/A  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/B  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_100/A  BUS_INTERFACE_0/p/pwm6_0_I_100/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/A  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_100/A  BUS_INTERFACE_0/p1/pwm6_0_I_100/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/A  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_73/B  BUS_INTERFACE_0/p/pwm6_0_I_73/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/C  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_73/B  BUS_INTERFACE_0/p1/pwm6_0_I_73/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/C  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_101/B  BUS_INTERFACE_0/p/pwm6_0_I_101/Y  BUS_INTERFACE_0/p/pwm6_0_I_105/C  BUS_INTERFACE_0/p/pwm6_0_I_105/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/A  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_101/B  BUS_INTERFACE_0/p1/pwm6_0_I_101/Y  BUS_INTERFACE_0/p1/pwm6_0_I_105/C  BUS_INTERFACE_0/p1/pwm6_0_I_105/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/A  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/A  BUS_INTERFACE_0/p2/count_RNIV9S8\[26\]/Y  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/B  BUS_INTERFACE_0/p2/count_RNIHHKQ\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/A  BUS_INTERFACE_0/p2/count_RNIF8B22\[22\]/Y  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/A  BUS_INTERFACE_0/p2/count_RNIV5N64\[22\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/A  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_69/A  BUS_INTERFACE_0/p1/pwm6_0_I_69/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/B  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_69/A  BUS_INTERFACE_0/p/pwm6_0_I_69/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/B  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/clear_parity_en_1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/B  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/A  BUS_INTERFACE_0/p2/count_RNIKORH\[5\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_1/C  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_119/A  BUS_INTERFACE_0/modulator/pwm6_0_I_119/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_124/C  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_99/A  BUS_INTERFACE_0/modulator/pwm6_0_I_99/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_104/C  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_92/A  BUS_INTERFACE_0/p1/pwm6_0_I_92/Y  BUS_INTERFACE_0/p1/pwm6_0_I_94/A  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_92/A  BUS_INTERFACE_0/p/pwm6_0_I_92/Y  BUS_INTERFACE_0/p/pwm6_0_I_94/A  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_74/B  BUS_INTERFACE_0/p/pwm6_0_I_74/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/B  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_74/B  BUS_INTERFACE_0/p1/pwm6_0_I_74/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/B  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_70/B  BUS_INTERFACE_0/p/pwm6_0_I_70/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/C  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_70/B  BUS_INTERFACE_0/p1/pwm6_0_I_70/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/C  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/C  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/B  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/B  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_99/A  BUS_INTERFACE_0/p/pwm6_0_I_99/Y  BUS_INTERFACE_0/p/pwm6_0_I_104/C  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_99/A  BUS_INTERFACE_0/p1/pwm6_0_I_99/Y  BUS_INTERFACE_0/p1/pwm6_0_I_104/C  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/A  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/A  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i_3/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/C  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/A  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_85/C  BUS_INTERFACE_0/modulator/un3_count_1_I_85/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_86/A  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/A  BUS_INTERFACE_0/p1/count_RNIFCK1\[1\]/Y  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/B  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/count_RNID906\[1\]/A  BUS_INTERFACE_0/p/count_RNID906\[1\]/Y  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/B  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/A  BUS_INTERFACE_0/p1/count_RNINF1M\[21\]/Y  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/A  BUS_INTERFACE_0/p1/count_RNIEE3O2\[12\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/C  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/A  BUS_INTERFACE_0/p/count_RNILAA6\[21\]/Y  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/A  BUS_INTERFACE_0/p/count_RNI6Q6P\[12\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/C  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/B  BUS_INTERFACE_0/hit_count_RNI7C381\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_69/B  BUS_INTERFACE_0/p/pwm6_0_I_69/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/B  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_69/B  BUS_INTERFACE_0/p1/pwm6_0_I_69/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/B  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/A  BUS_INTERFACE_0/modulator/count_RNI1HFD\[11\]/Y  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/C  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_68/A  BUS_INTERFACE_0/p1/pwm6_0_I_68/Y  BUS_INTERFACE_0/p1/pwm6_0_I_75/A  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_68/A  BUS_INTERFACE_0/p/pwm6_0_I_68/Y  BUS_INTERFACE_0/p/pwm6_0_I_75/A  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_81/A  BUS_INTERFACE_0/p1/pwm6_0_I_81/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/B  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_81/A  BUS_INTERFACE_0/p/pwm6_0_I_81/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/B  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_74/A  BUS_INTERFACE_0/p1/pwm6_0_I_74/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/B  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_74/A  BUS_INTERFACE_0/p/pwm6_0_I_74/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/B  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/B  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/B  BUS_INTERFACE_0/p1/count_RNIN72C1\[22\]/Y  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/C  BUS_INTERFACE_0/p1/count_RNIO0HP1\[2\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/C  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/B  BUS_INTERFACE_0/p/count_RNIJTJC\[22\]/Y  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/C  BUS_INTERFACE_0/p/count_RNIGVOO\[2\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/C  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/A  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/C  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/A  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_I_85/C  BUS_INTERFACE_0/p/un3_count_1_I_85/Y  BUS_INTERFACE_0/p/un3_count_1_I_86/A  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[2\]/CLK  BUS_INTERFACE_0/PulseWidth\[2\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_133/B  BUS_INTERFACE_0/modulator/pwm6_0_I_133/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/B  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_72/A  BUS_INTERFACE_0/p1/pwm6_0_I_72/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/A  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_72/A  BUS_INTERFACE_0/p/pwm6_0_I_72/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/A  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err_0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/A  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/A  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_67/A  BUS_INTERFACE_0/p1/pwm6_0_I_67/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/B  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_67/A  BUS_INTERFACE_0/p/pwm6_0_I_67/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/B  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_72/A  BUS_INTERFACE_0/modulator/un3_count_1_I_72/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/C  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_63/A  BUS_INTERFACE_0/modulator/un3_count_1_I_63/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/C  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_124/A  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_81/B  BUS_INTERFACE_0/p/pwm6_0_I_81/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/B  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_81/B  BUS_INTERFACE_0/p1/pwm6_0_I_81/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/B  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[6\]/CLK  BUS_INTERFACE_0/PulseWidth\[6\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_109/B  BUS_INTERFACE_0/modulator/pwm6_0_I_109/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/B  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_134/A  BUS_INTERFACE_0/modulator/pwm6_0_I_134/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/C  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_80/A  BUS_INTERFACE_0/p1/pwm6_0_I_80/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/C  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_80/A  BUS_INTERFACE_0/p/pwm6_0_I_80/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/C  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_135/A  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_72/A  BUS_INTERFACE_0/p1/un3_count_1_I_72/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/C  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_63/A  BUS_INTERFACE_0/p1/un3_count_1_I_63/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/C  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_72/A  BUS_INTERFACE_0/p/un3_count_1_I_72/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/C  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_63/A  BUS_INTERFACE_0/p/un3_count_1_I_63/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/C  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_82/B  BUS_INTERFACE_0/modulator/pwm6_0_I_82/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_83/A  BUS_INTERFACE_0/modulator/pwm6_0_I_83/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/B  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/A  BUS_INTERFACE_0/hit_count_RNI5RJD1\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO\[17\]/A  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_72/B  BUS_INTERFACE_0/p/pwm6_0_I_72/Y  BUS_INTERFACE_0/p/pwm6_0_I_76/A  BUS_INTERFACE_0/p/pwm6_0_I_76/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/B  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_72/B  BUS_INTERFACE_0/p1/pwm6_0_I_72/Y  BUS_INTERFACE_0/p1/pwm6_0_I_76/A  BUS_INTERFACE_0/p1/pwm6_0_I_76/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/B  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/C  BUS_INTERFACE_0/p3/count_RNIHD811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/C  BUS_INTERFACE_0/p3/count_RNIC6EN1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/A  BUS_INTERFACE_0/p3/count_RNI5RP33\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_56/A  BUS_INTERFACE_0/modulator/pwm6_0_I_56/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_61/C  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/A  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/Y  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/A  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/C  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/B  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_82/A  BUS_INTERFACE_0/p1/pwm6_0_I_82/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/A  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_82/A  BUS_INTERFACE_0/p/pwm6_0_I_82/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/A  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[0\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/C  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_66/A  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_75/A  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/A  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_71/A  BUS_INTERFACE_0/p1/pwm6_0_I_71/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/A  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_71/A  BUS_INTERFACE_0/p/pwm6_0_I_71/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/A  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/C  BUS_INTERFACE_0/p2/count_RNI33AD\[31\]/Y  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/A  BUS_INTERFACE_0/p2/count_RNIQ46M\[22\]/Y  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/C  BUS_INTERFACE_0/p2/count_RNII7MP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/A  BUS_INTERFACE_0/p2/count_RNI611T2\[20\]/Y  BUS_INTERFACE_0/p2/pwm_RNO/A  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_83/C  BUS_INTERFACE_0/modulator/un3_count_1_I_83/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_84/C  BUS_INTERFACE_0/modulator/un3_count_1_I_84/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/modulator/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_3/A  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_66/A  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_75/A  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/A  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_66/A  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_75/A  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/A  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/C  BUS_INTERFACE_0/p3/count_RNIE9I91\[31\]/Y  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/C  BUS_INTERFACE_0/p3/count_RNIG8952\[24\]/Y  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/C  BUS_INTERFACE_0/p3/count_RNIDTKS3\[14\]/Y  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/B  BUS_INTERFACE_0/p3/count_RNIGBUK8\[14\]/Y  BUS_INTERFACE_0/p3/pwm_RNO/B  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/A  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/A  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/B  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/B  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_19/A  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_13/A  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_104/A  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/A  BUS_INTERFACE_0/hit_count_RNI94DR\[20\]/Y  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/A  BUS_INTERFACE_0/hit_count_RNII15I2\[20\]/Y  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/B  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/B  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/A  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/B  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/B  BUS_INTERFACE_0/modulator/count_RNI3MID\[31\]/Y  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/A  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_124/A  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_124/A  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_3\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_87/A  BUS_INTERFACE_0/p/pwm6_0_I_87/Y  BUS_INTERFACE_0/p/pwm6_0_I_88/C  BUS_INTERFACE_0/p/pwm6_0_I_88/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/A  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_87/A  BUS_INTERFACE_0/p1/pwm6_0_I_87/Y  BUS_INTERFACE_0/p1/pwm6_0_I_88/C  BUS_INTERFACE_0/p1/pwm6_0_I_88/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/A  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_110/B  BUS_INTERFACE_0/modulator/pwm6_0_I_110/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/B  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_83/C  BUS_INTERFACE_0/p1/un3_count_1_I_83/Y  BUS_INTERFACE_0/p1/un3_count_1_I_84/C  BUS_INTERFACE_0/p1/un3_count_1_I_84/Y  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p1/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p1/un3_count_1_G_3/A  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_83/C  BUS_INTERFACE_0/p/un3_count_1_I_83/Y  BUS_INTERFACE_0/p/un3_count_1_I_84/C  BUS_INTERFACE_0/p/un3_count_1_I_84/Y  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/A  BUS_INTERFACE_0/p/un3_count_1_G_0_1_i/Y  BUS_INTERFACE_0/p/un3_count_1_G_3/A  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_123/A  BUS_INTERFACE_0/modulator/pwm6_0_I_123/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/C  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/A  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/Y  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/A  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/A  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/Y  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/A  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_73/A  BUS_INTERFACE_0/modulator/pwm6_0_I_73/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/C  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/B  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/B  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/B  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_19/A  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_19/A  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_112/B  BUS_INTERFACE_0/modulator/pwm6_0_I_112/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_114/A  BUS_INTERFACE_0/modulator/pwm6_0_I_114/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/A  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[1\]/CLK  BUS_INTERFACE_0/PulseWidth\[1\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_131/A  BUS_INTERFACE_0/modulator/pwm6_0_I_131/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/A  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[3\]/CLK  BUS_INTERFACE_0/PulseWidth\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_132/B  BUS_INTERFACE_0/modulator/pwm6_0_I_132/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_136/C  BUS_INTERFACE_0/modulator/pwm6_0_I_136/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/A  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIDMF41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_67/B  BUS_INTERFACE_0/modulator/un3_count_1_I_67/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/B  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_82/B  BUS_INTERFACE_0/p/pwm6_0_I_82/Y  BUS_INTERFACE_0/p/pwm6_0_I_83/A  BUS_INTERFACE_0/p/pwm6_0_I_83/Y  BUS_INTERFACE_0/p/pwm6_0_I_84/A  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_82/B  BUS_INTERFACE_0/p1/pwm6_0_I_82/Y  BUS_INTERFACE_0/p1/pwm6_0_I_83/A  BUS_INTERFACE_0/p1/pwm6_0_I_83/Y  BUS_INTERFACE_0/p1/pwm6_0_I_84/A  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_19/B  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_19/B  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_19/B  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_70/A  BUS_INTERFACE_0/modulator/pwm6_0_I_70/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/C  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/A  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/A  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/A  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/A  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/A  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/A  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNI3H3C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/B  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/A  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_72/B  BUS_INTERFACE_0/modulator/un3_count_1_I_72/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/C  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G/B  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G/B  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/A  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_67/C  BUS_INTERFACE_0/p1/un3_count_1_I_67/Y  BUS_INTERFACE_0/p1/un3_count_1_G/B  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_85/A  BUS_INTERFACE_0/p1/un3_count_1_I_85/Y  BUS_INTERFACE_0/p1/un3_count_1_I_86/A  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_67/C  BUS_INTERFACE_0/p/un3_count_1_I_67/Y  BUS_INTERFACE_0/p/un3_count_1_G/B  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/A  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIKGLH1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_61/A  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_4\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/C  BUS_INTERFACE_0/hit_count_RNO_2\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_75/B  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_71/A  BUS_INTERFACE_0/modulator/un3_count_1_I_71/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/B  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[2\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/A  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI6M4L2\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/B  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/C  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/A  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_24/C  BUS_INTERFACE_0/modulator/un3_count_1_I_24/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_25/B  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_66/A  BUS_INTERFACE_0/modulator/pwm6_0_I_66/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/C  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/B  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/B  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/B  BUS_INTERFACE_0/hit_count_RNI2RNQ\[2\]/Y  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/C  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/C  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_89/B  BUS_INTERFACE_0/p1/pwm6_0_I_89/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/B  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_89/B  BUS_INTERFACE_0/p/pwm6_0_I_89/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/B  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/C  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/C  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/C  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_66/B  BUS_INTERFACE_0/modulator/pwm6_0_I_66/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/C  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_79/A  BUS_INTERFACE_0/modulator/pwm6_0_I_79/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/A  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/A  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/B  BUS_INTERFACE_0/p3/count_RNIOL5M\[2\]/Y  BUS_INTERFACE_0/p3/pwm_RNO_3/B  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/S  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/A  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[17\]/CLK  BUS_INTERFACE_0/PulseWidth\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_68/B  BUS_INTERFACE_0/modulator/pwm6_0_I_68/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/B  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_12/A  BUS_INTERFACE_0/modulator/pwm6_0_I_12/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/C  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[18\]/CLK  BUS_INTERFACE_0/PulseWidth\[18\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_79/B  BUS_INTERFACE_0/modulator/pwm6_0_I_79/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_84/A  BUS_INTERFACE_0/modulator/pwm6_0_I_84/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/A  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/B  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_71/B  BUS_INTERFACE_0/p/pwm6_0_I_71/Y  BUS_INTERFACE_0/p/pwm6_0_I_77/A  BUS_INTERFACE_0/p/pwm6_0_I_77/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/C  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_71/B  BUS_INTERFACE_0/p1/pwm6_0_I_71/Y  BUS_INTERFACE_0/p1/pwm6_0_I_77/A  BUS_INTERFACE_0/p1/pwm6_0_I_77/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/C  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_103/A  BUS_INTERFACE_0/modulator/pwm6_0_I_103/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/C  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_92/B  BUS_INTERFACE_0/p/pwm6_0_I_92/Y  BUS_INTERFACE_0/p/pwm6_0_I_94/A  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_92/B  BUS_INTERFACE_0/p1/pwm6_0_I_92/Y  BUS_INTERFACE_0/p1/pwm6_0_I_94/A  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_123/A  BUS_INTERFACE_0/p1/pwm6_0_I_123/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/C  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_123/A  BUS_INTERFACE_0/p/pwm6_0_I_123/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/C  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/C  BUS_INTERFACE_0/p2/count_RNIKAPH\[20\]/Y  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/A  BUS_INTERFACE_0/p2/count_RNI17RP1\[20\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/A  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[4\]/CLK  BUS_INTERFACE_0/PulseWidth\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_130/A  BUS_INTERFACE_0/modulator/pwm6_0_I_130/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_135/C  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/B  BUS_INTERFACE_0/p1/count_RNING2M\[31\]/Y  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/A  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/B  BUS_INTERFACE_0/p/count_RNILBB6\[31\]/Y  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/A  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/A  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/A  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/A  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/A  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/A  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_73/A  BUS_INTERFACE_0/modulator/un3_count_1_I_73/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_74/A  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/A  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/A  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/C  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/C  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_1/B  BUS_INTERFACE_0/modulator/un3_count_1_G_1/Y  BUS_INTERFACE_0/modulator/un3_count_1_G/A  BUS_INTERFACE_0/modulator/un3_count_1_G/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/A  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_1/B  BUS_INTERFACE_0/p1/un3_count_1_G_1/Y  BUS_INTERFACE_0/p1/un3_count_1_G/A  BUS_INTERFACE_0/p1/un3_count_1_G/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/A  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_1/B  BUS_INTERFACE_0/p/un3_count_1_G_1/Y  BUS_INTERFACE_0/p/un3_count_1_G/A  BUS_INTERFACE_0/p/un3_count_1_G/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/A  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_11/A  BUS_INTERFACE_0/modulator/pwm6_0_I_11/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/B  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_135/B  BUS_INTERFACE_0/p/pwm6_0_I_135/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/B  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_135/B  BUS_INTERFACE_0/p1/pwm6_0_I_135/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/B  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/C  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/C  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_74/A  BUS_INTERFACE_0/modulator/pwm6_0_I_74/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/B  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/B  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/C  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/B  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/C  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/A  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_24/C  BUS_INTERFACE_0/p1/un3_count_1_I_24/Y  BUS_INTERFACE_0/p1/un3_count_1_I_27/A  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/A  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_24/C  BUS_INTERFACE_0/p/un3_count_1_I_24/Y  BUS_INTERFACE_0/p/un3_count_1_I_27/A  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[13\]/B  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/C  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_69/A  BUS_INTERFACE_0/modulator/pwm6_0_I_69/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/A  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_72/A  BUS_INTERFACE_0/modulator/pwm6_0_I_72/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/A  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_68/A  BUS_INTERFACE_0/modulator/pwm6_0_I_68/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/B  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_72/B  BUS_INTERFACE_0/p1/un3_count_1_I_72/Y  BUS_INTERFACE_0/p1/un3_count_1_I_73/C  BUS_INTERFACE_0/p1/un3_count_1_I_73/Y  BUS_INTERFACE_0/p1/un3_count_1_I_74/A  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_72/B  BUS_INTERFACE_0/p/un3_count_1_I_72/Y  BUS_INTERFACE_0/p/un3_count_1_I_73/C  BUS_INTERFACE_0/p/un3_count_1_I_73/Y  BUS_INTERFACE_0/p/un3_count_1_I_74/A  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_67/A  BUS_INTERFACE_0/modulator/pwm6_0_I_67/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/B  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/B  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/B  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[13\]/A  BUS_INTERFACE_0/p2/count_RNIQ2Q8\[13\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/C  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_1/A  BUS_INTERFACE_0/modulator/pwm6_0_I_1/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/A  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_41/A  BUS_INTERFACE_0/p1/un3_count_1_I_41/Y  BUS_INTERFACE_0/p1/un3_count_1_I_42/C  BUS_INTERFACE_0/p1/un3_count_1_I_42/Y  BUS_INTERFACE_0/p1/un3_count_1_I_43/A  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_41/A  BUS_INTERFACE_0/p/un3_count_1_I_41/Y  BUS_INTERFACE_0/p/un3_count_1_I_42/C  BUS_INTERFACE_0/p/un3_count_1_I_42/Y  BUS_INTERFACE_0/p/un3_count_1_I_43/A  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_41/A  BUS_INTERFACE_0/modulator/un3_count_1_I_41/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_42/C  BUS_INTERFACE_0/modulator/un3_count_1_I_42/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_43/A  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_75/B  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_71/A  BUS_INTERFACE_0/p1/un3_count_1_I_71/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/B  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_75/B  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_71/A  BUS_INTERFACE_0/p/un3_count_1_I_71/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/B  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/C  BUS_INTERFACE_0/p2/count_RNIJNRH\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/C  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_71/A  BUS_INTERFACE_0/modulator/pwm6_0_I_71/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/A  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_60/A  BUS_INTERFACE_0/modulator/pwm6_0_I_60/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/C  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_124/B  BUS_INTERFACE_0/p/pwm6_0_I_124/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/A  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_124/B  BUS_INTERFACE_0/p1/pwm6_0_I_124/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/A  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[5\]/CLK  BUS_INTERFACE_0/PulseWidth\[5\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_108/B  BUS_INTERFACE_0/modulator/pwm6_0_I_108/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_113/A  BUS_INTERFACE_0/modulator/pwm6_0_I_113/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_115/B  BUS_INTERFACE_0/modulator/pwm6_0_I_115/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/A  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[12\]/CLK  BUS_INTERFACE_0/PulseWidth\[12\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_73/B  BUS_INTERFACE_0/modulator/pwm6_0_I_73/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/C  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_94/B  BUS_INTERFACE_0/p1/pwm6_0_I_94/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/C  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_94/B  BUS_INTERFACE_0/p/pwm6_0_I_94/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/C  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_134/B  BUS_INTERFACE_0/p/pwm6_0_I_134/Y  BUS_INTERFACE_0/p/pwm6_0_I_137/C  BUS_INTERFACE_0/p/pwm6_0_I_137/Y  BUS_INTERFACE_0/p/pwm6_0_G_6/A  BUS_INTERFACE_0/p/pwm6_0_G_6/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/B  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_134/B  BUS_INTERFACE_0/p1/pwm6_0_I_134/Y  BUS_INTERFACE_0/p1/pwm6_0_I_137/C  BUS_INTERFACE_0/p1/pwm6_0_I_137/Y  BUS_INTERFACE_0/p1/pwm6_0_G_6/A  BUS_INTERFACE_0/p1/pwm6_0_G_6/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/B  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI981B\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIMK2M\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNIF7QG\[10\]/B  BUS_INTERFACE_0/hit_count_RNIF7QG\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/B  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/C  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/C  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/B  BUS_INTERFACE_0/hit_count_RNI1QNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/A  BUS_INTERFACE_0/hit_count_RNIIS962\[10\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/C  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/B  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/Y  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/C  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/B  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/B  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/C  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/C  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[16\]/CLK  BUS_INTERFACE_0/PulseWidth\[16\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_69/B  BUS_INTERFACE_0/modulator/pwm6_0_I_69/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_75/A  BUS_INTERFACE_0/modulator/pwm6_0_I_75/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/A  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_6/A  BUS_INTERFACE_0/modulator/pwm6_0_I_6/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/B  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/B  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/B  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIRDEL\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNIVHEL\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIHQ1Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI3MEL\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/A  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_89/A  BUS_INTERFACE_0/p/pwm6_0_I_89/Y  BUS_INTERFACE_0/p/pwm6_0_I_95/B  BUS_INTERFACE_0/p/pwm6_0_I_95/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/C  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_89/A  BUS_INTERFACE_0/p1/pwm6_0_I_89/Y  BUS_INTERFACE_0/p1/pwm6_0_I_95/B  BUS_INTERFACE_0/p1/pwm6_0_I_95/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/C  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/B  CoreUARTapb_0/uUART/make_TX/tx_byte_RNI7QEL\[6\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI1B2Q1\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_11/B  BUS_INTERFACE_0/modulator/un3_count_1_I_11/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_12/A  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_104/A  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_104/A  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/B  BUS_INTERFACE_0/hit_count_RNI5UNQ\[6\]/Y  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/C  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/B  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/A  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/C  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/C  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/B  BUS_INTERFACE_0/p2/count_RNIP6TB\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/B  BUS_INTERFACE_0/p1/count_RNIMH93\[6\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/A  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/B  BUS_INTERFACE_0/p/count_RNIIB1C\[6\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/A  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_2/A  BUS_INTERFACE_0/modulator/pwm6_0_I_2/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/A  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNIDMF41\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/A  BUS_INTERFACE_0/modulator/count_RNIHUCL\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/B  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNIO0Q8\[12\]/B  BUS_INTERFACE_0/p2/count_RNIO0Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/A  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_11/B  BUS_INTERFACE_0/p1/un3_count_1_I_11/Y  BUS_INTERFACE_0/p1/un3_count_1_I_12/A  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_11/B  BUS_INTERFACE_0/p/un3_count_1_I_11/Y  BUS_INTERFACE_0/p/un3_count_1_I_12/A  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[21\]/CLK  BUS_INTERFACE_0/PulseWidth\[21\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_12/B  BUS_INTERFACE_0/modulator/pwm6_0_I_12/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/C  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[11\]/CLK  BUS_INTERFACE_0/PulseWidth\[11\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_74/B  BUS_INTERFACE_0/modulator/pwm6_0_I_74/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/B  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[15\]/CLK  BUS_INTERFACE_0/PulseWidth\[15\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_70/B  BUS_INTERFACE_0/modulator/pwm6_0_I_70/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/C  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/A  BUS_INTERFACE_0/p2/count_RNIV7Q8\[17\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/B  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIO0Q8\[12\]/A  BUS_INTERFACE_0/p2/count_RNIO0Q8\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/A  BUS_INTERFACE_0/p2/count_RNIHBEQ\[12\]/Y  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/A  BUS_INTERFACE_0/p2/count_RNI19QU2\[12\]/Y  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/A  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/A  BUS_INTERFACE_0/p1/count_RNIUFQ11\[19\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/B  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/A  BUS_INTERFACE_0/p/count_RNIQMDC\[19\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/B  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_50/B  BUS_INTERFACE_0/p1/un3_count_1_I_50/Y  BUS_INTERFACE_0/p1/un3_count_1_I_52/C  BUS_INTERFACE_0/p1/un3_count_1_I_52/Y  BUS_INTERFACE_0/p1/un3_count_1_I_53/A  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_50/B  BUS_INTERFACE_0/p/un3_count_1_I_50/Y  BUS_INTERFACE_0/p/un3_count_1_I_52/C  BUS_INTERFACE_0/p/un3_count_1_I_52/Y  BUS_INTERFACE_0/p/un3_count_1_I_53/A  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/A  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNIOESC/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_123/B  BUS_INTERFACE_0/p/pwm6_0_I_123/Y  BUS_INTERFACE_0/p/pwm6_0_G_5/C  BUS_INTERFACE_0/p/pwm6_0_G_5/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/A  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_123/B  BUS_INTERFACE_0/p1/pwm6_0_I_123/Y  BUS_INTERFACE_0/p1/pwm6_0_G_5/C  BUS_INTERFACE_0/p1/pwm6_0_G_5/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/A  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/A  BUS_INTERFACE_0/p2/count_RNIFJRH\[6\]/Y  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/C  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[8\]/A  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_67/B  BUS_INTERFACE_0/modulator/pwm6_0_I_67/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/B  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_1/B  BUS_INTERFACE_0/modulator/pwm6_0_I_1/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/A  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_75/C  BUS_INTERFACE_0/p1/pwm6_0_I_75/Y  BUS_INTERFACE_0/p1/pwm6_0_I_78/A  BUS_INTERFACE_0/p1/pwm6_0_I_78/Y  BUS_INTERFACE_0/p1/pwm6_0_G_8/C  BUS_INTERFACE_0/p1/pwm6_0_G_8/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/B  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_75/C  BUS_INTERFACE_0/p/pwm6_0_I_75/Y  BUS_INTERFACE_0/p/pwm6_0_I_78/A  BUS_INTERFACE_0/p/pwm6_0_I_78/Y  BUS_INTERFACE_0/p/pwm6_0_G_8/C  BUS_INTERFACE_0/p/pwm6_0_G_8/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/B  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/C  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/A  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_10/B  BUS_INTERFACE_0/modulator/un3_count_1_I_10/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/A  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIUJM4\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/A  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_60/A  BUS_INTERFACE_0/modulator/un3_count_1_I_60/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_61/C  BUS_INTERFACE_0/modulator/un3_count_1_I_61/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_62/A  BUS_INTERFACE_0/modulator/un3_count_1_I_62/Y  BUS_INTERFACE_0/modulator/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/A  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/A  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNI642M\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/AFULL  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIGLQE/A  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIGLQE/Y  CoreUARTapb_0/uUART/make_TX/txrdy_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/B  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_11/B  BUS_INTERFACE_0/modulator/pwm6_0_I_11/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_16/B  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_60/A  BUS_INTERFACE_0/p1/un3_count_1_I_60/Y  BUS_INTERFACE_0/p1/un3_count_1_I_61/C  BUS_INTERFACE_0/p1/un3_count_1_I_61/Y  BUS_INTERFACE_0/p1/un3_count_1_I_62/A  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_60/A  BUS_INTERFACE_0/p/un3_count_1_I_60/Y  BUS_INTERFACE_0/p/un3_count_1_I_61/C  BUS_INTERFACE_0/p/un3_count_1_I_61/Y  BUS_INTERFACE_0/p/un3_count_1_I_62/A  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/B  BUS_INTERFACE_0/hit_count_RNIVGFL1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/A  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/A  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/Y  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/C  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[9\]/CLK  BUS_INTERFACE_0/PulseWidth\[9\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_123/B  BUS_INTERFACE_0/modulator/pwm6_0_I_123/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/C  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[14\]/CLK  BUS_INTERFACE_0/PulseWidth\[14\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_103/B  BUS_INTERFACE_0/modulator/pwm6_0_I_103/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/C  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_72/B  BUS_INTERFACE_0/modulator/pwm6_0_I_72/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_76/A  BUS_INTERFACE_0/modulator/pwm6_0_I_76/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/B  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/B  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_36/B  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/B  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_36/B  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/B  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_36/B  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/A  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_13/A  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_10/C  BUS_INTERFACE_0/p1/un3_count_1_I_10/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/A  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/A  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_13/A  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_10/C  BUS_INTERFACE_0/p/un3_count_1_I_10/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/A  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/B  BUS_INTERFACE_0/hit_count_RNI3V7I\[15\]/Y  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/B  BUS_INTERFACE_0/hit_count_RNI2QF41\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/A  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/A  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/B  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/Y  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/C  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/B  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/C  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/B  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/A  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/C  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_2/C  BUS_INTERFACE_0/modulator/un3_count_1_G_2/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/B  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_2/C  BUS_INTERFACE_0/p1/un3_count_1_G_2/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/B  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_2/C  BUS_INTERFACE_0/p/un3_count_1_G_2/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/B  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_103/A  BUS_INTERFACE_0/p1/pwm6_0_I_103/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/C  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_103/A  BUS_INTERFACE_0/p/pwm6_0_I_103/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/C  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/B  BUS_INTERFACE_0/p1/count_RNICS1C1\[11\]/Y  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/A  BUS_INTERFACE_0/p1/count_RNI2DD74\[11\]/Y  BUS_INTERFACE_0/p1/count_RNO\[0\]/B  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/B  BUS_INTERFACE_0/p/count_RNI8IJC\[11\]/Y  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/A  BUS_INTERFACE_0/p/count_RNII8QH1\[11\]/Y  BUS_INTERFACE_0/p/count_RNO\[0\]/B  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/B  BUS_INTERFACE_0/hit_count_RNIPHNQ\[0\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/C  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[20\]/CLK  BUS_INTERFACE_0/PulseWidth\[20\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_6/B  BUS_INTERFACE_0/modulator/pwm6_0_I_6/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/B  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/B  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[8\]/CLK  BUS_INTERFACE_0/PulseWidth\[8\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_124/B  BUS_INTERFACE_0/modulator/pwm6_0_I_124/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_126/B  BUS_INTERFACE_0/modulator/pwm6_0_I_126/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/C  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[13\]/CLK  BUS_INTERFACE_0/PulseWidth\[13\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_104/B  BUS_INTERFACE_0/modulator/pwm6_0_I_104/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_106/B  BUS_INTERFACE_0/modulator/pwm6_0_I_106/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_107/B  BUS_INTERFACE_0/modulator/pwm6_0_I_107/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/C  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/C  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNO\[5\]/A  BUS_INTERFACE_0/p3/count_RNO\[5\]/Y  BUS_INTERFACE_0/p3/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/A  BUS_INTERFACE_0/p3/count_RNI6UE91\[17\]/Y  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/C  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_33/A  BUS_INTERFACE_0/p1/un3_count_1_I_33/Y  BUS_INTERFACE_0/p1/un3_count_1_I_34/A  BUS_INTERFACE_0/p1/un3_count_1_I_34/Y  BUS_INTERFACE_0/p1/un3_count_1_I_35/A  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_33/A  BUS_INTERFACE_0/p/un3_count_1_I_33/Y  BUS_INTERFACE_0/p/un3_count_1_I_34/A  BUS_INTERFACE_0/p/un3_count_1_I_34/Y  BUS_INTERFACE_0/p/un3_count_1_I_35/A  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_33/A  BUS_INTERFACE_0/modulator/un3_count_1_I_33/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_34/A  BUS_INTERFACE_0/modulator/un3_count_1_I_34/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_35/A  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNI1QNQ\[7\]/B  BUS_INTERFACE_0/hit_count_RNI1QNQ\[7\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/B  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/A  BUS_INTERFACE_0/hit_count_RNIVS9I\[21\]/Y  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/C  BUS_INTERFACE_0/hit_count_RNIHNDS7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/B  BUS_INTERFACE_0/modulator/count_RNI9D3R\[19\]/Y  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/A  BUS_INTERFACE_0/modulator/count_RNI20SL2\[10\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[0\]/B  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/B  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/B  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNI1QNQ\[7\]/A  BUS_INTERFACE_0/hit_count_RNI1QNQ\[7\]/Y  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/B  BUS_INTERFACE_0/hit_count_RNIG0BO3\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[23\]/CLK  BUS_INTERFACE_0/PulseWidth\[23\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_60/B  BUS_INTERFACE_0/modulator/pwm6_0_I_60/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/C  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/C  BUS_INTERFACE_0/p1/count_RNI6SLN\[30\]/Y  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/B  BUS_INTERFACE_0/p1/count_RNIAS2J3\[6\]/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/A  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/C  BUS_INTERFACE_0/p/count_RNI2KAC\[30\]/Y  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/B  BUS_INTERFACE_0/p/count_RNIQPIH1\[6\]/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/A  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/B  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/C  BUS_INTERFACE_0/p2/count_RNIO74B4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/B  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_3/C  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/C  BUS_INTERFACE_0/modulator/count_RNITCFL\[30\]/Y  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/B  BUS_INTERFACE_0/modulator/count_RNIA3OA2\[0\]/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/A  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/B  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/C  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_104/B  BUS_INTERFACE_0/p/pwm6_0_I_104/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/B  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_104/B  BUS_INTERFACE_0/p1/pwm6_0_I_104/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/B  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[22\]/CLK  BUS_INTERFACE_0/PulseWidth\[22\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_61/B  BUS_INTERFACE_0/modulator/pwm6_0_I_61/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_63/B  BUS_INTERFACE_0/modulator/pwm6_0_I_63/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/A  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNIUG8B\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/A  BUS_INTERFACE_0/p2/count_RNITATB\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/A  BUS_INTERFACE_0/p2/count_RNIH3PT\[6\]/Y  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/C  BUS_INTERFACE_0/p2/count_RNIC00T4\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/C  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/C  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/C  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/C  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIQSCM\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRUOD1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/C  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/C  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/C  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQDT41\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_103/B  BUS_INTERFACE_0/p/pwm6_0_I_103/Y  BUS_INTERFACE_0/p/pwm6_0_I_106/C  BUS_INTERFACE_0/p/pwm6_0_I_106/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/B  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_103/B  BUS_INTERFACE_0/p1/pwm6_0_I_103/Y  BUS_INTERFACE_0/p1/pwm6_0_I_106/C  BUS_INTERFACE_0/p1/pwm6_0_I_106/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/B  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/C  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/C  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQJB81\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_78/B  BUS_INTERFACE_0/modulator/un3_count_1_I_78/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/C  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_78/A  BUS_INTERFACE_0/modulator/un3_count_1_I_78/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_79/C  BUS_INTERFACE_0/modulator/un3_count_1_I_79/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_81/C  BUS_INTERFACE_0/modulator/un3_count_1_I_81/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_82/A  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI4UMU\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_47/B  BUS_INTERFACE_0/p1/un3_count_1_I_47/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/C  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_47/B  BUS_INTERFACE_0/p/un3_count_1_I_47/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/C  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/A  BUS_INTERFACE_0/p2/count_RNIBFRH\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/B  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNID96N1\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[10\]/CLK  BUS_INTERFACE_0/PulseWidth\[10\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_71/B  BUS_INTERFACE_0/modulator/pwm6_0_I_71/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_77/A  BUS_INTERFACE_0/modulator/pwm6_0_I_77/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_78/C  BUS_INTERFACE_0/modulator/pwm6_0_I_78/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/A  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_3/A  BUS_INTERFACE_0/p3/pwm_RNO_3/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/B  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIFM7L\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/A  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/A  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/A  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_78/A  BUS_INTERFACE_0/p1/un3_count_1_I_78/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/C  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_78/A  BUS_INTERFACE_0/p/un3_count_1_I_78/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/C  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_16/B  BUS_INTERFACE_0/p1/pwm6_0_I_16/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/B  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_16/B  BUS_INTERFACE_0/p/pwm6_0_I_16/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/B  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIDT021\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/B  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/B  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/C  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[4\]/CLK  BUS_INTERFACE_0/PulseWidth\[4\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_134/B  BUS_INTERFACE_0/modulator/pwm6_0_I_134/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/C  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_57/A  BUS_INTERFACE_0/p1/un3_count_1_I_57/Y  BUS_INTERFACE_0/p1/un3_count_1_I_58/C  BUS_INTERFACE_0/p1/un3_count_1_I_58/Y  BUS_INTERFACE_0/p1/un3_count_1_I_59/A  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_57/A  BUS_INTERFACE_0/p/un3_count_1_I_57/Y  BUS_INTERFACE_0/p/un3_count_1_I_58/C  BUS_INTERFACE_0/p/un3_count_1_I_58/Y  BUS_INTERFACE_0/p/un3_count_1_I_59/A  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_47/A  BUS_INTERFACE_0/p1/un3_count_1_I_47/Y  BUS_INTERFACE_0/p1/un3_count_1_I_48/C  BUS_INTERFACE_0/p1/un3_count_1_I_48/Y  BUS_INTERFACE_0/p1/un3_count_1_I_49/A  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_47/A  BUS_INTERFACE_0/p/un3_count_1_I_47/Y  BUS_INTERFACE_0/p/un3_count_1_I_48/C  BUS_INTERFACE_0/p/un3_count_1_I_48/Y  BUS_INTERFACE_0/p/un3_count_1_I_49/A  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_78/B  BUS_INTERFACE_0/p1/un3_count_1_I_78/Y  BUS_INTERFACE_0/p1/un3_count_1_I_79/C  BUS_INTERFACE_0/p1/un3_count_1_I_79/Y  BUS_INTERFACE_0/p1/un3_count_1_I_81/C  BUS_INTERFACE_0/p1/un3_count_1_I_81/Y  BUS_INTERFACE_0/p1/un3_count_1_I_82/A  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_78/B  BUS_INTERFACE_0/p/un3_count_1_I_78/Y  BUS_INTERFACE_0/p/un3_count_1_I_79/C  BUS_INTERFACE_0/p/un3_count_1_I_79/Y  BUS_INTERFACE_0/p/un3_count_1_I_81/C  BUS_INTERFACE_0/p/un3_count_1_I_81/Y  BUS_INTERFACE_0/p/un3_count_1_I_82/A  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_16/C  BUS_INTERFACE_0/modulator/pwm6_0_I_16/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/B  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/B  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/B  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI8JED1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNICH5C2\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_2/B  BUS_INTERFACE_0/p3/pwm_RNO_2/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/A  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/B  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIUNEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIQNIR\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/A  BUS_INTERFACE_0/hit_count_RNI9RFL1\[9\]/Y  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/B  BUS_INTERFACE_0/hit_count_RNIK9HM4\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[3\]/CLK  BUS_INTERFACE_0/PulseWidth\[3\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_135/B  BUS_INTERFACE_0/modulator/pwm6_0_I_135/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_137/B  BUS_INTERFACE_0/modulator/pwm6_0_I_137/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_138/B  BUS_INTERFACE_0/modulator/pwm6_0_I_138/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_139/B  BUS_INTERFACE_0/modulator/pwm6_0_I_139/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/B  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_28/A  BUS_INTERFACE_0/modulator/pwm6_0_I_28/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/B  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/PulseWidth\[19\]/CLK  BUS_INTERFACE_0/PulseWidth\[19\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_2/B  BUS_INTERFACE_0/modulator/pwm6_0_I_2/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_17/A  BUS_INTERFACE_0/modulator/pwm6_0_I_17/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/A  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_45/A  BUS_INTERFACE_0/modulator/pwm6_0_I_45/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_64/B  BUS_INTERFACE_0/modulator/pwm6_0_I_64/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/A  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/B  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/B  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_3\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_3\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[24\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_50/B  BUS_INTERFACE_0/modulator/un3_count_1_I_50/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_52/C  BUS_INTERFACE_0/modulator/un3_count_1_I_52/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_53/A  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/C  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/C  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/A  BUS_INTERFACE_0/hit_count_RNIVNNQ\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO\[5\]/C  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_15/A  BUS_INTERFACE_0/p1/pwm6_0_I_15/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/C  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_15/A  BUS_INTERFACE_0/p/pwm6_0_I_15/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/C  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/B  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/iPRDATA_RNO_3\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_29/B  BUS_INTERFACE_0/modulator/pwm6_0_I_29/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/A  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/A  BUS_INTERFACE_0/p2/count_RNI05SH\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/B  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/B  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/B  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/A  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_15/A  BUS_INTERFACE_0/modulator/pwm6_0_I_15/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_18/C  BUS_INTERFACE_0/modulator/pwm6_0_I_18/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/B  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/B  BUS_INTERFACE_0/p3/count_RNINHKR\[12\]/Y  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/B  BUS_INTERFACE_0/p3/count_RNI8LBO4\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_29/A  BUS_INTERFACE_0/modulator/pwm6_0_I_29/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_30/A  BUS_INTERFACE_0/modulator/pwm6_0_I_30/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_65/B  BUS_INTERFACE_0/modulator/pwm6_0_I_65/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/C  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_57/B  BUS_INTERFACE_0/p1/un3_count_1_I_57/Y  BUS_INTERFACE_0/p1/un3_count_1_I_58/C  BUS_INTERFACE_0/p1/un3_count_1_I_58/Y  BUS_INTERFACE_0/p1/un3_count_1_I_59/A  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_57/B  BUS_INTERFACE_0/p/un3_count_1_I_57/Y  BUS_INTERFACE_0/p/un3_count_1_I_58/C  BUS_INTERFACE_0/p/un3_count_1_I_58/Y  BUS_INTERFACE_0/p/un3_count_1_I_59/A  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/B  BUS_INTERFACE_0/p3/count_RNI71EN1\[4\]/Y  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/C  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_17/A  BUS_INTERFACE_0/p1/pwm6_0_I_17/Y  BUS_INTERFACE_0/p1/pwm6_0_I_18/A  BUS_INTERFACE_0/p1/pwm6_0_I_18/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/B  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_17/A  BUS_INTERFACE_0/p/pwm6_0_I_17/Y  BUS_INTERFACE_0/p/pwm6_0_I_18/A  BUS_INTERFACE_0/p/pwm6_0_I_18/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/B  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_2/A  BUS_INTERFACE_0/p3/pwm_RNO_2/Y  BUS_INTERFACE_0/p3/pwm_RNO_1/A  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/S  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIA1934\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI0BVH\[0\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/N_390_i/A  CoreUARTapb_0/uUART/make_RX/N_390_i/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/N_390_i/A  CoreUARTapb_0/uUART/make_RX/N_390_i/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_14/A  BUS_INTERFACE_0/p1/pwm6_0_I_14/Y  BUS_INTERFACE_0/p1/pwm6_0_I_19/A  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_14/A  BUS_INTERFACE_0/p/pwm6_0_I_14/Y  BUS_INTERFACE_0/p/pwm6_0_I_19/A  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNIHDTO\[15\]/B  BUS_INTERFACE_0/p3/count_RNIHDTO\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/A  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_2\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNIC95C\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/B  BUS_INTERFACE_0/hit_count_RNIVL215\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/A  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p2/count_RNO\[10\]/A  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_14/A  BUS_INTERFACE_0/modulator/pwm6_0_I_14/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_19/A  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/B  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/B  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/B  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/B  BUS_INTERFACE_0/p2/count_RNI1FTB\[8\]/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/C  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/A  BUS_INTERFACE_0/p3/count_RNIVH352\[12\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/C  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNINPCM\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_2\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/A  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[24\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO_3\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_3\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_84/B  BUS_INTERFACE_0/p1/pwm6_0_I_84/Y  BUS_INTERFACE_0/p1/pwm6_0_I_107/A  BUS_INTERFACE_0/p1/pwm6_0_I_107/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/A  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_84/B  BUS_INTERFACE_0/p/pwm6_0_I_84/Y  BUS_INTERFACE_0/p/pwm6_0_I_107/A  BUS_INTERFACE_0/p/pwm6_0_I_107/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/A  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/B  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/A  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/C  BUS_INTERFACE_0/hit_count_RNIHO8J7\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/make_RX/parity_err_0_RNIOAC91/B  CoreUARTapb_0/uUART/make_RX/parity_err_0_RNIOAC91/Y  CoreUARTapb_0/iPRDATA\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/A  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/C  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_96/A  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/A  CoreUARTapb_0/uUART/make_RX/last_bit_RNI6HVH\[3\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[24\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/B  BUS_INTERFACE_0/p2/count_RNIN4TB\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/B  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/A  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNIHDTO\[15\]/A  BUS_INTERFACE_0/p3/count_RNIHDTO\[15\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/A  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/A  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/A  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/A  BUS_INTERFACE_0/hit_count_RNISVUA3\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/B  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/A  BUS_INTERFACE_0/p3/count_RNIUOKR\[16\]/Y  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/B  BUS_INTERFACE_0/p3/count_RNIEOLP3\[12\]/Y  BUS_INTERFACE_0/p3/count_RNO\[18\]/B  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_47/B  BUS_INTERFACE_0/modulator/un3_count_1_I_47/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/C  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_63/B  BUS_INTERFACE_0/modulator/un3_count_1_I_63/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_64/C  BUS_INTERFACE_0/modulator/un3_count_1_I_64/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_65/A  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_15/B  BUS_INTERFACE_0/p1/un3_count_1_I_15/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/B  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_15/B  BUS_INTERFACE_0/p/un3_count_1_I_15/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/B  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_15/B  BUS_INTERFACE_0/modulator/un3_count_1_I_15/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/B  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_2\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/B  BUS_INTERFACE_0/p2/count_RNIHUSB\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[2\]/B  BUS_INTERFACE_0/p2/count_RNO\[2\]/Y  BUS_INTERFACE_0/p2/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNO\[4\]/A  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_66/B  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/C  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/C  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p3/count_RNO\[17\]/B  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/A  BUS_INTERFACE_0/hit_count_RNIB78I\[19\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/B  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/A  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[24\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/A  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_2\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_21/B  BUS_INTERFACE_0/modulator/un3_count_1_I_21/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_22/C  BUS_INTERFACE_0/modulator/un3_count_1_I_22/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_23/A  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_21/B  BUS_INTERFACE_0/p1/un3_count_1_I_21/Y  BUS_INTERFACE_0/p1/un3_count_1_I_22/C  BUS_INTERFACE_0/p1/un3_count_1_I_22/Y  BUS_INTERFACE_0/p1/un3_count_1_I_23/A  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_21/B  BUS_INTERFACE_0/p/un3_count_1_I_21/Y  BUS_INTERFACE_0/p/un3_count_1_I_22/C  BUS_INTERFACE_0/p/un3_count_1_I_22/Y  BUS_INTERFACE_0/p/un3_count_1_I_23/A  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/B  BUS_INTERFACE_0/p3/count_RNIPLMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/C  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[24\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/B  BUS_INTERFACE_0/p3/count_RNII79N1\[14\]/Y  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/B  BUS_INTERFACE_0/p3/count_RNI3B0K5\[14\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/B  BUS_INTERFACE_0/p2/count_RNIP3S8\[23\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_15/A  BUS_INTERFACE_0/p1/un3_count_1_I_15/Y  BUS_INTERFACE_0/p1/un3_count_1_I_16/B  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_15/A  BUS_INTERFACE_0/p/un3_count_1_I_15/Y  BUS_INTERFACE_0/p/un3_count_1_I_16/B  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_15/A  BUS_INTERFACE_0/modulator/un3_count_1_I_15/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_16/B  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/A  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_57/A  BUS_INTERFACE_0/modulator/un3_count_1_I_57/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_58/C  BUS_INTERFACE_0/modulator/un3_count_1_I_58/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_59/A  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_66/C  BUS_INTERFACE_0/modulator/un3_count_1_I_66/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_69/C  BUS_INTERFACE_0/modulator/un3_count_1_I_69/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_70/A  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_75/C  BUS_INTERFACE_0/modulator/un3_count_1_I_75/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_76/C  BUS_INTERFACE_0/modulator/un3_count_1_I_76/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_77/A  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/A  BUS_INTERFACE_0/p2/count_RNITSL91\[2\]/Y  BUS_INTERFACE_0/p2/count_RNO\[8\]/A  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_1/A  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO_2\[6\]/A  BUS_INTERFACE_0/p2/count_RNO_2\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/C  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_38/B  BUS_INTERFACE_0/p1/un3_count_1_I_38/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/C  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_38/B  BUS_INTERFACE_0/p/un3_count_1_I_38/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/C  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_38/B  BUS_INTERFACE_0/modulator/un3_count_1_I_38/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/C  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_38/A  BUS_INTERFACE_0/modulator/un3_count_1_I_38/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_39/C  BUS_INTERFACE_0/modulator/un3_count_1_I_39/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_40/A  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_38/A  BUS_INTERFACE_0/p1/un3_count_1_I_38/Y  BUS_INTERFACE_0/p1/un3_count_1_I_39/C  BUS_INTERFACE_0/p1/un3_count_1_I_39/Y  BUS_INTERFACE_0/p1/un3_count_1_I_40/A  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_38/A  BUS_INTERFACE_0/p/un3_count_1_I_38/Y  BUS_INTERFACE_0/p/un3_count_1_I_39/C  BUS_INTERFACE_0/p/un3_count_1_I_39/Y  BUS_INTERFACE_0/p/un3_count_1_I_40/A  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_47/A  BUS_INTERFACE_0/modulator/un3_count_1_I_47/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_48/C  BUS_INTERFACE_0/modulator/un3_count_1_I_48/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_49/A  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/A  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/B  BUS_INTERFACE_0/p3/count_RNII07UB\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/B  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/B  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_I_96/A  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/B  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_I_96/A  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_1/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNO_2\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_2\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIQ0MR\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p2/count_RNO\[9\]/A  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[2\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI4QU31\[2\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/C  CoreUARTapb_0/uUART/make_RX/last_bit_RNIA96J2\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNI0FIJ\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p3/count_RNO\[26\]/B  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_1/B  BUS_INTERFACE_0/p2/pwm_RNO_1/Y  BUS_INTERFACE_0/p2/pwm_RNO_0/B  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_2\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/A  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_13/B  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIFC311\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIEV5T1\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_13/C  BUS_INTERFACE_0/modulator/un3_count_1_I_13/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_14/A  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_75/C  BUS_INTERFACE_0/p1/un3_count_1_I_75/Y  BUS_INTERFACE_0/p1/un3_count_1_I_76/C  BUS_INTERFACE_0/p1/un3_count_1_I_76/Y  BUS_INTERFACE_0/p1/un3_count_1_I_77/A  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_75/C  BUS_INTERFACE_0/p/un3_count_1_I_75/Y  BUS_INTERFACE_0/p/un3_count_1_I_76/C  BUS_INTERFACE_0/p/un3_count_1_I_76/Y  BUS_INTERFACE_0/p/un3_count_1_I_77/A  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[7\]/Y  BUS_INTERFACE_0/p2/count_RNO\[7\]/C  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_57/B  BUS_INTERFACE_0/modulator/un3_count_1_I_57/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_58/C  BUS_INTERFACE_0/modulator/un3_count_1_I_58/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_59/A  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_63/B  BUS_INTERFACE_0/p1/un3_count_1_I_63/Y  BUS_INTERFACE_0/p1/un3_count_1_I_64/C  BUS_INTERFACE_0/p1/un3_count_1_I_64/Y  BUS_INTERFACE_0/p1/un3_count_1_I_65/A  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_63/B  BUS_INTERFACE_0/p/un3_count_1_I_63/Y  BUS_INTERFACE_0/p/un3_count_1_I_64/C  BUS_INTERFACE_0/p/un3_count_1_I_64/Y  BUS_INTERFACE_0/p/un3_count_1_I_65/A  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNI8IFK1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/C  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_19/C  BUS_INTERFACE_0/modulator/un3_count_1_I_19/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_20/A  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_19/C  BUS_INTERFACE_0/p1/un3_count_1_I_19/Y  BUS_INTERFACE_0/p1/un3_count_1_I_20/A  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_19/C  BUS_INTERFACE_0/p/un3_count_1_I_19/Y  BUS_INTERFACE_0/p/un3_count_1_I_20/A  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_27/C  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_27/C  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_55/C  BUS_INTERFACE_0/p1/un3_count_1_I_55/Y  BUS_INTERFACE_0/p1/un3_count_1_I_56/A  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_55/C  BUS_INTERFACE_0/p/un3_count_1_I_55/Y  BUS_INTERFACE_0/p/un3_count_1_I_56/A  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_27/C  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_45/C  BUS_INTERFACE_0/modulator/un3_count_1_I_45/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_46/A  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_66/B  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_66/B  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNI92OQ\[8\]/B  BUS_INTERFACE_0/hit_count_RNI92OQ\[8\]/Y  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/A  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/A  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err_0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_27/B  BUS_INTERFACE_0/p1/un3_count_1_I_27/Y  BUS_INTERFACE_0/p1/un3_count_1_I_28/A  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_27/B  BUS_INTERFACE_0/p/un3_count_1_I_27/Y  BUS_INTERFACE_0/p/un3_count_1_I_28/A  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_27/B  BUS_INTERFACE_0/modulator/un3_count_1_I_27/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_28/A  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p3/count_RNO\[11\]/C  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/B  BUS_INTERFACE_0/p3/count_RNI1V5M\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[0\]/A  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_1/C  BUS_INTERFACE_0/p3/pwm_RNO_1/Y  BUS_INTERFACE_0/p3/pwm_RNO_0/B  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/A  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/C  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/C  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNINN142\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIC0CJ4\[2\]/Y  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/A  CoreUARTapb_0/uUART/make_RX/fifo_write_RNO/Y  CoreUARTapb_0/uUART/make_RX/fifo_write/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_66/C  BUS_INTERFACE_0/p1/un3_count_1_I_66/Y  BUS_INTERFACE_0/p1/un3_count_1_I_69/C  BUS_INTERFACE_0/p1/un3_count_1_I_69/Y  BUS_INTERFACE_0/p1/un3_count_1_I_70/A  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_66/C  BUS_INTERFACE_0/p/un3_count_1_I_66/Y  BUS_INTERFACE_0/p/un3_count_1_I_69/C  BUS_INTERFACE_0/p/un3_count_1_I_69/Y  BUS_INTERFACE_0/p/un3_count_1_I_70/A  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_25/A  BUS_INTERFACE_0/modulator/un3_count_1_I_25/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_26/A  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNI92OQ\[8\]/A  BUS_INTERFACE_0/hit_count_RNI92OQ\[8\]/Y  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/A  BUS_INTERFACE_0/hit_count_RNI52N54\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/A  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[10\]/CLK  BUS_INTERFACE_0/hit_count\[10\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[10\]/Y  BUS_INTERFACE_0/hit_count_RNO\[10\]/S  BUS_INTERFACE_0/hit_count_RNO\[10\]/Y  BUS_INTERFACE_0/hit_count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/last_bit\[1\]/Q  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/B  CoreUARTapb_0/uUART/make_RX/last_bit_RNI8UU31\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/B  BUS_INTERFACE_0/p3/count_RNITPMR\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/A  BUS_INTERFACE_0/p3/count_RNIEA811\[2\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/B  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_3\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[6\]/CLK  BUS_INTERFACE_0/hit_count\[6\]/Q  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/C  BUS_INTERFACE_0/hit_count_RNO_1\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[6\]/Y  BUS_INTERFACE_0/hit_count_RNO\[6\]/A  BUS_INTERFACE_0/hit_count_RNO\[6\]/Y  BUS_INTERFACE_0/hit_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/B  BUS_INTERFACE_0/p2/count_RNIRSO82\[12\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[0\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[0\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[1\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[1\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[2\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[2\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/A  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[3\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[3\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[4\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[4\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_2\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNO_2\[25\]/B  BUS_INTERFACE_0/hit_count_RNO_2\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/C  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNIE81S\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNICJ2I1\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[3\]/CLK  BUS_INTERFACE_0/hit_count\[3\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[3\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[3\]/Y  BUS_INTERFACE_0/hit_count_RNO\[3\]/C  BUS_INTERFACE_0/hit_count_RNO\[3\]/Y  BUS_INTERFACE_0/hit_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/B  CoreUARTapb_0/uUART/make_RX/receive_shift.rx_shift_11_i_o3\[6\]/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/B  CoreUARTapb_0/uUART/make_RX/samples_RNILCH5\[0\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNIRSTE\[1\]/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/A  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_93/A  BUS_INTERFACE_0/modulator/un3_count_1_I_93/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_7/B  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_4\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/A  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/A  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[9\]/CLK  BUS_INTERFACE_0/hit_count\[9\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[9\]/Y  BUS_INTERFACE_0/hit_count_RNO\[9\]/B  BUS_INTERFACE_0/hit_count_RNO\[9\]/Y  BUS_INTERFACE_0/hit_count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6_0\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/A  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_90/B  BUS_INTERFACE_0/modulator/un3_count_1_I_90/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/B  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_90/A  BUS_INTERFACE_0/modulator/un3_count_1_I_90/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_5/B  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIGN7L_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/A  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/A  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[8\]/CLK  BUS_INTERFACE_0/hit_count\[8\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[8\]/Y  BUS_INTERFACE_0/hit_count_RNO\[8\]/A  BUS_INTERFACE_0/hit_count_RNO\[8\]/Y  BUS_INTERFACE_0/hit_count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/A  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_93/A  BUS_INTERFACE_0/p1/un3_count_1_I_93/Y  BUS_INTERFACE_0/p1/un3_count_1_G_7/B  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_93/A  BUS_INTERFACE_0/p/un3_count_1_I_93/Y  BUS_INTERFACE_0/p/un3_count_1_G_7/B  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/A  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[15\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[15\]/Y  BUS_INTERFACE_0/p2/count\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/A  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_14/B  BUS_INTERFACE_0/modulator/un3_count_1_I_14/Y  BUS_INTERFACE_0/modulator/count_RNO\[5\]/C  BUS_INTERFACE_0/modulator/count_RNO\[5\]/Y  BUS_INTERFACE_0/modulator/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[18\]/CLK  BUS_INTERFACE_0/p1/count\[18\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_53/B  BUS_INTERFACE_0/p1/un3_count_1_I_53/Y  BUS_INTERFACE_0/p1/count_RNO\[18\]/C  BUS_INTERFACE_0/p1/count_RNO\[18\]/Y  BUS_INTERFACE_0/p1/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[18\]/CLK  BUS_INTERFACE_0/p/count\[18\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_53/B  BUS_INTERFACE_0/p/un3_count_1_I_53/Y  BUS_INTERFACE_0/p/count_RNO\[18\]/C  BUS_INTERFACE_0/p/count_RNO\[18\]/Y  BUS_INTERFACE_0/p/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_26/B  BUS_INTERFACE_0/modulator/un3_count_1_I_26/Y  BUS_INTERFACE_0/modulator/count_RNO\[9\]/C  BUS_INTERFACE_0/modulator/count_RNO\[9\]/Y  BUS_INTERFACE_0/modulator/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[16\]/CLK  BUS_INTERFACE_0/modulator/count\[16\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_46/B  BUS_INTERFACE_0/modulator/un3_count_1_I_46/Y  BUS_INTERFACE_0/modulator/count_RNO\[16\]/C  BUS_INTERFACE_0/modulator/count_RNO\[16\]/Y  BUS_INTERFACE_0/modulator/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[15\]/CLK  BUS_INTERFACE_0/modulator/count\[15\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_43/B  BUS_INTERFACE_0/modulator/un3_count_1_I_43/Y  BUS_INTERFACE_0/modulator/count_RNO\[15\]/C  BUS_INTERFACE_0/modulator/count_RNO\[15\]/Y  BUS_INTERFACE_0/modulator/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_43/B  BUS_INTERFACE_0/p1/un3_count_1_I_43/Y  BUS_INTERFACE_0/p1/count_RNO\[15\]/C  BUS_INTERFACE_0/p1/count_RNO\[15\]/Y  BUS_INTERFACE_0/p1/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_43/B  BUS_INTERFACE_0/p/un3_count_1_I_43/Y  BUS_INTERFACE_0/p/count_RNO\[15\]/C  BUS_INTERFACE_0/p/count_RNO\[15\]/Y  BUS_INTERFACE_0/p/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIVSP41\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/A  BUS_INTERFACE_0/p3/count_RNINJMR\[21\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[11\]/Y  BUS_INTERFACE_0/p2/count_RNO\[11\]/B  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/pwm6_0_I_19/B  BUS_INTERFACE_0/modulator/pwm6_0_I_19/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_20/A  BUS_INTERFACE_0/modulator/pwm6_0_I_20/Y  BUS_INTERFACE_0/modulator/pwm6_0_I_140/A  BUS_INTERFACE_0/modulator/pwm6_0_I_140/Y  BUS_INTERFACE_0/modulator/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg_empty/CLK  CoreUARTapb_0/uUART/rx_dout_reg_empty/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNIJ92H/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIG4V83\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/A  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_90/A  BUS_INTERFACE_0/p1/un3_count_1_I_90/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/B  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_90/A  BUS_INTERFACE_0/p/un3_count_1_I_90/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/B  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNO_2\[25\]/A  BUS_INTERFACE_0/hit_count_RNO_2\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/A  BUS_INTERFACE_0/hit_count_RNO_1\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/C  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[24\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[24\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[7\]/CLK  BUS_INTERFACE_0/hit_count\[7\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[7\]/Y  BUS_INTERFACE_0/hit_count_RNO\[7\]/A  BUS_INTERFACE_0/hit_count_RNO\[7\]/Y  BUS_INTERFACE_0/hit_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_96/B  BUS_INTERFACE_0/modulator/un3_count_1_I_96/Y  BUS_INTERFACE_0/modulator/un3_count_1_G_9/B  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[23\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[23\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p2/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[7\]/CLK  BUS_INTERFACE_0/modulator/count\[7\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_20/B  BUS_INTERFACE_0/modulator/un3_count_1_I_20/Y  BUS_INTERFACE_0/modulator/count_RNO\[7\]/C  BUS_INTERFACE_0/modulator/count_RNO\[7\]/Y  BUS_INTERFACE_0/modulator/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[7\]/CLK  BUS_INTERFACE_0/p1/count\[7\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_20/B  BUS_INTERFACE_0/p1/un3_count_1_I_20/Y  BUS_INTERFACE_0/p1/count_RNO\[7\]/C  BUS_INTERFACE_0/p1/count_RNO\[7\]/Y  BUS_INTERFACE_0/p1/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[7\]/CLK  BUS_INTERFACE_0/p/count\[7\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_20/B  BUS_INTERFACE_0/p/un3_count_1_I_20/Y  BUS_INTERFACE_0/p/count_RNO\[7\]/C  BUS_INTERFACE_0/p/count_RNO\[7\]/Y  BUS_INTERFACE_0/p/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[17\]/CLK  BUS_INTERFACE_0/p1/count\[17\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_49/B  BUS_INTERFACE_0/p1/un3_count_1_I_49/Y  BUS_INTERFACE_0/p1/count_RNO\[17\]/C  BUS_INTERFACE_0/p1/count_RNO\[17\]/Y  BUS_INTERFACE_0/p1/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[17\]/CLK  BUS_INTERFACE_0/p/count\[17\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_49/B  BUS_INTERFACE_0/p/un3_count_1_I_49/Y  BUS_INTERFACE_0/p/count_RNO\[17\]/C  BUS_INTERFACE_0/p/count_RNO\[17\]/Y  BUS_INTERFACE_0/p/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[24\]/Y  BUS_INTERFACE_0/p3/count_RNO\[24\]/B  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[26\]/Y  BUS_INTERFACE_0/p2/count_RNO\[26\]/B  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/C  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/B  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/A  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/C  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_13/B  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_13/B  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p3/count_RNO\[3\]/C  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_13/C  BUS_INTERFACE_0/p1/un3_count_1_I_13/Y  BUS_INTERFACE_0/p1/un3_count_1_I_14/A  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_13/C  BUS_INTERFACE_0/p/un3_count_1_I_13/Y  BUS_INTERFACE_0/p/un3_count_1_I_14/A  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_55/C  BUS_INTERFACE_0/modulator/un3_count_1_I_55/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_56/A  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/Y  BUS_INTERFACE_0/hit_count_RNO\[19\]/A  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[1\]/CLK  BUS_INTERFACE_0/hit_count\[1\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[1\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[1\]/Y  BUS_INTERFACE_0/hit_count_RNO\[1\]/A  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_96/B  BUS_INTERFACE_0/p1/un3_count_1_I_96/Y  BUS_INTERFACE_0/p1/un3_count_1_G_9/B  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_96/B  BUS_INTERFACE_0/p/un3_count_1_I_96/Y  BUS_INTERFACE_0/p/un3_count_1_G_9/B  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/B  CoreUARTapb_0/uUART/rx_state_RNIDNB4\[0\]/Y  CoreUARTapb_0/uUART/rx_dout_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/B  BUS_INTERFACE_0/p2/count_RNIP1Q8\[14\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNIJHHG\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNI3UDI4\[3\]/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_2/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[4\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/C  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[5\]/CLK  BUS_INTERFACE_0/modulator/count\[5\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_16/C  BUS_INTERFACE_0/modulator/un3_count_1_I_16/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_17/A  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_16/C  BUS_INTERFACE_0/p1/un3_count_1_I_16/Y  BUS_INTERFACE_0/p1/un3_count_1_I_17/A  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_16/C  BUS_INTERFACE_0/p/un3_count_1_I_16/Y  BUS_INTERFACE_0/p/un3_count_1_I_17/A  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_36/C  BUS_INTERFACE_0/modulator/un3_count_1_I_36/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_37/A  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_36/C  BUS_INTERFACE_0/p1/un3_count_1_I_36/Y  BUS_INTERFACE_0/p1/un3_count_1_I_37/A  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_36/C  BUS_INTERFACE_0/p/un3_count_1_I_36/Y  BUS_INTERFACE_0/p/un3_count_1_I_37/A  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[15\]/CLK  BUS_INTERFACE_0/p1/count\[15\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_45/C  BUS_INTERFACE_0/p1/un3_count_1_I_45/Y  BUS_INTERFACE_0/p1/un3_count_1_I_46/A  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[15\]/CLK  BUS_INTERFACE_0/p/count\[15\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_45/C  BUS_INTERFACE_0/p/un3_count_1_I_45/Y  BUS_INTERFACE_0/p/un3_count_1_I_46/A  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[6\]/Y  BUS_INTERFACE_0/p2/count_RNO\[6\]/B  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/B  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/B  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_28/B  BUS_INTERFACE_0/modulator/un3_count_1_I_28/Y  BUS_INTERFACE_0/modulator/count_RNO\[10\]/C  BUS_INTERFACE_0/modulator/count_RNO\[10\]/Y  BUS_INTERFACE_0/modulator/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_28/B  BUS_INTERFACE_0/p1/un3_count_1_I_28/Y  BUS_INTERFACE_0/p1/count_RNO\[10\]/C  BUS_INTERFACE_0/p1/count_RNO\[10\]/Y  BUS_INTERFACE_0/p1/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_28/B  BUS_INTERFACE_0/p/un3_count_1_I_28/Y  BUS_INTERFACE_0/p/count_RNO\[10\]/C  BUS_INTERFACE_0/p/count_RNO\[10\]/Y  BUS_INTERFACE_0/p/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_6/B  BUS_INTERFACE_0/modulator/un3_count_1_I_6/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_7/A  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/B  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/C  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/B  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_31/B  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_31/B  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[9\]/CLK  BUS_INTERFACE_0/modulator/count\[9\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_31/B  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/A  BUS_INTERFACE_0/p3/count_RNI4SJD2\[5\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_90/B  BUS_INTERFACE_0/p1/un3_count_1_I_90/Y  BUS_INTERFACE_0/p1/un3_count_1_G_5/B  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_90/B  BUS_INTERFACE_0/p/un3_count_1_I_90/Y  BUS_INTERFACE_0/p/un3_count_1_G_5/B  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p3/count_RNO\[30\]/B  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_11/A  BUS_INTERFACE_0/p1/un3_count_1_I_11/Y  BUS_INTERFACE_0/p1/un3_count_1_I_12/A  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_11/A  BUS_INTERFACE_0/p/un3_count_1_I_11/Y  BUS_INTERFACE_0/p/un3_count_1_I_12/A  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_11/A  BUS_INTERFACE_0/modulator/un3_count_1_I_11/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_12/A  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[3\]/CLK  BUS_INTERFACE_0/p2/count\[3\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/A  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/pwm6_0_I_19/B  BUS_INTERFACE_0/p1/pwm6_0_I_19/Y  BUS_INTERFACE_0/p1/pwm6_0_I_20/A  BUS_INTERFACE_0/p1/pwm6_0_I_20/Y  BUS_INTERFACE_0/p1/pwm6_0_G_10/C  BUS_INTERFACE_0/p1/pwm6_0_G_10/Y  BUS_INTERFACE_0/p1/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/pwm6_0_I_19/B  BUS_INTERFACE_0/p/pwm6_0_I_19/Y  BUS_INTERFACE_0/p/pwm6_0_I_20/A  BUS_INTERFACE_0/p/pwm6_0_I_20/Y  BUS_INTERFACE_0/p/pwm6_0_G_10/C  BUS_INTERFACE_0/p/pwm6_0_G_10/Y  BUS_INTERFACE_0/p/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/C  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[23\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO_0/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error_int/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/C  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/C  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_1\[29\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/C  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_6/A  BUS_INTERFACE_0/modulator/un3_count_1_I_6/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_7/A  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_25/A  BUS_INTERFACE_0/p1/un3_count_1_I_25/Y  BUS_INTERFACE_0/p1/un3_count_1_I_26/A  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_25/A  BUS_INTERFACE_0/p/un3_count_1_I_25/Y  BUS_INTERFACE_0/p/un3_count_1_I_26/A  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[2\]/CLK  BUS_INTERFACE_0/hit_count\[2\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[2\]/Y  BUS_INTERFACE_0/hit_count_RNO\[2\]/C  BUS_INTERFACE_0/hit_count_RNO\[2\]/Y  BUS_INTERFACE_0/hit_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/pwm_RNO_0/A  BUS_INTERFACE_0/p2/pwm_RNO_0/Y  BUS_INTERFACE_0/p2/pwm_RNO/B  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[23\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[23\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[23\]/Y  BUS_INTERFACE_0/p2/count\[23\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[19\]/CLK  BUS_INTERFACE_0/p1/count\[19\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_56/B  BUS_INTERFACE_0/p1/un3_count_1_I_56/Y  BUS_INTERFACE_0/p1/count_RNO\[19\]/C  BUS_INTERFACE_0/p1/count_RNO\[19\]/Y  BUS_INTERFACE_0/p1/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[19\]/CLK  BUS_INTERFACE_0/p/count\[19\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_56/B  BUS_INTERFACE_0/p/un3_count_1_I_56/Y  BUS_INTERFACE_0/p/count_RNO\[19\]/C  BUS_INTERFACE_0/p/count_RNO\[19\]/Y  BUS_INTERFACE_0/p/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[3\]/Y  BUS_INTERFACE_0/p2/count_RNO\[3\]/A  BUS_INTERFACE_0/p2/count_RNO\[3\]/Y  BUS_INTERFACE_0/p2/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_8/A  BUS_INTERFACE_0/modulator/un3_count_1_I_8/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_9/A  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_0/A  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/pwm_RNO_0/C  BUS_INTERFACE_0/p3/pwm_RNO_0/Y  BUS_INTERFACE_0/p3/pwm_RNO/A  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/C  CoreUARTapb_0/uUART/make_RX/rx_state_RNO_1\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[10\]/CLK  BUS_INTERFACE_0/modulator/count\[10\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_31/C  BUS_INTERFACE_0/modulator/un3_count_1_I_31/Y  BUS_INTERFACE_0/modulator/un3_count_1_I_32/A  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[10\]/CLK  BUS_INTERFACE_0/p1/count\[10\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_31/C  BUS_INTERFACE_0/p1/un3_count_1_I_31/Y  BUS_INTERFACE_0/p1/un3_count_1_I_32/A  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[10\]/CLK  BUS_INTERFACE_0/p/count\[10\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_31/C  BUS_INTERFACE_0/p/un3_count_1_I_31/Y  BUS_INTERFACE_0/p/un3_count_1_I_32/A  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNIRKEI\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[5\]/CLK  BUS_INTERFACE_0/p2/count\[5\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/C  BUS_INTERFACE_0/p2/count_RNO_0\[5\]/Y  BUS_INTERFACE_0/p2/count_RNO\[5\]/C  BUS_INTERFACE_0/p2/count_RNO\[5\]/Y  BUS_INTERFACE_0/p2/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[20\]/CLK  BUS_INTERFACE_0/p1/count\[20\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_59/B  BUS_INTERFACE_0/p1/un3_count_1_I_59/Y  BUS_INTERFACE_0/p1/count_RNO\[20\]/C  BUS_INTERFACE_0/p1/count_RNO\[20\]/Y  BUS_INTERFACE_0/p1/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[20\]/CLK  BUS_INTERFACE_0/p/count\[20\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_59/B  BUS_INTERFACE_0/p/un3_count_1_I_59/Y  BUS_INTERFACE_0/p/count_RNO\[20\]/C  BUS_INTERFACE_0/p/count_RNO\[20\]/Y  BUS_INTERFACE_0/p/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNITUAQ1\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/B  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/B  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[29\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[29\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p2/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/B  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[5\]/CLK  BUS_INTERFACE_0/hit_count\[5\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[5\]/Y  BUS_INTERFACE_0/hit_count_RNO\[5\]/C  BUS_INTERFACE_0/hit_count_RNO\[5\]/Y  BUS_INTERFACE_0/hit_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[4\]/CLK  BUS_INTERFACE_0/hit_count\[4\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[4\]/Y  BUS_INTERFACE_0/hit_count_RNO\[4\]/C  BUS_INTERFACE_0/hit_count_RNO\[4\]/Y  BUS_INTERFACE_0/hit_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_6/B  BUS_INTERFACE_0/p1/un3_count_1_I_6/Y  BUS_INTERFACE_0/p1/un3_count_1_I_7/A  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_6/B  BUS_INTERFACE_0/p/un3_count_1_I_6/Y  BUS_INTERFACE_0/p/un3_count_1_I_7/A  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[29\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[29\]/Y  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/B  CoreUARTapb_0/uUART/rx_dout_reg_empty_RNO/Y  CoreUARTapb_0/uUART/rx_dout_reg_empty/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[25\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[9\]/CLK  BUS_INTERFACE_0/pulseWidth1\[9\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[9\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[9\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[9\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[9\]/Y  BUS_INTERFACE_0/pulseWidth1\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[9\]/CLK  BUS_INTERFACE_0/pulseWidth2\[9\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[9\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[9\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[9\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[9\]/Y  BUS_INTERFACE_0/pulseWidth2\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[14\]/CLK  BUS_INTERFACE_0/pulseWidth1\[14\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[14\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[14\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[14\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[14\]/Y  BUS_INTERFACE_0/pulseWidth1\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[14\]/CLK  BUS_INTERFACE_0/pulseWidth2\[14\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[14\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[14\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[14\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[14\]/Y  BUS_INTERFACE_0/pulseWidth2\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[5\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[5\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/A  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[6\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[6\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/A  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg\[7\]/CLK  CoreUARTapb_0/uUART/rx_dout_reg\[7\]/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/A  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/A  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[13\]/CLK  BUS_INTERFACE_0/hit_count\[13\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[13\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[13\]/Y  BUS_INTERFACE_0/hit_count_RNO\[13\]/A  BUS_INTERFACE_0/hit_count_RNO\[13\]/Y  BUS_INTERFACE_0/hit_count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_6/A  BUS_INTERFACE_0/p1/un3_count_1_I_6/Y  BUS_INTERFACE_0/p1/un3_count_1_I_7/A  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_6/A  BUS_INTERFACE_0/p/un3_count_1_I_6/Y  BUS_INTERFACE_0/p/un3_count_1_I_7/A  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/C  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/A  BUS_INTERFACE_0/p3/count_RNO_1\[9\]/Y  BUS_INTERFACE_0/p3/count_RNO\[9\]/C  BUS_INTERFACE_0/p3/count_RNO\[9\]/Y  BUS_INTERFACE_0/p3/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[17\]/CLK  BUS_INTERFACE_0/pulseWidth1\[17\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[17\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[17\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[17\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[17\]/Y  BUS_INTERFACE_0/pulseWidth1\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[17\]/CLK  BUS_INTERFACE_0/pulseWidth2\[17\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[17\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[17\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[17\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[17\]/Y  BUS_INTERFACE_0/pulseWidth2\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[17\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk1.RXRDY/CLK  CoreUARTapb_0/uUART/genblk1.RXRDY/Q  CoreUARTapb_0/iPRDATA_RNO_3\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/A  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/overflow_reg/CLK  CoreUARTapb_0/uUART/overflow_reg/Q  CoreUARTapb_0/iPRDATA_RNO_3\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/A  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/framing_error/CLK  CoreUARTapb_0/uUART/make_RX/framing_error/Q  CoreUARTapb_0/iPRDATA_RNO_3\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/A  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/txrdy_int/CLK  CoreUARTapb_0/uUART/make_TX/txrdy_int/Q  CoreUARTapb_0/iPRDATA_RNO_3\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_3\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/B  CoreUARTapb_0/iPRDATA_RNO_0\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/A  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p3/count_RNO\[31\]/B  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[31\]/Y  BUS_INTERFACE_0/p2/count_RNO\[31\]/B  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_0\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[30\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNI9PVN\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO_1\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[14\]/CLK  BUS_INTERFACE_0/hit_count\[14\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[14\]/Y  BUS_INTERFACE_0/hit_count_RNO\[14\]/A  BUS_INTERFACE_0/hit_count_RNO\[14\]/Y  BUS_INTERFACE_0/hit_count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[1\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[1\]/Y  BUS_INTERFACE_0/hit_count_RNO\[1\]/A  BUS_INTERFACE_0/hit_count_RNO\[1\]/Y  BUS_INTERFACE_0/hit_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[18\]/CLK  BUS_INTERFACE_0/hit_count\[18\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[18\]/Y  BUS_INTERFACE_0/hit_count_RNO\[18\]/A  BUS_INTERFACE_0/hit_count_RNO\[18\]/Y  BUS_INTERFACE_0/hit_count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[22\]/CLK  BUS_INTERFACE_0/hit_count\[22\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[22\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[22\]/Y  BUS_INTERFACE_0/hit_count_RNO\[22\]/A  BUS_INTERFACE_0/hit_count_RNO\[22\]/Y  BUS_INTERFACE_0/hit_count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[23\]/CLK  BUS_INTERFACE_0/hit_count\[23\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[23\]/Y  BUS_INTERFACE_0/hit_count_RNO\[23\]/A  BUS_INTERFACE_0/hit_count_RNO\[23\]/Y  BUS_INTERFACE_0/hit_count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[21\]/CLK  BUS_INTERFACE_0/hit_count\[21\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[21\]/Y  BUS_INTERFACE_0/hit_count_RNO\[21\]/A  BUS_INTERFACE_0/hit_count_RNO\[21\]/Y  BUS_INTERFACE_0/hit_count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[29\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[29\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[29\]/Y  BUS_INTERFACE_0/p2/count\[29\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[3\]/CLK  BUS_INTERFACE_0/p1/count\[3\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_9/B  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[3\]/CLK  BUS_INTERFACE_0/p/count\[3\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_9/B  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[3\]/CLK  BUS_INTERFACE_0/modulator/count\[3\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_9/B  BUS_INTERFACE_0/modulator/un3_count_1_I_9/Y  BUS_INTERFACE_0/modulator/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/B  BUS_INTERFACE_0/p2/count_RNIIE733\[18\]/Y  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_8/A  BUS_INTERFACE_0/p1/un3_count_1_I_8/Y  BUS_INTERFACE_0/p1/un3_count_1_I_9/A  BUS_INTERFACE_0/p1/un3_count_1_I_9/Y  BUS_INTERFACE_0/p1/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_8/A  BUS_INTERFACE_0/p/un3_count_1_I_8/Y  BUS_INTERFACE_0/p/un3_count_1_I_9/A  BUS_INTERFACE_0/p/un3_count_1_I_9/Y  BUS_INTERFACE_0/p/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_1/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/B  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[7\]/CLK  BUS_INTERFACE_0/pulseWidth1\[7\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[7\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[7\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[7\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[7\]/Y  BUS_INTERFACE_0/pulseWidth1\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[7\]/CLK  BUS_INTERFACE_0/pulseWidth2\[7\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[7\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[7\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[7\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[7\]/Y  BUS_INTERFACE_0/pulseWidth2\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[8\]/CLK  BUS_INTERFACE_0/pulseWidth1\[8\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[8\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[8\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[8\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[8\]/Y  BUS_INTERFACE_0/pulseWidth1\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[8\]/CLK  BUS_INTERFACE_0/pulseWidth2\[8\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[8\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[8\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[8\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[8\]/Y  BUS_INTERFACE_0/pulseWidth2\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[6\]/CLK  BUS_INTERFACE_0/p3/count\[6\]/Q  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/C  BUS_INTERFACE_0/p3/count_RNO_1\[6\]/Y  BUS_INTERFACE_0/p3/count_RNO\[6\]/C  BUS_INTERFACE_0/p3/count_RNO\[6\]/Y  BUS_INTERFACE_0/p3/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/A  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO\[12\]/A  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[6\]/CLK  BUS_INTERFACE_0/pulseWidth1\[6\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[6\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[6\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[6\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[6\]/Y  BUS_INTERFACE_0/pulseWidth1\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[6\]/CLK  BUS_INTERFACE_0/pulseWidth2\[6\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[6\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[6\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[6\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[6\]/Y  BUS_INTERFACE_0/pulseWidth2\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[11\]/CLK  BUS_INTERFACE_0/pulseWidth1\[11\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[11\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[11\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[11\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[11\]/Y  BUS_INTERFACE_0/pulseWidth1\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[11\]/CLK  BUS_INTERFACE_0/pulseWidth2\[11\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[11\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[11\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[11\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[11\]/Y  BUS_INTERFACE_0/pulseWidth2\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[15\]/CLK  BUS_INTERFACE_0/pulseWidth1\[15\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[15\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[15\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[15\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[15\]/Y  BUS_INTERFACE_0/pulseWidth1\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[15\]/CLK  BUS_INTERFACE_0/pulseWidth2\[15\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[15\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[15\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[15\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[15\]/Y  BUS_INTERFACE_0/pulseWidth2\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[13\]/CLK  BUS_INTERFACE_0/pulseWidth1\[13\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[13\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[13\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[13\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[13\]/Y  BUS_INTERFACE_0/pulseWidth1\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[13\]/CLK  BUS_INTERFACE_0/pulseWidth2\[13\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[13\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[13\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[13\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[13\]/Y  BUS_INTERFACE_0/pulseWidth2\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[4\]/CLK  BUS_INTERFACE_0/p1/count\[4\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_12/B  BUS_INTERFACE_0/p1/un3_count_1_I_12/Y  BUS_INTERFACE_0/p1/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[4\]/CLK  BUS_INTERFACE_0/p/count\[4\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_12/B  BUS_INTERFACE_0/p/un3_count_1_I_12/Y  BUS_INTERFACE_0/p/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[4\]/CLK  BUS_INTERFACE_0/modulator/count\[4\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_12/B  BUS_INTERFACE_0/modulator/un3_count_1_I_12/Y  BUS_INTERFACE_0/modulator/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[18\]/CLK  BUS_INTERFACE_0/modulator/count\[18\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_53/B  BUS_INTERFACE_0/modulator/un3_count_1_I_53/Y  BUS_INTERFACE_0/modulator/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[1\]/CLK  CoreUARTapb_0/controlReg2\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/B  CoreUARTapb_0/uUART/make_RX/receive_full_indicator.clear_parity_en_8_N_7_i_i_o3/Y  CoreUARTapb_0/uUART/make_RX/last_bit\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[1\]/CLK  BUS_INTERFACE_0/p2/count\[1\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[1\]/B  BUS_INTERFACE_0/p2/count_RNO_1\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[6\]/CLK  BUS_INTERFACE_0/modulator/count\[6\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_17/B  BUS_INTERFACE_0/modulator/un3_count_1_I_17/Y  BUS_INTERFACE_0/modulator/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[1\]/CLK  BUS_INTERFACE_0/modulator/count\[1\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_5/B  BUS_INTERFACE_0/modulator/un3_count_1_I_5/Y  BUS_INTERFACE_0/modulator/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[6\]/CLK  BUS_INTERFACE_0/p1/count\[6\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_17/B  BUS_INTERFACE_0/p1/un3_count_1_I_17/Y  BUS_INTERFACE_0/p1/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[6\]/CLK  BUS_INTERFACE_0/p/count\[6\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_17/B  BUS_INTERFACE_0/p/un3_count_1_I_17/Y  BUS_INTERFACE_0/p/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[5\]/CLK  BUS_INTERFACE_0/p1/count\[5\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_14/B  BUS_INTERFACE_0/p1/un3_count_1_I_14/Y  BUS_INTERFACE_0/p1/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[5\]/CLK  BUS_INTERFACE_0/p/count\[5\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_14/B  BUS_INTERFACE_0/p/un3_count_1_I_14/Y  BUS_INTERFACE_0/p/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[9\]/CLK  BUS_INTERFACE_0/p1/count\[9\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_26/B  BUS_INTERFACE_0/p1/un3_count_1_I_26/Y  BUS_INTERFACE_0/p1/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[9\]/CLK  BUS_INTERFACE_0/p/count\[9\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_26/B  BUS_INTERFACE_0/p/un3_count_1_I_26/Y  BUS_INTERFACE_0/p/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[8\]/CLK  BUS_INTERFACE_0/p1/count\[8\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_23/B  BUS_INTERFACE_0/p1/un3_count_1_I_23/Y  BUS_INTERFACE_0/p1/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[8\]/CLK  BUS_INTERFACE_0/p/count\[8\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_23/B  BUS_INTERFACE_0/p/un3_count_1_I_23/Y  BUS_INTERFACE_0/p/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[8\]/CLK  BUS_INTERFACE_0/modulator/count\[8\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_23/B  BUS_INTERFACE_0/modulator/un3_count_1_I_23/Y  BUS_INTERFACE_0/modulator/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[12\]/CLK  BUS_INTERFACE_0/modulator/count\[12\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_35/B  BUS_INTERFACE_0/modulator/un3_count_1_I_35/Y  BUS_INTERFACE_0/modulator/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[12\]/CLK  BUS_INTERFACE_0/p1/count\[12\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_35/B  BUS_INTERFACE_0/p1/un3_count_1_I_35/Y  BUS_INTERFACE_0/p1/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[12\]/CLK  BUS_INTERFACE_0/p/count\[12\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_35/B  BUS_INTERFACE_0/p/un3_count_1_I_35/Y  BUS_INTERFACE_0/p/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[21\]/CLK  BUS_INTERFACE_0/modulator/count\[21\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_62/B  BUS_INTERFACE_0/modulator/un3_count_1_I_62/Y  BUS_INTERFACE_0/modulator/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[16\]/CLK  BUS_INTERFACE_0/p1/count\[16\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_46/B  BUS_INTERFACE_0/p1/un3_count_1_I_46/Y  BUS_INTERFACE_0/p1/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[16\]/CLK  BUS_INTERFACE_0/p/count\[16\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_46/B  BUS_INTERFACE_0/p/un3_count_1_I_46/Y  BUS_INTERFACE_0/p/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[16\]/CLK  BUS_INTERFACE_0/pulseWidth1\[16\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[16\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[16\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[16\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[16\]/Y  BUS_INTERFACE_0/pulseWidth1\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[16\]/CLK  BUS_INTERFACE_0/pulseWidth2\[16\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[16\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[16\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[16\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[16\]/Y  BUS_INTERFACE_0/pulseWidth2\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/EMPTY  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[1\]/A  BUS_INTERFACE_0/p2/count_RNO_1\[1\]/Y  BUS_INTERFACE_0/p2/count_RNO\[1\]/C  BUS_INTERFACE_0/p2/count_RNO\[1\]/Y  BUS_INTERFACE_0/p2/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[4\]/CLK  BUS_INTERFACE_0/p2/count\[4\]/Q  BUS_INTERFACE_0/p2/count_RNO_1\[4\]/C  BUS_INTERFACE_0/p2/count_RNO_1\[4\]/Y  BUS_INTERFACE_0/p2/count_RNO\[4\]/C  BUS_INTERFACE_0/p2/count_RNO\[4\]/Y  BUS_INTERFACE_0/p2/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[2\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[1\]/A  CoreUARTapb_0/uUART/make_RX/receive_count_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[12\]/CLK  BUS_INTERFACE_0/hit_count\[12\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[12\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[12\]/Y  BUS_INTERFACE_0/hit_count_RNO\[12\]/A  BUS_INTERFACE_0/hit_count_RNO\[12\]/Y  BUS_INTERFACE_0/hit_count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO\[8\]/B  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO\[4\]/B  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_3/B  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/count_RNO\[11\]/A  BUS_INTERFACE_0/p3/count_RNO\[11\]/Y  BUS_INTERFACE_0/p3/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[12\]/CLK  BUS_INTERFACE_0/pulseWidth1\[12\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[12\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[12\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[12\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[12\]/Y  BUS_INTERFACE_0/pulseWidth1\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[12\]/CLK  BUS_INTERFACE_0/pulseWidth2\[12\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[12\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[12\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[12\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[12\]/Y  BUS_INTERFACE_0/pulseWidth2\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[2\]/CLK  BUS_INTERFACE_0/p1/count\[2\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_7/B  BUS_INTERFACE_0/p1/un3_count_1_I_7/Y  BUS_INTERFACE_0/p1/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[2\]/CLK  BUS_INTERFACE_0/p/count\[2\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_7/B  BUS_INTERFACE_0/p/un3_count_1_I_7/Y  BUS_INTERFACE_0/p/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[2\]/CLK  BUS_INTERFACE_0/modulator/count\[2\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_7/B  BUS_INTERFACE_0/modulator/un3_count_1_I_7/Y  BUS_INTERFACE_0/modulator/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[13\]/CLK  BUS_INTERFACE_0/p1/count\[13\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_37/B  BUS_INTERFACE_0/p1/un3_count_1_I_37/Y  BUS_INTERFACE_0/p1/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[13\]/CLK  BUS_INTERFACE_0/p/count\[13\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_37/B  BUS_INTERFACE_0/p/un3_count_1_I_37/Y  BUS_INTERFACE_0/p/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[13\]/CLK  BUS_INTERFACE_0/modulator/count\[13\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_37/B  BUS_INTERFACE_0/modulator/un3_count_1_I_37/Y  BUS_INTERFACE_0/modulator/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[17\]/CLK  BUS_INTERFACE_0/modulator/count\[17\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_49/B  BUS_INTERFACE_0/modulator/un3_count_1_I_49/Y  BUS_INTERFACE_0/modulator/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[22\]/CLK  BUS_INTERFACE_0/modulator/count\[22\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_65/B  BUS_INTERFACE_0/modulator/un3_count_1_I_65/Y  BUS_INTERFACE_0/modulator/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[24\]/CLK  BUS_INTERFACE_0/modulator/count\[24\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_74/B  BUS_INTERFACE_0/modulator/un3_count_1_I_74/Y  BUS_INTERFACE_0/modulator/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[27\]/CLK  BUS_INTERFACE_0/modulator/count\[27\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_86/B  BUS_INTERFACE_0/modulator/un3_count_1_I_86/Y  BUS_INTERFACE_0/modulator/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO_0\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[5\]/CLK  BUS_INTERFACE_0/freq\[5\]/Q  BUS_INTERFACE_0/freq_RNO_0\[5\]/B  BUS_INTERFACE_0/freq_RNO_0\[5\]/Y  BUS_INTERFACE_0/freq_RNO\[5\]/B  BUS_INTERFACE_0/freq_RNO\[5\]/Y  BUS_INTERFACE_0/freq\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[11\]/CLK  BUS_INTERFACE_0/hit_count\[11\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/B  BUS_INTERFACE_0/hit_count_RNO_0\[11\]/Y  BUS_INTERFACE_0/hit_count_RNO\[11\]/A  BUS_INTERFACE_0/hit_count_RNO\[11\]/Y  BUS_INTERFACE_0/hit_count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_3/B  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_3/B  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[7\]/CLK  BUS_INTERFACE_0/p2/count\[7\]/Q  BUS_INTERFACE_0/p2/count_RNO\[7\]/A  BUS_INTERFACE_0/p2/count_RNO\[7\]/Y  BUS_INTERFACE_0/p2/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[3\]/CLK  BUS_INTERFACE_0/p3/count\[3\]/Q  BUS_INTERFACE_0/p3/count_RNO\[3\]/A  BUS_INTERFACE_0/p3/count_RNO\[3\]/Y  BUS_INTERFACE_0/p3/count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[11\]/CLK  BUS_INTERFACE_0/p3/count\[11\]/Q  BUS_INTERFACE_0/p3/pwm_RNO/C  BUS_INTERFACE_0/p3/pwm_RNO/Y  BUS_INTERFACE_0/p3/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[1\]/CLK  BUS_INTERFACE_0/freq\[1\]/Q  BUS_INTERFACE_0/freq_RNO_0\[1\]/B  BUS_INTERFACE_0/freq_RNO_0\[1\]/Y  BUS_INTERFACE_0/freq_RNO\[1\]/B  BUS_INTERFACE_0/freq_RNO\[1\]/Y  BUS_INTERFACE_0/freq\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[5\]/CLK  BUS_INTERFACE_0/p3/count\[5\]/Q  BUS_INTERFACE_0/p3/count_RNO\[5\]/B  BUS_INTERFACE_0/p3/count_RNO\[5\]/Y  BUS_INTERFACE_0/p3/count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[11\]/CLK  BUS_INTERFACE_0/modulator/count\[11\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_32/B  BUS_INTERFACE_0/modulator/un3_count_1_I_32/Y  BUS_INTERFACE_0/modulator/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[20\]/CLK  BUS_INTERFACE_0/modulator/count\[20\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_59/B  BUS_INTERFACE_0/modulator/un3_count_1_I_59/Y  BUS_INTERFACE_0/modulator/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[19\]/CLK  BUS_INTERFACE_0/modulator/count\[19\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_56/B  BUS_INTERFACE_0/modulator/un3_count_1_I_56/Y  BUS_INTERFACE_0/modulator/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[11\]/CLK  BUS_INTERFACE_0/p1/count\[11\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_32/B  BUS_INTERFACE_0/p1/un3_count_1_I_32/Y  BUS_INTERFACE_0/p1/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[11\]/CLK  BUS_INTERFACE_0/p/count\[11\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_32/B  BUS_INTERFACE_0/p/un3_count_1_I_32/Y  BUS_INTERFACE_0/p/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[1\]/CLK  BUS_INTERFACE_0/p1/count\[1\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_5/B  BUS_INTERFACE_0/p1/un3_count_1_I_5/Y  BUS_INTERFACE_0/p1/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[1\]/CLK  BUS_INTERFACE_0/p/count\[1\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_5/B  BUS_INTERFACE_0/p/un3_count_1_I_5/Y  BUS_INTERFACE_0/p/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[14\]/CLK  BUS_INTERFACE_0/p1/count\[14\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_40/B  BUS_INTERFACE_0/p1/un3_count_1_I_40/Y  BUS_INTERFACE_0/p1/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[14\]/CLK  BUS_INTERFACE_0/p/count\[14\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_40/B  BUS_INTERFACE_0/p/un3_count_1_I_40/Y  BUS_INTERFACE_0/p/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[14\]/CLK  BUS_INTERFACE_0/modulator/count\[14\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_40/B  BUS_INTERFACE_0/modulator/un3_count_1_I_40/Y  BUS_INTERFACE_0/modulator/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[23\]/CLK  BUS_INTERFACE_0/modulator/count\[23\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_70/B  BUS_INTERFACE_0/modulator/un3_count_1_I_70/Y  BUS_INTERFACE_0/modulator/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[21\]/CLK  BUS_INTERFACE_0/p1/count\[21\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_62/B  BUS_INTERFACE_0/p1/un3_count_1_I_62/Y  BUS_INTERFACE_0/p1/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[21\]/CLK  BUS_INTERFACE_0/p/count\[21\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_62/B  BUS_INTERFACE_0/p/un3_count_1_I_62/Y  BUS_INTERFACE_0/p/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[25\]/CLK  BUS_INTERFACE_0/modulator/count\[25\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_77/B  BUS_INTERFACE_0/modulator/un3_count_1_I_77/Y  BUS_INTERFACE_0/modulator/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[24\]/CLK  BUS_INTERFACE_0/p1/count\[24\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_74/B  BUS_INTERFACE_0/p1/un3_count_1_I_74/Y  BUS_INTERFACE_0/p1/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[24\]/CLK  BUS_INTERFACE_0/p/count\[24\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_74/B  BUS_INTERFACE_0/p/un3_count_1_I_74/Y  BUS_INTERFACE_0/p/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[27\]/CLK  BUS_INTERFACE_0/p1/count\[27\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_86/B  BUS_INTERFACE_0/p1/un3_count_1_I_86/Y  BUS_INTERFACE_0/p1/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[27\]/CLK  BUS_INTERFACE_0/p/count\[27\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_86/B  BUS_INTERFACE_0/p/un3_count_1_I_86/Y  BUS_INTERFACE_0/p/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[3\]/CLK  BUS_INTERFACE_0/freq\[3\]/Q  BUS_INTERFACE_0/freq_RNO_0\[3\]/B  BUS_INTERFACE_0/freq_RNO_0\[3\]/Y  BUS_INTERFACE_0/freq_RNO\[3\]/B  BUS_INTERFACE_0/freq_RNO\[3\]/Y  BUS_INTERFACE_0/freq\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNI5R5N\[0\]/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/A  CoreUARTapb_0/uUART/make_TX/fifo_read_en0_RNO/Y  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[25\]/CLK  BUS_INTERFACE_0/hit_count\[25\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/A  BUS_INTERFACE_0/hit_count_RNO_0\[25\]/Y  BUS_INTERFACE_0/hit_count_RNO\[25\]/B  BUS_INTERFACE_0/hit_count_RNO\[25\]/Y  BUS_INTERFACE_0/hit_count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[6\]/CLK  BUS_INTERFACE_0/p2/count\[6\]/Q  BUS_INTERFACE_0/p2/count_RNO\[6\]/A  BUS_INTERFACE_0/p2/count_RNO\[6\]/Y  BUS_INTERFACE_0/p2/count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[15\]/CLK  BUS_INTERFACE_0/hit_count\[15\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[15\]/Y  BUS_INTERFACE_0/hit_count_RNO\[15\]/A  BUS_INTERFACE_0/hit_count_RNO\[15\]/Y  BUS_INTERFACE_0/hit_count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[19\]/CLK  BUS_INTERFACE_0/hit_count\[19\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[19\]/Y  BUS_INTERFACE_0/hit_count_RNO\[19\]/A  BUS_INTERFACE_0/hit_count_RNO\[19\]/Y  BUS_INTERFACE_0/hit_count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[20\]/CLK  BUS_INTERFACE_0/hit_count\[20\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[20\]/Y  BUS_INTERFACE_0/hit_count_RNO\[20\]/A  BUS_INTERFACE_0/hit_count_RNO\[20\]/Y  BUS_INTERFACE_0/hit_count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[16\]/CLK  BUS_INTERFACE_0/hit_count\[16\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[16\]/Y  BUS_INTERFACE_0/hit_count_RNO\[16\]/A  BUS_INTERFACE_0/hit_count_RNO\[16\]/Y  BUS_INTERFACE_0/hit_count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[24\]/CLK  BUS_INTERFACE_0/hit_count\[24\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[24\]/Y  BUS_INTERFACE_0/hit_count_RNO\[24\]/A  BUS_INTERFACE_0/hit_count_RNO\[24\]/Y  BUS_INTERFACE_0/hit_count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[17\]/CLK  BUS_INTERFACE_0/hit_count\[17\]/Q  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/C  BUS_INTERFACE_0/hit_count_RNO_0\[17\]/Y  BUS_INTERFACE_0/hit_count_RNO\[17\]/A  BUS_INTERFACE_0/hit_count_RNO\[17\]/Y  BUS_INTERFACE_0/hit_count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[0\]/CLK  CoreUARTapb_0/controlReg2\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/B  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/B  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[5\]/CLK  BUS_INTERFACE_0/pulseWidth1\[5\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[5\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[5\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[5\]/B  BUS_INTERFACE_0/pulseWidth1_RNO\[5\]/Y  BUS_INTERFACE_0/pulseWidth1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[5\]/CLK  BUS_INTERFACE_0/pulseWidth2\[5\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[5\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[5\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[5\]/B  BUS_INTERFACE_0/pulseWidth2_RNO\[5\]/Y  BUS_INTERFACE_0/pulseWidth2\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/B  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_parity/CLK  CoreUARTapb_0/uUART/make_TX/tx_parity/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/B  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[1\]/CLK  BUS_INTERFACE_0/p3/count\[1\]/Q  BUS_INTERFACE_0/p3/count_RNO\[1\]/B  BUS_INTERFACE_0/p3/count_RNO\[1\]/Y  BUS_INTERFACE_0/p3/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[26\]/CLK  BUS_INTERFACE_0/modulator/count\[26\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_82/B  BUS_INTERFACE_0/modulator/un3_count_1_I_82/Y  BUS_INTERFACE_0/modulator/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[22\]/CLK  BUS_INTERFACE_0/p1/count\[22\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_65/B  BUS_INTERFACE_0/p1/un3_count_1_I_65/Y  BUS_INTERFACE_0/p1/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[22\]/CLK  BUS_INTERFACE_0/p/count\[22\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_65/B  BUS_INTERFACE_0/p/un3_count_1_I_65/Y  BUS_INTERFACE_0/p/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[25\]/CLK  BUS_INTERFACE_0/p1/count\[25\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_77/B  BUS_INTERFACE_0/p1/un3_count_1_I_77/Y  BUS_INTERFACE_0/p1/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[25\]/CLK  BUS_INTERFACE_0/p/count\[25\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_77/B  BUS_INTERFACE_0/p/un3_count_1_I_77/Y  BUS_INTERFACE_0/p/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[0\]/C  BUS_INTERFACE_0/p3/count_RNO\[0\]/Y  BUS_INTERFACE_0/p3/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/count_RNO\[0\]/C  BUS_INTERFACE_0/modulator/count_RNO\[0\]/Y  BUS_INTERFACE_0/modulator/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[21\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[21\]/Y  BUS_INTERFACE_0/p3/count\[21\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[22\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[22\]/Y  BUS_INTERFACE_0/p2/count\[22\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD0  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD1  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD2  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD3  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD4  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD5  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD6  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WCLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/RD7  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/samples\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_state\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_clock_int/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[0\]/CLK  BUS_INTERFACE_0/p3/count\[0\]/Q  BUS_INTERFACE_0/p3/count_RNO\[1\]/A  BUS_INTERFACE_0/p3/count_RNO\[1\]/Y  BUS_INTERFACE_0/p3/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[20\]/CLK  BUS_INTERFACE_0/p3/count\[20\]/Q  BUS_INTERFACE_0/p3/count_RNO\[20\]/A  BUS_INTERFACE_0/p3/count_RNO\[20\]/Y  BUS_INTERFACE_0/p3/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[2\]/CLK  BUS_INTERFACE_0/p2/count\[2\]/Q  BUS_INTERFACE_0/p2/count_RNO\[2\]/A  BUS_INTERFACE_0/p2/count_RNO\[2\]/Y  BUS_INTERFACE_0/p2/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[0\]/CLK  BUS_INTERFACE_0/modulator/count\[0\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_I_5/A  BUS_INTERFACE_0/modulator/un3_count_1_I_5/Y  BUS_INTERFACE_0/modulator/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[21\]/CLK  BUS_INTERFACE_0/p2/count\[21\]/Q  BUS_INTERFACE_0/p2/count_RNO\[21\]/A  BUS_INTERFACE_0/p2/count_RNO\[21\]/Y  BUS_INTERFACE_0/p2/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[26\]/CLK  BUS_INTERFACE_0/p1/count\[26\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_82/B  BUS_INTERFACE_0/p1/un3_count_1_I_82/Y  BUS_INTERFACE_0/p1/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[26\]/CLK  BUS_INTERFACE_0/p/count\[26\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_82/B  BUS_INTERFACE_0/p/un3_count_1_I_82/Y  BUS_INTERFACE_0/p/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[23\]/CLK  BUS_INTERFACE_0/p1/count\[23\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_70/B  BUS_INTERFACE_0/p1/un3_count_1_I_70/Y  BUS_INTERFACE_0/p1/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[23\]/CLK  BUS_INTERFACE_0/p/count\[23\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_70/B  BUS_INTERFACE_0/p/un3_count_1_I_70/Y  BUS_INTERFACE_0/p/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/B  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[2\]/CLK  BUS_INTERFACE_0/pulseWidth1\[2\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[2\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[2\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[2\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[2\]/Y  BUS_INTERFACE_0/pulseWidth1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[2\]/CLK  BUS_INTERFACE_0/pulseWidth2\[2\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[2\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[2\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[2\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[2\]/Y  BUS_INTERFACE_0/pulseWidth2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[3\]/CLK  BUS_INTERFACE_0/pulseWidth1\[3\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[3\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[3\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[3\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[3\]/Y  BUS_INTERFACE_0/pulseWidth1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[3\]/CLK  BUS_INTERFACE_0/pulseWidth2\[3\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[3\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[3\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[3\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[3\]/Y  BUS_INTERFACE_0/pulseWidth2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[10\]/CLK  BUS_INTERFACE_0/pulseWidth1\[10\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[10\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[10\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[10\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[10\]/Y  BUS_INTERFACE_0/pulseWidth1\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[10\]/CLK  BUS_INTERFACE_0/pulseWidth2\[10\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[10\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[10\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[10\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[10\]/Y  BUS_INTERFACE_0/pulseWidth2\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth1\[4\]/CLK  BUS_INTERFACE_0/pulseWidth1\[4\]/Q  BUS_INTERFACE_0/pulseWidth1_RNO_0\[4\]/A  BUS_INTERFACE_0/pulseWidth1_RNO_0\[4\]/Y  BUS_INTERFACE_0/pulseWidth1_RNO\[4\]/A  BUS_INTERFACE_0/pulseWidth1_RNO\[4\]/Y  BUS_INTERFACE_0/pulseWidth1\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/pulseWidth2\[4\]/CLK  BUS_INTERFACE_0/pulseWidth2\[4\]/Q  BUS_INTERFACE_0/pulseWidth2_RNO_0\[4\]/A  BUS_INTERFACE_0/pulseWidth2_RNO_0\[4\]/Y  BUS_INTERFACE_0/pulseWidth2_RNO\[4\]/A  BUS_INTERFACE_0/pulseWidth2_RNO\[4\]/Y  BUS_INTERFACE_0/pulseWidth2\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/count_RNO\[10\]/B  BUS_INTERFACE_0/p2/count_RNO\[10\]/Y  BUS_INTERFACE_0/p2/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[1\]/CLK  CoreUARTapb_0/uUART/rx_state\[1\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/A  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/receive_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/C  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[2\]/CLK  CoreUARTapb_0/controlReg2\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/A  CoreUARTapb_0/uUART/make_TX/tx_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[9\]/CLK  BUS_INTERFACE_0/p3/count\[9\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/framing_error_int/CLK  CoreUARTapb_0/uUART/make_RX/framing_error_int/Q  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/A  CoreUARTapb_0/uUART/make_RX/framing_error_int_RNI7T3E/Y  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/C  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[13\]/CLK  BUS_INTERFACE_0/p3/count\[13\]/Q  BUS_INTERFACE_0/p3/count_RNO\[13\]/A  BUS_INTERFACE_0/p3/count_RNO\[13\]/Y  BUS_INTERFACE_0/p3/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[28\]/B  BUS_INTERFACE_0/p3/count_RNO_0\[28\]/Y  BUS_INTERFACE_0/p3/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[22\]/CLK  BUS_INTERFACE_0/p3/count\[22\]/Q  BUS_INTERFACE_0/p3/count_RNO\[22\]/A  BUS_INTERFACE_0/p3/count_RNO\[22\]/Y  BUS_INTERFACE_0/p3/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[15\]/CLK  BUS_INTERFACE_0/p3/count\[15\]/Q  BUS_INTERFACE_0/p3/count_RNO\[15\]/A  BUS_INTERFACE_0/p3/count_RNO\[15\]/Y  BUS_INTERFACE_0/p3/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[21\]/CLK  BUS_INTERFACE_0/p3/count\[21\]/Q  BUS_INTERFACE_0/p3/count_RNO\[21\]/A  BUS_INTERFACE_0/p3/count_RNO\[21\]/Y  BUS_INTERFACE_0/p3/count\[21\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[22\]/CLK  BUS_INTERFACE_0/p2/count\[22\]/Q  BUS_INTERFACE_0/p2/count_RNO\[22\]/A  BUS_INTERFACE_0/p2/count_RNO\[22\]/Y  BUS_INTERFACE_0/p2/count\[22\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_parity_calc/CLK  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIDVLT/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/B  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/C  BUS_INTERFACE_0/p3/count_RNO_0\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[12\]/CLK  BUS_INTERFACE_0/p3/count\[12\]/Q  BUS_INTERFACE_0/p3/count_RNO\[12\]/C  BUS_INTERFACE_0/p3/count_RNO\[12\]/Y  BUS_INTERFACE_0/p3/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[10\]/CLK  BUS_INTERFACE_0/p2/count\[10\]/Q  BUS_INTERFACE_0/p2/pwm_RNO/C  BUS_INTERFACE_0/p2/pwm_RNO/Y  BUS_INTERFACE_0/p2/pwm/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[27\]/CLK  BUS_INTERFACE_0/p3/count\[27\]/Q  BUS_INTERFACE_0/p3/count_RNO\[27\]/A  BUS_INTERFACE_0/p3/count_RNO\[27\]/Y  BUS_INTERFACE_0/p3/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[28\]/CLK  BUS_INTERFACE_0/modulator/count\[28\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_3/C  BUS_INTERFACE_0/modulator/un3_count_1_G_3/Y  BUS_INTERFACE_0/modulator/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/B  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO_0/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/count_RNO\[0\]/C  BUS_INTERFACE_0/p1/count_RNO\[0\]/Y  BUS_INTERFACE_0/p1/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/count_RNO\[0\]/C  BUS_INTERFACE_0/p/count_RNO\[0\]/Y  BUS_INTERFACE_0/p/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/A  BUS_INTERFACE_0/p3/count_RNO_0\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[14\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[14\]/Y  BUS_INTERFACE_0/p2/count\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[0\]/CLK  BUS_INTERFACE_0/p1/count\[0\]/Q  BUS_INTERFACE_0/p1/un3_count_1_I_5/A  BUS_INTERFACE_0/p1/un3_count_1_I_5/Y  BUS_INTERFACE_0/p1/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[0\]/CLK  BUS_INTERFACE_0/p/count\[0\]/Q  BUS_INTERFACE_0/p/un3_count_1_I_5/A  BUS_INTERFACE_0/p/un3_count_1_I_5/Y  BUS_INTERFACE_0/p/count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[9\]/CLK  BUS_INTERFACE_0/p2/count\[9\]/Q  BUS_INTERFACE_0/p2/count_RNO\[9\]/B  BUS_INTERFACE_0/p2/count_RNO\[9\]/Y  BUS_INTERFACE_0/p2/count\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIHIMG\[1\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/A  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[0\]/CLK  BUS_INTERFACE_0/MOTOR\[0\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[0\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[0\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[0\]/A  BUS_INTERFACE_0/MOTOR_RNO\[0\]/Y  BUS_INTERFACE_0/MOTOR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[1\]/CLK  BUS_INTERFACE_0/MOTOR\[1\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[1\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[1\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[1\]/A  BUS_INTERFACE_0/MOTOR_RNO\[1\]/Y  BUS_INTERFACE_0/MOTOR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[2\]/CLK  BUS_INTERFACE_0/MOTOR\[2\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[2\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[2\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[2\]/A  BUS_INTERFACE_0/MOTOR_RNO\[2\]/Y  BUS_INTERFACE_0/MOTOR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[3\]/CLK  BUS_INTERFACE_0/MOTOR\[3\]/Q  BUS_INTERFACE_0/MOTOR_RNO_0\[3\]/A  BUS_INTERFACE_0/MOTOR_RNO_0\[3\]/Y  BUS_INTERFACE_0/MOTOR_RNO\[3\]/A  BUS_INTERFACE_0/MOTOR_RNO\[3\]/Y  BUS_INTERFACE_0/MOTOR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[0\]/CLK  BUS_INTERFACE_0/hits\[0\]/Q  BUS_INTERFACE_0/hits_RNO_0\[0\]/A  BUS_INTERFACE_0/hits_RNO_0\[0\]/Y  BUS_INTERFACE_0/hits_RNO\[0\]/A  BUS_INTERFACE_0/hits_RNO\[0\]/Y  BUS_INTERFACE_0/hits\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[1\]/CLK  BUS_INTERFACE_0/hits\[1\]/Q  BUS_INTERFACE_0/hits_RNO_0\[1\]/A  BUS_INTERFACE_0/hits_RNO_0\[1\]/Y  BUS_INTERFACE_0/hits_RNO\[1\]/A  BUS_INTERFACE_0/hits_RNO\[1\]/Y  BUS_INTERFACE_0/hits\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[2\]/CLK  BUS_INTERFACE_0/hits\[2\]/Q  BUS_INTERFACE_0/hits_RNO_0\[2\]/A  BUS_INTERFACE_0/hits_RNO_0\[2\]/Y  BUS_INTERFACE_0/hits_RNO\[2\]/A  BUS_INTERFACE_0/hits_RNO\[2\]/Y  BUS_INTERFACE_0/hits\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[3\]/CLK  BUS_INTERFACE_0/hits\[3\]/Q  BUS_INTERFACE_0/hits_RNO_0\[3\]/A  BUS_INTERFACE_0/hits_RNO_0\[3\]/Y  BUS_INTERFACE_0/hits_RNO\[3\]/A  BUS_INTERFACE_0/hits_RNO\[3\]/Y  BUS_INTERFACE_0/hits\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[0\]/CLK  CoreUARTapb_0/controlReg1\[0\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[0\]/Y  CoreUARTapb_0/iPRDATA_RNO\[0\]/B  CoreUARTapb_0/iPRDATA_RNO\[0\]/Y  CoreUARTapb_0/iPRDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[1\]/CLK  CoreUARTapb_0/controlReg1\[1\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[1\]/Y  CoreUARTapb_0/iPRDATA_RNO\[1\]/B  CoreUARTapb_0/iPRDATA_RNO\[1\]/Y  CoreUARTapb_0/iPRDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[2\]/CLK  CoreUARTapb_0/controlReg1\[2\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[2\]/Y  CoreUARTapb_0/iPRDATA_RNO\[2\]/B  CoreUARTapb_0/iPRDATA_RNO\[2\]/Y  CoreUARTapb_0/iPRDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[3\]/CLK  CoreUARTapb_0/controlReg1\[3\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/B  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[4\]/CLK  CoreUARTapb_0/controlReg1\[4\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/B  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[5\]/CLK  CoreUARTapb_0/controlReg1\[5\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/B  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[6\]/CLK  CoreUARTapb_0/controlReg1\[6\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/B  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[7\]/CLK  CoreUARTapb_0/controlReg1\[7\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/A  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/B  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[3\]/CLK  CoreUARTapb_0/controlReg2\[3\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[3\]/Y  CoreUARTapb_0/iPRDATA_RNO\[3\]/B  CoreUARTapb_0/iPRDATA_RNO\[3\]/Y  CoreUARTapb_0/iPRDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[4\]/CLK  CoreUARTapb_0/controlReg2\[4\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[4\]/Y  CoreUARTapb_0/iPRDATA_RNO\[4\]/B  CoreUARTapb_0/iPRDATA_RNO\[4\]/Y  CoreUARTapb_0/iPRDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[5\]/CLK  CoreUARTapb_0/controlReg2\[5\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[5\]/Y  CoreUARTapb_0/iPRDATA_RNO\[5\]/B  CoreUARTapb_0/iPRDATA_RNO\[5\]/Y  CoreUARTapb_0/iPRDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[6\]/CLK  CoreUARTapb_0/controlReg2\[6\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[6\]/Y  CoreUARTapb_0/iPRDATA_RNO\[6\]/B  CoreUARTapb_0/iPRDATA_RNO\[6\]/Y  CoreUARTapb_0/iPRDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[7\]/CLK  CoreUARTapb_0/controlReg2\[7\]/Q  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/B  CoreUARTapb_0/iPRDATA_RNO_1\[7\]/Y  CoreUARTapb_0/iPRDATA_RNO\[7\]/B  CoreUARTapb_0/iPRDATA_RNO\[7\]/Y  CoreUARTapb_0/iPRDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/A  BUS_INTERFACE_0/p2/count_RNO_0\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO_0\[28\]/B  BUS_INTERFACE_0/p2/count_RNO_0\[28\]/Y  BUS_INTERFACE_0/p2/count\[28\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[7\]/CLK  BUS_INTERFACE_0/p3/count\[7\]/Q  BUS_INTERFACE_0/p3/count_RNO\[7\]/A  BUS_INTERFACE_0/p3/count_RNO\[7\]/Y  BUS_INTERFACE_0/p3/count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[10\]/CLK  BUS_INTERFACE_0/p3/count\[10\]/Q  BUS_INTERFACE_0/p3/count_RNO\[10\]/A  BUS_INTERFACE_0/p3/count_RNO\[10\]/Y  BUS_INTERFACE_0/p3/count\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[28\]/CLK  BUS_INTERFACE_0/p3/count\[28\]/Q  BUS_INTERFACE_0/p3/count_RNO\[28\]/A  BUS_INTERFACE_0/p3/count_RNO\[28\]/Y  BUS_INTERFACE_0/p3/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[14\]/CLK  BUS_INTERFACE_0/p3/count\[14\]/Q  BUS_INTERFACE_0/p3/count_RNO\[14\]/A  BUS_INTERFACE_0/p3/count_RNO\[14\]/Y  BUS_INTERFACE_0/p3/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[23\]/CLK  BUS_INTERFACE_0/p3/count\[23\]/Q  BUS_INTERFACE_0/p3/count_RNO\[23\]/A  BUS_INTERFACE_0/p3/count_RNO\[23\]/Y  BUS_INTERFACE_0/p3/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[23\]/CLK  BUS_INTERFACE_0/p2/count\[23\]/Q  BUS_INTERFACE_0/p2/count_RNO\[23\]/A  BUS_INTERFACE_0/p2/count_RNO\[23\]/Y  BUS_INTERFACE_0/p2/count\[23\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[13\]/CLK  BUS_INTERFACE_0/p2/count\[13\]/Q  BUS_INTERFACE_0/p2/count_RNO\[13\]/A  BUS_INTERFACE_0/p2/count_RNO\[13\]/Y  BUS_INTERFACE_0/p2/count\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[15\]/CLK  BUS_INTERFACE_0/p2/count\[15\]/Q  BUS_INTERFACE_0/p2/count_RNO\[15\]/A  BUS_INTERFACE_0/p2/count_RNO\[15\]/Y  BUS_INTERFACE_0/p2/count\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[29\]/CLK  BUS_INTERFACE_0/modulator/count\[29\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_5/C  BUS_INTERFACE_0/modulator/un3_count_1_G_5/Y  BUS_INTERFACE_0/modulator/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[30\]/CLK  BUS_INTERFACE_0/modulator/count\[30\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_7/C  BUS_INTERFACE_0/modulator/un3_count_1_G_7/Y  BUS_INTERFACE_0/modulator/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[1\]/CLK  CoreUARTapb_0/controlReg1\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[2\]/CLK  CoreUARTapb_0/controlReg1\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[3\]/CLK  CoreUARTapb_0/controlReg1\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[4\]/CLK  CoreUARTapb_0/controlReg1\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[5\]/CLK  CoreUARTapb_0/controlReg1\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[6\]/CLK  CoreUARTapb_0/controlReg1\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[6\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[7\]/CLK  CoreUARTapb_0/controlReg1\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[3\]/CLK  CoreUARTapb_0/controlReg2\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[4\]/CLK  CoreUARTapb_0/controlReg2\[4\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[9\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[5\]/CLK  CoreUARTapb_0/controlReg2\[5\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[10\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[6\]/CLK  CoreUARTapb_0/controlReg2\[6\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_0\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[11\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg2\[7\]/CLK  CoreUARTapb_0/controlReg2\[7\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO_1\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[12\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[27\]/CLK  BUS_INTERFACE_0/p2/count\[27\]/Q  BUS_INTERFACE_0/p2/count_RNO\[27\]/A  BUS_INTERFACE_0/p2/count_RNO\[27\]/Y  BUS_INTERFACE_0/p2/count\[27\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/fifo_write/CLK  CoreUARTapb_0/uUART/make_RX/fifo_write/Q  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/B  CoreUARTapb_0/uUART/make_RX/fifo_write_RNI6P1S/Y  CoreUARTapb_0/uUART/overflow_reg_RNO/A  CoreUARTapb_0/uUART/overflow_reg_RNO/Y  CoreUARTapb_0/uUART/overflow_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/fifo_write/CLK  CoreUARTapb_0/uUART/make_RX/fifo_write/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/B  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_8/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/B  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/C  CoreUARTapb_0/uUART/rx_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/rx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[16\]/CLK  BUS_INTERFACE_0/p3/count\[16\]/Q  BUS_INTERFACE_0/p3/count_RNO\[16\]/A  BUS_INTERFACE_0/p3/count_RNO\[16\]/Y  BUS_INTERFACE_0/p3/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[8\]/CLK  BUS_INTERFACE_0/p3/count\[8\]/Q  BUS_INTERFACE_0/p3/count_RNO\[8\]/A  BUS_INTERFACE_0/p3/count_RNO\[8\]/Y  BUS_INTERFACE_0/p3/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[25\]/CLK  BUS_INTERFACE_0/p3/count\[25\]/Q  BUS_INTERFACE_0/p3/count_RNO\[25\]/A  BUS_INTERFACE_0/p3/count_RNO\[25\]/Y  BUS_INTERFACE_0/p3/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[0\]/CLK  BUS_INTERFACE_0/p2/count\[0\]/Q  BUS_INTERFACE_0/p2/count_RNO\[0\]/A  BUS_INTERFACE_0/p2/count_RNO\[0\]/Y  BUS_INTERFACE_0/p2/count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[19\]/CLK  BUS_INTERFACE_0/p2/count\[19\]/Q  BUS_INTERFACE_0/p2/count_RNO\[19\]/A  BUS_INTERFACE_0/p2/count_RNO\[19\]/Y  BUS_INTERFACE_0/p2/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[29\]/CLK  BUS_INTERFACE_0/p3/count\[29\]/Q  BUS_INTERFACE_0/p3/count_RNO\[29\]/A  BUS_INTERFACE_0/p3/count_RNO\[29\]/Y  BUS_INTERFACE_0/p3/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[25\]/CLK  BUS_INTERFACE_0/p2/count\[25\]/Q  BUS_INTERFACE_0/p2/count_RNO\[25\]/A  BUS_INTERFACE_0/p2/count_RNO\[25\]/Y  BUS_INTERFACE_0/p2/count\[25\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/C  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hit_count\[0\]/CLK  BUS_INTERFACE_0/hit_count\[0\]/Q  BUS_INTERFACE_0/hit_count_RNO\[0\]/A  BUS_INTERFACE_0/hit_count_RNO\[0\]/Y  BUS_INTERFACE_0/hit_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[18\]/CLK  BUS_INTERFACE_0/p3/count\[18\]/Q  BUS_INTERFACE_0/p3/count_RNO\[18\]/C  BUS_INTERFACE_0/p3/count_RNO\[18\]/Y  BUS_INTERFACE_0/p3/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[2\]/CLK  BUS_INTERFACE_0/p3/count\[2\]/Q  BUS_INTERFACE_0/p3/count_RNO\[2\]/C  BUS_INTERFACE_0/p3/count_RNO\[2\]/Y  BUS_INTERFACE_0/p3/count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[4\]/CLK  BUS_INTERFACE_0/p3/count\[4\]/Q  BUS_INTERFACE_0/p3/count_RNO\[4\]/C  BUS_INTERFACE_0/p3/count_RNO\[4\]/Y  BUS_INTERFACE_0/p3/count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[8\]/CLK  BUS_INTERFACE_0/p2/count\[8\]/Q  BUS_INTERFACE_0/p2/count_RNO\[8\]/C  BUS_INTERFACE_0/p2/count_RNO\[8\]/Y  BUS_INTERFACE_0/p2/count\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[24\]/CLK  BUS_INTERFACE_0/p3/count\[24\]/Q  BUS_INTERFACE_0/p3/count_RNO\[24\]/C  BUS_INTERFACE_0/p3/count_RNO\[24\]/Y  BUS_INTERFACE_0/p3/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[17\]/CLK  BUS_INTERFACE_0/p3/count\[17\]/Q  BUS_INTERFACE_0/p3/count_RNO\[17\]/C  BUS_INTERFACE_0/p3/count_RNO\[17\]/Y  BUS_INTERFACE_0/p3/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[29\]/CLK  BUS_INTERFACE_0/p1/count\[29\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_5/C  BUS_INTERFACE_0/p1/un3_count_1_G_5/Y  BUS_INTERFACE_0/p1/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[29\]/CLK  BUS_INTERFACE_0/p/count\[29\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_5/C  BUS_INTERFACE_0/p/un3_count_1_G_5/Y  BUS_INTERFACE_0/p/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/modulator/count\[31\]/CLK  BUS_INTERFACE_0/modulator/count\[31\]/Q  BUS_INTERFACE_0/modulator/un3_count_1_G_9/C  BUS_INTERFACE_0/modulator/un3_count_1_G_9/Y  BUS_INTERFACE_0/modulator/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[30\]/CLK  BUS_INTERFACE_0/p1/count\[30\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_7/C  BUS_INTERFACE_0/p1/un3_count_1_G_7/Y  BUS_INTERFACE_0/p1/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[30\]/CLK  BUS_INTERFACE_0/p/count\[30\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_7/C  BUS_INTERFACE_0/p/un3_count_1_G_7/Y  BUS_INTERFACE_0/p/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_state\[0\]/CLK  CoreUARTapb_0/uUART/rx_state\[0\]/Q  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/A  CoreUARTapb_0/uUART/rx_state_RNO\[1\]/Y  CoreUARTapb_0/uUART/rx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/C  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[8\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[16\]/CLK  BUS_INTERFACE_0/p2/count\[16\]/Q  BUS_INTERFACE_0/p2/count_RNO\[16\]/A  BUS_INTERFACE_0/p2/count_RNO\[16\]/Y  BUS_INTERFACE_0/p2/count\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[28\]/CLK  BUS_INTERFACE_0/p2/count\[28\]/Q  BUS_INTERFACE_0/p2/count_RNO\[28\]/A  BUS_INTERFACE_0/p2/count_RNO\[28\]/Y  BUS_INTERFACE_0/p2/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[24\]/CLK  BUS_INTERFACE_0/p2/count\[24\]/Q  BUS_INTERFACE_0/p2/count_RNO\[24\]/A  BUS_INTERFACE_0/p2/count_RNO\[24\]/Y  BUS_INTERFACE_0/p2/count\[24\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[14\]/CLK  BUS_INTERFACE_0/p2/count\[14\]/Q  BUS_INTERFACE_0/p2/count_RNO\[14\]/A  BUS_INTERFACE_0/p2/count_RNO\[14\]/Y  BUS_INTERFACE_0/p2/count\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[12\]/CLK  BUS_INTERFACE_0/p2/count\[12\]/Q  BUS_INTERFACE_0/p2/count_RNO\[12\]/A  BUS_INTERFACE_0/p2/count_RNO\[12\]/Y  BUS_INTERFACE_0/p2/count\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[28\]/CLK  BUS_INTERFACE_0/p1/count\[28\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_3/C  BUS_INTERFACE_0/p1/un3_count_1_G_3/Y  BUS_INTERFACE_0/p1/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[28\]/CLK  BUS_INTERFACE_0/p/count\[28\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_3/C  BUS_INTERFACE_0/p/un3_count_1_G_3/Y  BUS_INTERFACE_0/p/count\[28\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[17\]/CLK  BUS_INTERFACE_0/p2/count\[17\]/Q  BUS_INTERFACE_0/p2/count_RNO\[17\]/A  BUS_INTERFACE_0/p2/count_RNO\[17\]/Y  BUS_INTERFACE_0/p2/count\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[29\]/CLK  BUS_INTERFACE_0/p2/count\[29\]/Q  BUS_INTERFACE_0/p2/count_RNO\[29\]/A  BUS_INTERFACE_0/p2/count_RNO\[29\]/Y  BUS_INTERFACE_0/p2/count\[29\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[18\]/CLK  BUS_INTERFACE_0/p2/count\[18\]/Q  BUS_INTERFACE_0/p2/count_RNO\[18\]/A  BUS_INTERFACE_0/p2/count_RNO\[18\]/Y  BUS_INTERFACE_0/p2/count\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[8\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO_0\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/A  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_bit_sel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/A  CoreUARTapb_0/uUART/make_RX/framing_error_RNO/Y  CoreUARTapb_0/uUART/make_RX/framing_error/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/C  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNIIAL61/Y  CoreUARTapb_0/uUART/make_RX/parity_err/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[19\]/CLK  BUS_INTERFACE_0/p3/count\[19\]/Q  BUS_INTERFACE_0/p3/count_RNO\[19\]/A  BUS_INTERFACE_0/p3/count_RNO\[19\]/Y  BUS_INTERFACE_0/p3/count\[19\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[20\]/CLK  BUS_INTERFACE_0/p2/count\[20\]/Q  BUS_INTERFACE_0/p2/count_RNO\[20\]/A  BUS_INTERFACE_0/p2/count_RNO\[20\]/Y  BUS_INTERFACE_0/p2/count\[20\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[30\]/CLK  BUS_INTERFACE_0/p2/count\[30\]/Q  BUS_INTERFACE_0/p2/count_RNO\[30\]/A  BUS_INTERFACE_0/p2/count_RNO\[30\]/Y  BUS_INTERFACE_0/p2/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[26\]/CLK  BUS_INTERFACE_0/p3/count\[26\]/Q  BUS_INTERFACE_0/p3/count_RNO\[26\]/C  BUS_INTERFACE_0/p3/count_RNO\[26\]/Y  BUS_INTERFACE_0/p3/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[30\]/CLK  BUS_INTERFACE_0/p3/count\[30\]/Q  BUS_INTERFACE_0/p3/count_RNO\[30\]/C  BUS_INTERFACE_0/p3/count_RNO\[30\]/Y  BUS_INTERFACE_0/p3/count\[30\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[11\]/CLK  BUS_INTERFACE_0/p2/count\[11\]/Q  BUS_INTERFACE_0/p2/count_RNO\[11\]/C  BUS_INTERFACE_0/p2/count_RNO\[11\]/Y  BUS_INTERFACE_0/p2/count\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[26\]/CLK  BUS_INTERFACE_0/p2/count\[26\]/Q  BUS_INTERFACE_0/p2/count_RNO\[26\]/C  BUS_INTERFACE_0/p2/count_RNO\[26\]/Y  BUS_INTERFACE_0/p2/count\[26\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p1/count\[31\]/CLK  BUS_INTERFACE_0/p1/count\[31\]/Q  BUS_INTERFACE_0/p1/un3_count_1_G_9/C  BUS_INTERFACE_0/p1/un3_count_1_G_9/Y  BUS_INTERFACE_0/p1/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p/count\[31\]/CLK  BUS_INTERFACE_0/p/count\[31\]/Q  BUS_INTERFACE_0/p/un3_count_1_G_9/C  BUS_INTERFACE_0/p/un3_count_1_G_9/Y  BUS_INTERFACE_0/p/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_parity_reg/CLK  CoreUARTapb_0/uUART/clear_parity_reg/Q  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/C  CoreUARTapb_0/uUART/make_RX/receive_count_RNICMFU4\[3\]/Y  CoreUARTapb_0/uUART/make_RX/parity_err/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[7\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/A  CoreUARTapb_0/uUART/make_RX/rx_byte_RNO\[7\]/Y  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[0\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/B  CoreUARTapb_0/uUART/make_TX/xmit_state_RNIU6U51\[0\]/Y  CoreUARTapb_0/uUART/make_TX/tx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[2\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/fifo_read_en0/CLK  CoreUARTapb_0/uUART/make_TX/fifo_read_en0/QN  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/REN  	(8.2:8.2:8.2) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/tx_parity/CLK  CoreUARTapb_0/uUART/make_TX/tx_parity/Q  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/A  CoreUARTapb_0/uUART/make_TX/tx_parity_RNO/Y  CoreUARTapb_0/uUART/make_TX/tx_parity/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_parity_calc/CLK  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/Q  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/A  CoreUARTapb_0/uUART/make_RX/rx_parity_calc_RNO/Y  CoreUARTapb_0/uUART/make_RX/rx_parity_calc/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/C  CoreUARTapb_0/uUART/make_TX/xmit_state_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_TX/xmit_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/controlReg1\[0\]/CLK  CoreUARTapb_0/controlReg1\[0\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/genblk1.baud_cntr\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[0\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[2\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[4\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/Q  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/A  CoreUARTapb_0/uUART/make_RX/rx_shift_RNO\[5\]/Y  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/B  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock_RNO/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_clock/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/rx_dout_reg_empty/CLK  CoreUARTapb_0/uUART/rx_dout_reg_empty/Q  CoreUARTapb_0/uUART/genblk1.RXRDY_RNO/A  CoreUARTapb_0/uUART/genblk1.RXRDY_RNO/Y  CoreUARTapb_0/uUART/genblk1.RXRDY/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p3/count\[31\]/CLK  BUS_INTERFACE_0/p3/count\[31\]/Q  BUS_INTERFACE_0/p3/count_RNO\[31\]/C  BUS_INTERFACE_0/p3/count_RNO\[31\]/Y  BUS_INTERFACE_0/p3/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/p2/count\[31\]/CLK  BUS_INTERFACE_0/p2/count\[31\]/Q  BUS_INTERFACE_0/p2/count_RNO\[31\]/C  BUS_INTERFACE_0/p2/count_RNO\[31\]/Y  BUS_INTERFACE_0/p2/count\[31\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/A  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[1\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/CLK  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/Q  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/C  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr_RNO\[3\]/Y  CoreUARTapb_0/uUART/make_CLOCK_GEN/xmit_cntr\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/fifo_write_tx/CLK  CoreUARTapb_0/uUART/fifo_write_tx/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WEN  	(8.8:8.8:8.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_0/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_1/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_2/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_3/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_4/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_5/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_6/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_byte\[7\]/Q  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/A  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0_RNO_7/Y  CoreUARTapb_0/uUART/genblk3.rx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[2\]/Q  CoreUARTapb_0/uUART/make_RX/samples\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/CLK  CoreUARTapb_0/uUART/make_TX/xmit_state\[6\]/Q  CoreUARTapb_0/uUART/make_TX/xmit_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[0\]/CLK  BUS_INTERFACE_0/hits\[0\]/Q  BUS_INTERFACE_0/PRDATA_1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[1\]/CLK  BUS_INTERFACE_0/hits\[1\]/Q  BUS_INTERFACE_0/PRDATA_1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[2\]/CLK  BUS_INTERFACE_0/hits\[2\]/Q  BUS_INTERFACE_0/PRDATA_1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT BUS_INTERFACE_0/hits\[3\]/CLK  BUS_INTERFACE_0/hits\[3\]/Q  BUS_INTERFACE_0/PRDATA_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/clear_framing_error_reg0/CLK  CoreUARTapb_0/uUART/clear_framing_error_reg0/Q  CoreUARTapb_0/uUART/clear_parity_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[0\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[0\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[1\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[1\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[2\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[2\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[3\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[3\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[4\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[4\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[5\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[5\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[6\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[6\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[7\]/CLK  CoreUARTapb_0/uUART/genblk3.rx_fifo/DO\[7\]/Q  CoreUARTapb_0/uUART/rx_dout_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[0\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[0\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[1\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[1\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[2\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[2\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[3\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[3\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[4\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[4\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[5\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[5\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[6\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[6\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[7\]/CLK  CoreUARTapb_0/uUART/genblk2.tx_fifo/DO\[7\]/Q  CoreUARTapb_0/uUART/make_TX/tx_byte\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/clear_parity_en_1/CLK  CoreUARTapb_0/uUART/make_RX/clear_parity_en_1/Q  CoreUARTapb_0/uUART/clear_framing_error_reg0/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[1\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[2\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[3\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[4\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[5\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[6\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/CLK  CoreUARTapb_0/uUART/make_RX/rx_shift\[0\]/Q  CoreUARTapb_0/uUART/make_RX/rx_byte\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/samples\[1\]/CLK  CoreUARTapb_0/uUART/make_RX/samples\[1\]/Q  CoreUARTapb_0/uUART/make_RX/samples\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[0\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[0\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[1\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[1\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[2\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[2\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[3\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[3\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[4\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[4\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[5\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[5\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[6\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[6\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/tx_hold_reg\[7\]/CLK  CoreUARTapb_0/uUART/tx_hold_reg\[7\]/Q  CoreUARTapb_0/uUART/genblk2.tx_fifo/turret_servos_CoreUARTapb_0_fifo_256x8_pa3/FIFOBLOCK0/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNID0GV\[4\]/Y  CoreUARTapb_0/iPRDATA_RNICEVF1\[4\]/B  CoreUARTapb_0/iPRDATA_RNICEVF1\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIBUFV\[3\]/Y  CoreUARTapb_0/iPRDATA_RNI9BVF1\[3\]/B  CoreUARTapb_0/iPRDATA_RNI9BVF1\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI9SFV\[2\]/Y  CoreUARTapb_0/iPRDATA_RNING581\[2\]/B  CoreUARTapb_0/iPRDATA_RNING581\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI7QFV\[1\]/Y  CoreUARTapb_0/iPRDATA_RNIKD581\[1\]/B  CoreUARTapb_0/iPRDATA_RNIKD581\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNI5OFV\[0\]/Y  CoreUARTapb_0/iPRDATA_RNIHA581\[0\]/B  CoreUARTapb_0/iPRDATA_RNIHA581\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIH4GV\[6\]/Y  CoreUARTapb_0/iPRDATA_RNIIKVF1\[6\]/B  CoreUARTapb_0/iPRDATA_RNIIKVF1\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIF2GV\[5\]/Y  CoreUARTapb_0/iPRDATA_RNIFHVF1\[5\]/B  CoreUARTapb_0/iPRDATA_RNIFHVF1\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/S  CoreUARTapb_0/uUART/rx_dout_reg_RNIJ6GV\[7\]/Y  CoreUARTapb_0/iPRDATA_RNILNVF1\[7\]/B  CoreUARTapb_0/iPRDATA_RNILNVF1\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/iPRDATA_RNI9BVF1\[3\]/S  CoreUARTapb_0/iPRDATA_RNI9BVF1\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/iPRDATA_RNICEVF1\[4\]/S  CoreUARTapb_0/iPRDATA_RNICEVF1\[4\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/iPRDATA_RNIFHVF1\[5\]/S  CoreUARTapb_0/iPRDATA_RNIFHVF1\[5\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/iPRDATA_RNIIKVF1\[6\]/S  CoreUARTapb_0/iPRDATA_RNIIKVF1\[6\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err_0/CLK  CoreUARTapb_0/uUART/make_RX/parity_err_0/Q  CoreUARTapb_0/iPRDATA_RNILNVF1\[7\]/S  CoreUARTapb_0/iPRDATA_RNILNVF1\[7\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/iPRDATA_RNIHA581\[0\]/S  CoreUARTapb_0/iPRDATA_RNIHA581\[0\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/iPRDATA_RNIKD581\[1\]/S  CoreUARTapb_0/iPRDATA_RNIKD581\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CoreUARTapb_0/uUART/make_RX/parity_err/CLK  CoreUARTapb_0/uUART/make_RX/parity_err/Q  CoreUARTapb_0/iPRDATA_RNING581\[2\]/S  CoreUARTapb_0/iPRDATA_RNING581\[2\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[5\]/CLK  BUS_INTERFACE_0/freq\[5\]/Q  BUS_INTERFACE_0/freq_RNI05PT\[1\]/A  BUS_INTERFACE_0/freq_RNI05PT\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[5\]/CLK  BUS_INTERFACE_0/freq\[5\]/Q  BUS_INTERFACE_0/freq_RNI27PT\[3\]/A  BUS_INTERFACE_0/freq_RNI27PT\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[1\]/CLK  BUS_INTERFACE_0/freq\[1\]/Q  BUS_INTERFACE_0/p3/pwm_RNIANLG/A  BUS_INTERFACE_0/p3/pwm_RNIANLG/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[1\]/CLK  BUS_INTERFACE_0/freq\[1\]/Q  BUS_INTERFACE_0/freq_RNI05PT\[1\]/B  BUS_INTERFACE_0/freq_RNI05PT\[1\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[3\]/CLK  BUS_INTERFACE_0/freq\[3\]/Q  BUS_INTERFACE_0/p2/pwm_RNIBQ8Q1/B  BUS_INTERFACE_0/p2/pwm_RNIBQ8Q1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/freq\[3\]/CLK  BUS_INTERFACE_0/freq\[3\]/Q  BUS_INTERFACE_0/freq_RNI27PT\[3\]/B  BUS_INTERFACE_0/freq_RNI27PT\[3\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[0\]/CLK  BUS_INTERFACE_0/MOTOR\[0\]/Q  MOTOR_pad\[0\]/D  MOTOR_pad\[0\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[1\]/CLK  BUS_INTERFACE_0/MOTOR\[1\]/Q  MOTOR_pad\[1\]/D  MOTOR_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[2\]/CLK  BUS_INTERFACE_0/MOTOR\[2\]/Q  MOTOR_pad\[2\]/D  MOTOR_pad\[2\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT BUS_INTERFACE_0/MOTOR\[3\]/CLK  BUS_INTERFACE_0/MOTOR\[3\]/Q  MOTOR_pad\[3\]/D  MOTOR_pad\[3\]/PAD  	(10.0:10.0:10.0) )

  )
)
)
