m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador
Eadd16
Z1 w1632444791
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 29
R0
Z4 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
Z5 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd
l0
Z6 L11 1
V^@FJVKXm8?U0L69OkeYXZ1
!s100 SiSIIDRe2L<Y`4Mn=<Q<i1
Z7 OV;C;2020.1;71
33
Z8 !s110 1635356903
!i10b 1
Z9 !s108 1635356903.000000
Z10 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
Z11 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Add16.vhd|
!i113 1
Z12 o-quiet -2008 -work lib
Z13 tExplicit 1 CvgOpt 0
Artl
R2
R3
DEx4 work 5 add16 0 22 ^@FJVKXm8?U0L69OkeYXZ1
!i122 29
l31
L19 158
VIXGR:QTb2UP2NbLc;bAkX1
!s100 _nD84FaJbE1V]>9zmS8fB1
R7
33
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ealu
R1
R2
R3
!i122 30
R0
Z14 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
Z15 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd
l0
L29 1
VMT^L8DV<ch`z60KDB@OUg0
!s100 ;H:E>8hji@:aE]F93AJU@0
R7
33
R8
!i10b 1
R9
Z16 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
Z17 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/ALU.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 3 alu 0 22 MT^L8DV<ch`z60KDB@OUg0
!i122 30
l98
L44 74
VVeCoBziV`>JXe]I;X3nJQ3
!s100 X]iNIik`Nho_WG>Q`D<h_2
R7
33
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Eand16
R1
R2
R3
!i122 54
R0
Z18 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd
Z19 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd
l0
L4 1
Vh]ej`Ck73hG:Zd8Jo=jjc1
!s100 4g2NdCHBc<J3K7jR5WC:B0
R7
33
Z20 !s110 1635356904
!i10b 1
Z21 !s108 1635356904.000000
Z22 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd|
!s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 and16 0 22 h]ej`Ck73hG:Zd8Jo=jjc1
!i122 54
l12
L11 5
Vnm:Im9W3Z9_;=:0JhnK2b1
!s100 c4I4oUC<Qi7fM4]VX6Dfd0
R7
33
R20
!i10b 1
R21
R22
Z23 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/And16.vhd|
!i113 1
R12
R13
Ebarrelshifter16
R1
R2
R3
!i122 53
R0
Z24 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
Z25 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd
l0
L4 1
V5[h]I7=h]?dc4<<Vlg5T<0
!s100 W]^JZCg1HIZ[U7cW:3Q^60
R7
33
R20
!i10b 1
R21
Z26 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
Z27 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/BarrelShifter16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 15 barrelshifter16 0 22 5[h]I7=h]?dc4<<Vlg5T<0
!i122 53
l13
L12 5
Va>;?1Cl@Y9Q@oZE12^_530
!s100 n[lk8QaMdBBQX3kVWmVDh1
R7
33
R20
!i10b 1
R21
R26
R27
!i113 1
R12
R13
Ebinariotobcd
R1
Z28 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z29 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R2
R3
!i122 35
R0
Z30 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
Z31 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd
l0
L8 1
VI19a<iFWbfZ0SWGf=`F:20
!s100 :4FYRUlC<2Fb@bHhj3LM<0
R7
33
R20
!i10b 1
R21
Z32 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
Z33 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/binarioToBcd.vhd|
!i113 1
R12
R13
Abehaviour
R28
R29
R2
R3
DEx4 work 12 binariotobcd 0 22 I19a<iFWbfZ0SWGf=`F:20
!i122 35
l27
L17 77
VA<n<EJ<8U4RkKCGaz5CDV3
!s100 oi0D7`:`AM=OP43658iCn2
R7
33
R20
!i10b 1
R21
R32
R33
!i113 1
R12
R13
Ebinarydigit
R1
R2
R3
!i122 21
R0
Z34 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
Z35 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd
l0
L8 1
V9GGNKWiY70Q@UYNU886Q]0
!s100 fFP230Rg1V>^^WU1G9Xa[2
R7
33
R8
!i10b 1
R9
Z36 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
Z37 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/BinaryDigit.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 binarydigit 0 22 9GGNKWiY70Q@UYNU886Q]0
!i122 21
l39
L17 54
V@JTXgMmgNi@mUP;3lKFHV2
!s100 1Y1V9`^;]M];jo`R7hzhM1
R7
33
R8
!i10b 1
R9
R36
R37
!i113 1
R12
R13
Ecircuito
R1
R2
R3
!i122 34
R0
Z38 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd
Z39 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd
l0
L4 1
VQBQIj`R>78621b^V>3oQg1
!s100 o]3AXHENE2[1YZDZ9QMnG1
R7
33
R20
!i10b 1
R21
Z40 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd|
Z41 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/circuito.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 circuito 0 22 QBQIj`R>78621b^V>3oQg1
!i122 34
l12
L10 7
VBbOfHkB[QT5:]8WAL2@5[2
!s100 WmQGeAJCQ1B?naLahcYlL0
R7
33
R20
!i10b 1
R21
R40
R41
!i113 1
R12
R13
Ecomparador16
R1
R2
R3
!i122 24
R0
Z42 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
Z43 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd
l0
L8 1
VbbjmeK1BQ4Kb7jBbI77Rg2
!s100 6Q613_:GLMIK913:C5DoD3
R7
33
R8
!i10b 1
R9
Z44 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
Z45 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/comparador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 12 comparador16 0 22 bbjmeK1BQ4Kb7jBbI77Rg2
!i122 24
l21
L16 15
Vk4^KWd80hBYC2m`z_9SaG2
!s100 >oN:XE151WAJ[C>:NioFS2
R7
33
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Ecomputador
Z46 w1635353135
Z47 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R2
R3
!i122 5
R0
Z48 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Computador.vhd
Z49 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Computador.vhd
l0
L18 1
VVgR4f[TD2m`Ck<`SHAWZ23
!s100 Yc1foIZGHVIYTZW9EVGbb2
R7
33
Z50 !s110 1635356902
!i10b 1
Z51 !s108 1635356902.000000
Z52 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Computador.vhd|
Z53 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Computador.vhd|
!i113 1
R12
R13
Alogic
R47
R2
R3
DEx4 work 10 computador 0 22 VgR4f[TD2m`Ck<`SHAWZ23
!i122 5
l124
L43 159
V7]cB0YdD<KEAAP_7TfXh12
!s100 cZiSRKAd7XX5T42iUioZz3
R7
33
R50
!i10b 1
R51
R52
R53
!i113 1
R12
R13
Econceitoa
R1
R47
R2
R3
!i122 52
R0
Z54 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
Z55 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd
l0
Z56 L12 1
V]Y8nRGSE6NAcRGHPk=9KG0
!s100 AE5M:R58SBSKJe6hz`Xi;2
R7
33
R20
!i10b 1
R21
Z57 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
Z58 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoA.vhd|
!i113 1
R12
R13
Artl
R47
R2
R3
DEx4 work 9 conceitoa 0 22 ]Y8nRGSE6NAcRGHPk=9KG0
!i122 52
l44
L26 70
VNzeEaWdBoao7Kfm@iZ_?51
!s100 aoOEBZ]nWh?:oOnG?Y8fg2
R7
33
R20
!i10b 1
R21
R57
R58
!i113 1
R12
R13
Econceitob
R1
R47
R2
R3
!i122 51
R0
Z59 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd
Z60 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd
l0
R56
V^h95b=RhBfI9bA3D<zOZA2
!s100 56mgXIgbUd1W<liPKA<h=3
R7
33
R20
!i10b 1
R21
Z61 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd|
Z62 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/ConceitoB.vhd|
!i113 1
R12
R13
Artl
R47
R2
R3
DEx4 work 9 conceitob 0 22 ^h95b=RhBfI9bA3D<zOZA2
!i122 51
l35
L26 56
VHS`1X8J`@PdG?=IlHIS[12
!s100 0zYdNT=hkO6DF_<hlR2Go2
R7
33
R20
!i10b 1
R21
R61
R62
!i113 1
R12
R13
Econtrolunit
R46
R2
R3
!i122 4
R0
Z63 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/ControlUnit.vhd
Z64 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/ControlUnit.vhd
l0
L13 1
V[H:kifjIZnn3Ac4d46VGc1
!s100 eNB=?;aD6G8fNH06E1j=d0
R7
33
R50
!i10b 1
R51
Z65 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/ControlUnit.vhd|
Z66 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/ControlUnit.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 controlunit 0 22 [H:kifjIZnn3Ac4d46VGc1
!i122 4
l31
L29 24
VcAP;[7<08EX=>KSc2:@G31
!s100 hg>LE4JdmYIN1mHmgcI8S1
R7
33
R50
!i10b 1
R51
R65
R66
!i113 1
R12
R13
Ecounterdown
R1
R2
R3
!i122 9
R0
Z67 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
Z68 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd
l0
L7 1
VT^dVPIaBo[k8Ee;^=O>X_0
!s100 _8<`0C=R7;jA<QoiQjAa90
R7
33
R8
!i10b 1
R9
Z69 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
Z70 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/CounterDown.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 11 counterdown 0 22 T^dVPIaBo[k8Ee;^=O>X_0
!i122 9
l16
L14 5
V02^bbbbS=2SGDiYYB^N:e3
!s100 @SFL?;NULn5ESS@mHg@?P1
R7
33
R8
!i10b 1
R9
R69
R70
!i113 1
R12
R13
Ecpu
R46
R2
R3
!i122 6
R0
Z71 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/CPU.vhd
Z72 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/CPU.vhd
l0
L9 1
VLNe:]zd:0GHFG?L9M:azJ0
!s100 c7RNQ@bal?=>cRK1Je`fP2
R7
33
R8
!i10b 1
R51
Z73 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/CPU.vhd|
Z74 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/CPU.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 3 cpu 0 22 LNe:]zd:0GHFG?L9M:azJ0
!i122 6
l101
L22 82
V[M1FDlJ9bl_X=QSOGWXQP1
!s100 SW1C3Vhn7K9MG^SKMilbL0
R7
33
R8
!i10b 1
R51
R73
R74
!i113 1
R12
R13
Edetectordemoedas
R1
R2
R3
!i122 33
R0
Z75 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
Z76 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd
l0
L4 1
VSd0AX;8RlG:F_LO9J_6j^3
!s100 eBG_FEDA1m8g9Gonl?[8k0
R7
33
R20
!i10b 1
R21
Z77 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
Z78 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/detectorDeMoedas.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 16 detectordemoedas 0 22 Sd0AX;8RlG:F_LO9J_6j^3
!i122 33
l12
L10 9
VLDK5S7a25J8h4kl?70]mk0
!s100 :KgbFkA1<H4gi_j?RB?kC0
R7
33
R20
!i10b 1
R21
R77
R78
!i113 1
R12
R13
Edmux2way
R1
R2
R3
!i122 50
R0
Z79 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
Z80 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd
l0
L4 1
V>:IF]Koi99f<cJ0CmCAM51
!s100 Mk4MPhHXoJhVbDN8OhUzJ0
R7
33
R20
!i10b 1
R21
Z81 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
Z82 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux2Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux2way 0 22 >:IF]Koi99f<cJ0CmCAM51
!i122 50
l13
L12 9
VI7G@TZ0_X]aKQ5NL6GAD_0
!s100 LD<0eWNhe?b8?Uhi;@bFB2
R7
33
R20
!i10b 1
R21
R81
R82
!i113 1
R12
R13
Edmux4way
R1
R2
R3
!i122 49
R0
Z83 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
Z84 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd
l0
L4 1
VchCWhU[f@SDYOfM[z`KAD3
!s100 ;Fe6?`C@SB@=WbZbaI^E^0
R7
33
R20
!i10b 1
R21
Z85 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
Z86 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux4Way.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 dmux4way 0 22 chCWhU[f@SDYOfM[z`KAD3
!i122 49
l15
Z87 L14 8
VH7kBJf;Y_coj<a@Z``BQi1
!s100 8Im`lHij<>S9EP0DfoAXZ3
R7
33
R20
!i10b 1
R21
R85
R86
!i113 1
R12
R13
Edmux8way
R1
R2
R3
!i122 48
R0
Z88 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
Z89 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd
l0
L4 1
V4@:^4]]>d5jd<9PRAJQi32
!s100 zC5^AWzR72_D_1oKAO8`>2
R7
33
R20
!i10b 1
R21
Z90 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
Z91 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/DMux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 dmux8way 0 22 4@:^4]]>d5jd<9PRAJQi32
!i122 48
l19
Z92 L18 12
VKNh`P[cF4kB:T<ElhH0:D0
!s100 h?L5;Mg4kZ`o8@`o;adBA0
R7
33
R20
!i10b 1
R21
R90
R91
!i113 1
R12
R13
Eflipflopd
R1
R2
R3
!i122 20
R0
Z93 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
Z94 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd
l0
L8 1
Vb>0d0SFJ7I_bZn7^0fNI20
!s100 dO0M_NbMc7lj3o=60[LCQ0
R7
33
R8
!i10b 1
R9
Z95 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
Z96 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/FlipFlopD.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopd 0 22 b>0d0SFJ7I_bZn7^0fNI20
!i122 20
l20
L18 15
V<XkFNOk]KDI31`>F7mRA^0
!s100 5Hh^1_NeB@ZXM47<X?7ni0
R7
33
R8
!i10b 1
R9
R95
R96
!i113 1
R12
R13
Eflipflopjk
R1
R2
R3
!i122 8
R0
Z97 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
Z98 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd
l0
L7 1
VATD6G@DdVN]g0cVP0=KJ;3
!s100 V3HK<EU]?VL1Yo?Le0:dM3
R7
33
R8
!i10b 1
R9
Z99 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
Z100 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopJK.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 flipflopjk 0 22 ATD6G@DdVN]g0cVP0=KJ;3
!i122 8
l19
L17 5
VTKhR<h<kE6kV`Z;:JUPhe3
!s100 oM>3df^WgY`HI3lZRjKod2
R7
33
R8
!i10b 1
R9
R99
R100
!i113 1
R12
R13
Eflipflopt
R1
R2
R3
!i122 7
R0
Z101 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
Z102 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd
l0
L7 1
V`AO^=_N27FFNd[eG_VQ463
!s100 B;=;MIR8d83KKWnMTIYh02
R7
33
R8
!i10b 1
R9
Z103 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
Z104 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/conceitoA/FlipFlopT.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 flipflopt 0 22 `AO^=_N27FFNd[eG_VQ463
!i122 7
l18
L16 5
V>MWg^oTX86;465BB87Nie2
!s100 b6d><9mh4Oa[haG@4D=T`3
R7
33
R8
!i10b 1
R9
R103
R104
!i113 1
R12
R13
Efulladder
R1
R2
R3
!i122 28
R0
Z105 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
Z106 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd
l0
Z107 L10 1
V;RB>US:oiVgf@@2;ERnEW2
!s100 ^oFEXWUb;T^9LUJXBGnJH2
R7
33
R8
!i10b 1
R9
Z108 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
Z109 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/FullAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 fulladder 0 22 ;RB>US:oiVgf@@2;ERnEW2
!i122 28
l22
L17 11
VXAIA888WddePlScfomJLk3
!s100 5`nNn;?Sj:m8nU[n2ZCUV0
R7
33
R8
!i10b 1
R9
R108
R109
!i113 1
R12
R13
Ehalfadder
R1
R2
R3
!i122 27
R0
Z110 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
Z111 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd
l0
R107
VL0]G_0fS9^WC^L]C@X[Y^0
!s100 h@?RhTGZ[QMJjM?>AnoBQ0
R7
33
R8
!i10b 1
R9
Z112 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
Z113 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/HalfAdder.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 halfadder 0 22 L0]G_0fS9^WC^L]C@X[Y^0
!i122 27
l22
L17 10
V6MG@i_[?57XcT6WPPBnUG3
!s100 ZAghOObLDC_mUGH_:cHh;3
R7
33
R8
!i10b 1
R9
R112
R113
!i113 1
R12
R13
Eimpressora
R1
R2
R3
!i122 32
R0
Z114 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd
Z115 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd
l0
L4 1
V2Vf]_[jCT:XbB[Tz[fgb@2
!s100 3VLb^^iLS^2QPXha=FQ=@1
R7
33
R20
!i10b 1
R9
Z116 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd|
Z117 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/impressora.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 impressora 0 22 2Vf]_[jCT:XbB[Tz[fgb@2
!i122 32
l12
L10 6
V_EdHhz`mobmFcDD;=]o@T3
!s100 h]7cRbbNzHFPS[]N9:Y8X3
R7
33
R20
!i10b 1
R9
R116
R117
!i113 1
R12
R13
Einc16
R1
R2
R3
!i122 26
R0
Z118 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
Z119 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd
l0
R6
V;OmAHIS@A^0AT]ojlejag2
!s100 zf5`@f[Vj[mSi<_bFTEQi3
R7
33
R8
!i10b 1
R9
Z120 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
Z121 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/Inc16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 5 inc16 0 22 ;OmAHIS@A^0AT]ojlejag2
!i122 26
l31
L18 21
VY9d`ch679Q;?dng8AI<kQ2
!s100 QP29S640Rl`XY4ZG]KbOd1
R7
33
R8
!i10b 1
R9
R120
R121
!i113 1
R12
R13
Einversor16
R1
R2
R3
!i122 23
R0
Z122 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
Z123 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd
l0
L14 1
VBKIgSQ6iEYZ7HP5bSfien1
!s100 b_ShSBA^Vm>MTY@2:ETb=3
R7
33
R8
!i10b 1
R9
Z124 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
Z125 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/inversor16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 10 inversor16 0 22 BKIgSQ6iEYZ7HP5bSfien1
!i122 23
l27
L22 10
V21gl430YdDL6UdN<o3gDO3
!s100 NUZLcCz?hboZ2`U^g5AGW0
R7
33
R8
!i10b 1
R9
R124
R125
!i113 1
R12
R13
Eled
R46
R2
R3
!i122 1
R0
Z126 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/LED.vhd
Z127 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/LED.vhd
l0
L9 1
VegbP]oU`XeK6CH>ibL4=X0
!s100 <[CYCMXk:A8b2CE>d>HBZ0
R7
33
R50
!i10b 1
R51
Z128 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/LED.vhd|
Z129 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/LED.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 3 led 0 22 egbP]oU`XeK6CH>ibL4=X0
!i122 1
l18
L17 4
V5Bfjc3Zgb[Y`chJTmjk473
!s100 YhzAD7bk4zIdQ;c[gT53f1
R7
33
R50
!i10b 1
R51
R128
R129
!i113 1
R12
R13
Ememoryio
R46
R47
R2
R3
!i122 0
R0
Z130 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/MemoryIO.vhd
Z131 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/MemoryIO.vhd
l0
L5 1
VIQHJTcoc9[0mf_e59kkSb3
!s100 RObiPS^UW];`1Te<BzT5J0
R7
33
R50
!i10b 1
R51
Z132 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/MemoryIO.vhd|
Z133 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/MemoryIO.vhd|
!i113 1
R12
R13
Alogic
R47
R2
R3
DEx4 work 8 memoryio 0 22 IQHJTcoc9[0mf_e59kkSb3
!i122 0
l98
L37 123
VGOPQa1<c7zm4;7P^G8WkP3
!s100 iYN2lQb:al`1;c[HG6`cl1
R7
33
R50
!i10b 1
R51
R132
R133
!i113 1
R12
R13
Emux16
R1
R2
R3
!i122 47
R0
Z134 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd
Z135 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd
l0
L4 1
V^KK7>>=?KzfHlc;dK>^H53
!s100 IzGKQCSkQ7RCdJh>^j0Q61
R7
33
R20
!i10b 1
R21
Z136 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
Z137 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 mux16 0 22 ^KK7>>=?KzfHlc;dK>^H53
!i122 47
l13
Z138 L12 6
VR_Y7b]aFn]JAk]KbPFMAF3
!s100 n9L<D9hH6KXfb;==EQL@h1
R7
33
R20
!i10b 1
R21
R136
R137
!i113 1
R12
R13
Emux2way
R1
R2
R3
!i122 46
R0
Z139 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
Z140 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd
l0
L4 1
V5Md04iB]KYYIl:m:EPnQ[3
!s100 L]VTV_?L9fN8g2_`K9nZQ2
R7
33
R20
!i10b 1
R21
Z141 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
Z142 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux2Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux2way 0 22 5Md04iB]KYYIl:m:EPnQ[3
!i122 46
l13
R138
VmVWkZJD<[C?zm4QPQTR7h2
!s100 K3S4e1dIUilD6DEYFnfVo0
R7
33
R20
!i10b 1
R21
R141
R142
!i113 1
R12
R13
Emux4way
R1
R2
R3
!i122 45
R0
Z143 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
Z144 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd
l0
L4 1
VS6DJa:23Uele:d0oQjjO[0
!s100 X`n8^nYIhlnNgIfP_EkID1
R7
33
R20
!i10b 1
R21
Z145 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
Z146 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux4way 0 22 S6DJa:23Uele:d0oQjjO[0
!i122 45
l15
R87
VkUmmbm71:;o@BXjTR1]:U2
!s100 o8XG9[89:4I26_e:M<;@Z0
R7
33
R20
!i10b 1
R21
R145
R146
!i113 1
R12
R13
Emux4way16
R1
R2
R3
!i122 44
R0
Z147 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
Z148 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd
l0
L4 1
V:dAZ1HalTziDC1?Ie_<P`2
!s100 l<keW[e_ALUoBj``5Mc=33
R7
33
R20
!i10b 1
R21
Z149 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
Z150 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux4Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux4way16 0 22 :dAZ1HalTziDC1?Ie_<P`2
!i122 44
l15
L14 9
V2<4E?S1jG2GoULlNDW]Y50
!s100 hcRLO3>lQcXmRVFb>Iz=n0
R7
33
R20
!i10b 1
R21
R149
R150
!i113 1
R12
R13
Emux8way
R1
R2
R3
!i122 43
R0
Z151 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
Z152 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd
l0
L4 1
VcMIZim^j_>0TGlG7NC03C3
!s100 ^ag5`^MlkFaAfCaX]@3>L0
R7
33
R20
!i10b 1
R21
Z153 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
Z154 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 mux8way 0 22 cMIZim^j_>0TGlG7NC03C3
!i122 43
l19
R92
V6ol=0k1Kl]W^hj8fmB2^T1
!s100 IaPc6I=:?;[9^QYQYil5C2
R7
33
R20
!i10b 1
R21
R153
R154
!i113 1
R12
R13
Emux8way16
R1
R2
R3
!i122 42
R0
Z155 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
Z156 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd
l0
L4 1
V7MWl=:zn]>Q>M5K]`_b<60
!s100 @m115@68;o9gzO2VgfBG]0
R7
33
R20
!i10b 1
R21
Z157 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
Z158 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Mux8Way16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 mux8way16 0 22 7MWl=:zn]>Q>M5K]`_b<60
!i122 42
l19
L18 14
V8H5]^d0NZh=:mI5EcZYnV2
!s100 >=7_:?[f09T]HDHYL@DHW2
R7
33
R20
!i10b 1
R21
R157
R158
!i113 1
R12
R13
Enand_z01
R1
R2
R3
!i122 41
R0
Z159 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd
Z160 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd
l0
L4 1
VMV:88zTBEe:UQ96>jlUfI0
!s100 0d61a09AXn6n_X_jb>Bo?2
R7
33
R20
!i10b 1
R21
Z161 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd|
Z162 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nand.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 8 nand_z01 0 22 MV:88zTBEe:UQ96>jlUfI0
!i122 41
l13
L12 4
VgmedaE[cIG6HG?Zc`NOz20
!s100 =^5mGJ3^jCjomNfP9B_k40
R7
33
R20
!i10b 1
R21
R161
R162
!i113 1
R12
R13
Enor8way
R1
R2
R3
!i122 40
R0
Z163 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
Z164 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd
l0
L4 1
VI6@ZGJd>JSC7UGzNAn6GU2
!s100 bzc2JH[>FOP2l:COLj<IY2
R7
33
R20
!i10b 1
R21
Z165 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
Z166 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Nor8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 7 nor8way 0 22 I6@ZGJd>JSC7UGzNAn6GU2
!i122 40
l18
Z167 L17 6
VBAGelAm>giXG>F;gQ89^>2
!s100 :i`2D2R?3fFeTlTR19jaZ0
R7
33
R20
!i10b 1
R21
R165
R166
!i113 1
R12
R13
Enot16
R1
R2
R3
!i122 39
R0
Z168 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd
Z169 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd
l0
L4 1
VC]SG@M]l`d<egUIK]zP2?0
!s100 fYJ1`YCnUZe9F?2KLeD4V3
R7
33
R20
!i10b 1
R21
Z170 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd|
Z171 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Not16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 not16 0 22 C]SG@M]l`d<egUIK]zP2?0
!i122 39
l11
L10 4
Vlb[Qm8@7Ycon[Z=@V5GaQ1
!s100 J=5N[mMlcZR5S<n;ZN6Pi1
R7
33
R20
!i10b 1
R21
R170
R171
!i113 1
R12
R13
Eor16
R1
R2
R3
!i122 38
R0
Z172 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd
Z173 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd
l0
L4 1
VFm015BPNjKE2P[ZaFANAP1
!s100 >QKR87GJWMdVLQz<g8^hf0
R7
33
R20
!i10b 1
R21
Z174 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd|
Z175 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 or16 0 22 Fm015BPNjKE2P[ZaFANAP1
!i122 38
l12
L11 4
Vki0EG<:bT@N;9l3>ZJSLD3
!s100 m?lKj:eSNFEii:RfiISJo3
R7
33
R20
!i10b 1
R21
R174
R175
!i113 1
R12
R13
Eor8way
R1
R2
R3
!i122 37
R0
Z176 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
Z177 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd
l0
L4 1
V6_>9FK_U9`n7]^73i4MMa1
!s100 Ag3dFfPkCD2FhoYEajciW3
R7
33
R20
!i10b 1
R21
Z178 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
Z179 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/Or8Way.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 or8way 0 22 6_>9FK_U9`n7]^73i4MMa1
!i122 37
l18
R167
V7>>:KX;`^l:KWHTb1lPH@0
!s100 e6L_=b2OGToH9zQVh>]8k1
R7
33
R20
!i10b 1
R21
R178
R179
!i113 1
R12
R13
Epc
R1
R47
R2
R3
!i122 19
R0
Z180 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd
Z181 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd
l0
L16 1
VzaQSMhREHbJK:GJ=aSh4H2
!s100 [X=gb6SiLihcOc_HL>:i<2
R7
33
R8
!i10b 1
R9
Z182 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd|
Z183 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/PC.vhd|
!i113 1
R12
R13
Aarch
R47
R2
R3
DEx4 work 2 pc 0 22 zaQSMhREHbJK:GJ=aSh4H2
!i122 19
l55
L27 37
VX9Q;jCMf^3bfE^>GihH3<1
!s100 g2]em9j47Go[_hlHEgEZi1
R7
33
R8
!i10b 1
R9
R182
R183
!i113 1
R12
R13
Eram16k
R46
Z184 DPx9 altera_mf 20 altera_mf_components 0 22 HVLmIbRl@QhXfWVOmhK<j1
R2
R3
!i122 3
R0
Z185 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/RAM/RAM16K.vho
Z186 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/RAM/RAM16K.vho
l0
L43 1
VN`5f9:fJeTOY0AH`AP8hV1
!s100 Pe>;JD`:?:`O3@C?zeRZV0
R7
33
R50
!i10b 1
R51
Z187 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/RAM/RAM16K.vho|
Z188 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/RAM/RAM16K.vho|
!i113 1
R12
R13
Asyn
R184
R2
R3
DEx4 work 6 ram16k 0 22 N`5f9:fJeTOY0AH`AP8hV1
!i122 3
l59
L55 38
V6g0SP@ULhn2<7MinP6_[33
!s100 a1[;a0YD4?OYG@<KKKFiD3
R7
33
R50
!i10b 1
R51
R187
R188
!i113 1
R12
R13
Eram4k
Z189 w1634684255
R2
R3
!i122 18
R0
Z190 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd
Z191 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd
l0
L4 1
VV[5CF=cL^0]PUIe]N@ljF0
!s100 PY5L^JKX0HQ10l?@Z;hBD0
R7
33
R8
!i10b 1
R9
Z192 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
Z193 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram4K.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram4k 0 22 V[5CF=cL^0]PUIe]N@ljF0
!i122 18
l57
Z194 L14 156
VVG7eIX8<<IYEPbOT6f0>S2
!s100 FB5WSzZ5YK<7ihahGRgm42
R7
33
R8
!i10b 1
R9
R192
R193
!i113 1
R12
R13
Eram512
R189
R2
R3
!i122 17
R0
Z195 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd
Z196 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd
l0
L4 1
Vfz?];AQMFG9U85UYOa^W20
!s100 F99cbJEf[MKzKmJf=2@951
R7
33
R8
!i10b 1
R9
Z197 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd|
Z198 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram512.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 6 ram512 0 22 fz?];AQMFG9U85UYOa^W20
!i122 17
l57
R194
V0U9mGDS3[gfXRQ1A?LQcX1
!s100 2bU`FmbhDz43HEmC18W;11
R7
33
R8
!i10b 1
R9
R197
R198
!i113 1
R12
R13
Eram64
R1
R2
R3
!i122 16
R0
Z199 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd
Z200 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd
l0
L7 1
V6Rz8Fl8GFjkfhlBFhTK@02
!s100 ZRA:aV4<GEfNd=zndE?P=2
R7
33
R8
!i10b 1
R9
Z201 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd|
Z202 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 5 ram64 0 22 6Rz8Fl8GFjkfhlBFhTK@02
!i122 16
l61
L18 61
VVfBSK^KJa24Q`>Z[R@W<g0
!s100 Z2Q6SoaQPJOZdbOXK>km60
R7
33
R8
!i10b 1
R9
R201
R202
!i113 1
R12
R13
Eram8
R1
R2
R3
!i122 15
R0
Z203 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd
Z204 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd
l0
L8 1
VVj4LCZ8Lb8=jZ@YcZTX@g2
!s100 R5mZ`al9n>P1>n^5Jl6z_1
R7
33
R8
!i10b 1
R9
Z205 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd|
Z206 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Ram8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 4 ram8 0 22 Vj4LCZ8Lb8=jZ@YcZTX@g2
!i122 15
l60
L18 58
V]<AI?gV7[aUAGG:@AVZj]0
!s100 h2]74?Sb=HGS:e@HgNZkV0
R7
33
R8
!i10b 1
R9
R205
R206
!i113 1
R12
R13
Eregister16
R1
R2
R3
!i122 14
R0
Z207 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd
Z208 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd
l0
L8 1
VLBR;A=e>>e_QSBKCXWa5d3
!s100 n^CUeJ^:id2hXcoBoB>TS3
R7
33
R8
!i10b 1
R9
Z209 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd|
Z210 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register16.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register16 0 22 LBR;A=e>>e_QSBKCXWa5d3
!i122 14
l28
L17 28
VNBB_lOiTOXCR0X49lHcV@2
!s100 bnjARJ1]l?6WH?;gGlUZ?0
R7
33
R8
!i10b 1
R9
R209
R210
!i113 1
R12
R13
Eregister32
R1
R2
R3
!i122 13
R0
Z211 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd
Z212 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd
l0
L8 1
VP]c@k:W8fWg]Xko[>MWb^1
!s100 []:^=AY8a3]ML1PkdZ@Ea3
R7
33
R8
!i10b 1
R9
Z213 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd|
Z214 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register32.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register32 0 22 P]c@k:W8fWg]Xko[>MWb^1
!i122 13
l28
Z215 L17 27
VCXL5JS]d]Cfgde[lHXC?n2
!s100 6Sli1zj_jBVia@a?J7nlj1
R7
33
R8
!i10b 1
R9
R213
R214
!i113 1
R12
R13
Eregister64
R1
R2
R3
!i122 12
R0
Z216 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd
Z217 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd
l0
L8 1
V;LzQ2fOcY6f?Oc68WJCXG2
!s100 LCbS]1neA;d2ePolK?XW]3
R7
33
R8
!i10b 1
R9
Z218 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd|
Z219 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register64.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 10 register64 0 22 ;LzQ2fOcY6f?Oc68WJCXG2
!i122 12
l28
R215
Vj<JA7iK913z9PXIY`1n<43
!s100 7?RF1KIPaUSz6Rg?lHBZG0
R7
33
R8
!i10b 1
R9
R218
R219
!i113 1
R12
R13
Eregister8
R1
R2
R3
!i122 11
R0
Z220 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd
Z221 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd
l0
L8 1
V9P<nc9YOOPP_Z`H4KFKkR3
!s100 RH;m?0bQIi^ohZMhS9XdS0
R7
33
R8
!i10b 1
R9
Z222 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd|
Z223 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/D-LogicaSequencial/src/Register8.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 9 register8 0 22 9P<nc9YOOPP_Z`H4KFKkR3
!i122 11
l28
L17 73
Vc=M<zjJ0D>Qn?OJjUmAO82
!s100 `iUNjBAMG]VRIB^Ymc_DY2
R7
33
R8
!i10b 1
R9
R222
R223
!i113 1
R12
R13
Escreen
R46
R28
R29
R47
R2
R3
!i122 2
R0
Z224 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/Screen/Screen.vho
Z225 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/Screen/Screen.vho
l0
L7 1
VfCT2EVM@_W>M`I;TU3_m<2
!s100 QI1MPGVz0LTl7ollmR;iT2
R7
33
R50
!i10b 1
R51
Z226 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/Screen/Screen.vho|
Z227 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/src/Dispositivos/Screen/Screen.vho|
!i113 1
R12
R13
Alogic
R28
R29
R47
R2
R3
DEx4 work 6 screen 0 22 fCT2EVM@_W>M`I;TU3_m<2
!i122 2
l93
L31 83
VNkENQ9FcC7KgW5GV=2eAP3
!s100 R80_hQdHa2:=2RHR;d6[C2
R7
33
R50
!i10b 1
R51
R226
R227
!i113 1
R12
R13
Esevenseg
R1
R2
R3
!i122 31
R0
Z228 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
Z229 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd
l0
L4 1
VgdITb;WTH[5cZbCd[CR:E0
!s100 XWCP4A?:A0m34fY00Z:oS0
R7
33
R8
!i10b 1
R9
Z230 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
Z231 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/sevenSeg.vhd|
!i113 1
R12
R13
Aarch
R2
R3
DEx4 work 8 sevenseg 0 22 gdITb;WTH[5cZbCd[CR:E0
!i122 31
l11
L10 17
VkRZEZVIh1@gNF0[Gz`J7;1
!s100 hm83bc@n];>iD[f[I5D7N3
R7
33
R8
!i10b 1
R9
R230
R231
!i113 1
R12
R13
Etoplevel
R1
R47
R2
R3
!i122 36
R0
Z232 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
Z233 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd
l0
L20 1
VFCa<;a8<?R^U<ZKD[QTQj2
!s100 TMGM1N]j:4gl?hLT<M<KU0
R7
33
R20
!i10b 1
R21
Z234 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
Z235 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/B-LogicaCombinacional/src/TopLevel.vhd|
!i113 1
R12
R13
Artl
R47
R2
R3
DEx4 work 8 toplevel 0 22 FCa<;a8<?R^U<ZKD[QTQj2
!i122 36
l40
L31 14
Voi_ET^amf^TSDkm29[Hn<1
!s100 ^WZZLdOe6[^mUocZBH1P?3
R7
33
R20
!i10b 1
R21
R234
R235
!i113 1
R12
R13
Ezerador16
R1
R2
R3
!i122 22
R0
Z236 8/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
Z237 F/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd
l0
L8 1
VnHjHn^^b>WhfhGLTYS^N30
!s100 GFgmn:R<h:[ci`T3hP7g?0
R7
33
R8
!i10b 1
R9
Z238 !s90 -quiet|-modelsimini|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/F-Computador/vunit_out/modelsim/modelsim.ini|-2008|-work|lib|/home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
Z239 !s107 /home/borg/Documents/insper/elementos/Z01.1-Alphabet/Projetos/C-UnidadeLogicaAritmetica/src/zerador16.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 zerador16 0 22 nHjHn^^b>WhfhGLTYS^N30
!i122 22
l21
L16 10
V0JZhFoSVk:SffhAJ>:0N:0
!s100 CFM1nY9]GPB:VHSQ]]kEH0
R7
33
R8
!i10b 1
R9
R238
R239
!i113 1
R12
R13
