Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Dec 30 19:02:24 2017
| Host         : travis-job-timvideos-hdmi2usb-litex-323222509.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 72 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.319        0.000                      0                15249        0.025        0.000                      0                15249        0.264        0.000                       0                  5015  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.254        0.000                      0                   14        0.122        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.262        0.000                      0                  411        0.090        0.000                      0                  411       18.750        0.000                       0                   163  
eth_tx_clk                    1.262        0.000                      0                  224        0.121        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                       0.319        0.000                      0                14600        0.025        0.000                      0                14600        3.750        0.000                       0                  4651  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.254ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.254ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.868ns
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.350ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.456     6.674 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.864    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y37         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.518     7.868    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.350     8.218    
                         clock uncertainty           -0.053     8.165    
    SLICE_X65Y37         FDPE (Setup_fdpe_C_D)       -0.047     8.118    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -6.864    
  -------------------------------------------------------------------
                         slack                                  1.254    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.938%)  route 1.680ns (70.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.938%)  route 1.680ns (70.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.938%)  route 1.680ns (70.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.718ns (29.938%)  route 1.680ns (70.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.205ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.623     6.205    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.419     6.624 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.521    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.299     7.820 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.783     8.603    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.205    
                         clock uncertainty           -0.053    11.152    
    SLICE_X65Y27         FDSE (Setup_fdse_C_CE)      -0.205    10.947    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.947    
                         arrival time                          -8.603    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.419ns (27.911%)  route 1.082ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.419     6.637 r  FDPE_3/Q
                         net (fo=5, routed)           1.082     7.719    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.604    10.526    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.419ns (27.911%)  route 1.082ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.419     6.637 r  FDPE_3/Q
                         net (fo=5, routed)           1.082     7.719    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.604    10.526    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.419ns (27.911%)  route 1.082ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.419     6.637 r  FDPE_3/Q
                         net (fo=5, routed)           1.082     7.719    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.604    10.526    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.501ns  (logic 0.419ns (27.911%)  route 1.082ns (72.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.858ns = ( 10.858 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.419     6.637 r  FDPE_3/Q
                         net (fo=5, routed)           1.082     7.719    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.508    10.858    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.325    11.183    
                         clock uncertainty           -0.053    11.130    
    SLICE_X65Y27         FDSE (Setup_fdse_C_S)       -0.604    10.526    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.526    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.718ns (36.545%)  route 1.247ns (63.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.857ns = ( 10.857 - 5.000 ) 
    Source Clock Delay      (SCD):    6.218ns
    Clock Pessimism Removal (CPR):    0.325ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.636     6.218    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.419     6.637 r  FDPE_3/Q
                         net (fo=5, routed)           1.247     7.884    clk200_rst
    SLICE_X65Y26         LUT6 (Prop_lut6_I5_O)        0.299     8.183 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.183    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.507    10.857    clk200_clk
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.325    11.182    
                         clock uncertainty           -0.053    11.129    
    SLICE_X65Y26         FDRE (Setup_fdre_C_D)        0.029    11.158    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.158    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  2.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.141     2.008 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.064    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y37         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.864     2.417    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.550     1.867    
    SLICE_X65Y37         FDPE (Hold_fdpe_C_D)         0.075     1.942    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.227ns (64.871%)  route 0.123ns (35.129%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.123     2.111    netsoc_reset_counter[1]
    SLICE_X65Y26         LUT6 (Prop_lut6_I0_O)        0.099     2.210 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.210    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.853     2.406    clk200_clk
    SLICE_X65Y26         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.871    
    SLICE_X65Y26         FDRE (Hold_fdre_C_D)         0.091     1.962    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.231ns (55.484%)  route 0.185ns (44.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.174    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.103     2.277 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.277    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.277    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.227ns (55.053%)  route 0.185ns (44.947%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.128     1.988 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.185     2.174    netsoc_reset_counter[1]
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.099     2.273 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.273    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.092     1.952    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.952    
                         arrival time                           2.273    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.183ns (37.489%)  route 0.305ns (62.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.305     2.307    netsoc_reset_counter[0]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.042     2.349 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.349    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.107     1.967    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.967    
                         arrival time                           2.349    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.871%)  route 0.305ns (62.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.587     1.860    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDSE (Prop_fdse_C_Q)         0.141     2.001 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.305     2.307    netsoc_reset_counter[0]
    SLICE_X65Y27         LUT1 (Prop_lut1_I0_O)        0.045     2.352 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.352    netsoc_reset_counter0[0]
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.860    
    SLICE_X65Y27         FDSE (Hold_fdse_C_D)         0.091     1.951    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.311%)  route 0.502ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.502     2.498    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.072     1.801    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.311%)  route 0.502ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.502     2.498    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.072     1.801    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.311%)  route 0.502ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.502     2.498    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.072     1.801    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.128ns (20.311%)  route 0.502ns (79.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.594     1.867    clk200_clk
    SLICE_X65Y37         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDPE (Prop_fdpe_C_Q)         0.128     1.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.502     2.498    clk200_rst
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.855     2.408    clk200_clk
    SLICE_X65Y27         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.535     1.873    
    SLICE_X65Y27         FDSE (Hold_fdse_C_S)        -0.072     1.801    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.696    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y37     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y37     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_3/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y37     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y26     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X65Y27     netsoc_reset_counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.558     1.558    eth_rx_clk
    SLICE_X32Y32         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDPE (Prop_fdpe_C_Q)         0.456     2.014 r  FDPE_8/Q
                         net (fo=1, routed)           0.199     2.214    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X32Y32         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.440     3.440    eth_rx_clk
    SLICE_X32Y32         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.118     3.558    
                         clock uncertainty           -0.035     3.523    
    SLICE_X32Y32         FDPE (Setup_fdpe_C_D)       -0.047     3.476    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -2.214    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             31.413ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 1.846ns (22.397%)  route 6.396ns (77.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.849     8.945    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.326     9.271 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.520     9.791    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[4]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 31.413    

Slack (MET) :             31.413ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 1.846ns (22.397%)  route 6.396ns (77.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.849     8.945    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.326     9.271 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.520     9.791    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 31.413    

Slack (MET) :             31.413ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 1.846ns (22.397%)  route 6.396ns (77.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.849     8.945    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.326     9.271 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.520     9.791    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[6]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 31.413    

Slack (MET) :             31.413ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 1.846ns (22.397%)  route 6.396ns (77.603%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.849     8.945    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.326     9.271 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1/O
                         net (fo=4, routed)           0.520     9.791    ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.437    41.437    eth_rx_clk
    SLICE_X33Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X33Y30         FDRE (Setup_fdre_C_CE)      -0.205    41.204    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.204    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                 31.413    

Slack (MET) :             31.621ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.846ns (22.877%)  route 6.223ns (77.123%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.844     8.940    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.326     9.266 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.352     9.618    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.436    41.436    eth_rx_clk
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169    41.239    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 31.621    

Slack (MET) :             31.621ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.846ns (22.877%)  route 6.223ns (77.123%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.844     8.940    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.326     9.266 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.352     9.618    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.436    41.436    eth_rx_clk
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169    41.239    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 31.621    

Slack (MET) :             31.621ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.846ns (22.877%)  route 6.223ns (77.123%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.844     8.940    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.326     9.266 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.352     9.618    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.436    41.436    eth_rx_clk
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169    41.239    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 31.621    

Slack (MET) :             31.621ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 1.846ns (22.877%)  route 6.223ns (77.123%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.548     1.548    eth_rx_clk
    SLICE_X42Y25         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y25         FDRE (Prop_fdre_C_Q)         0.518     2.066 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.056     3.123    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X37Y25         LUT6 (Prop_lut6_I1_O)        0.124     3.247 r  storage_12_reg_i_8/O
                         net (fo=1, routed)           0.814     4.061    storage_12_reg_i_8_n_0
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.185 r  storage_12_reg_i_1/O
                         net (fo=5, routed)           1.022     5.207    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y31         LUT2 (Prop_lut2_I1_O)        0.152     5.359 f  storage_10_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.296     5.655    storage_10_reg_0_7_0_5_i_10_n_0
    SLICE_X37Y30         LUT6 (Prop_lut6_I5_O)        0.326     5.981 r  storage_10_reg_0_7_0_5_i_8/O
                         net (fo=8, routed)           0.833     6.813    ethmac_crc32_checker_sink_sink_ready
    SLICE_X35Y30         LUT4 (Prop_lut4_I3_O)        0.124     6.937 r  ethphy_liteethphymiirx_converter_converter_strobe_all_i_2/O
                         net (fo=4, routed)           1.007     7.944    ethmac_rx_gap_checker_sink_ready
    SLICE_X33Y30         LUT3 (Prop_lut3_I1_O)        0.152     8.096 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.844     8.940    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X33Y31         LUT2 (Prop_lut2_I0_O)        0.326     9.266 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.352     9.618    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.436    41.436    eth_rx_clk
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.007    41.443    
                         clock uncertainty           -0.035    41.408    
    SLICE_X34Y30         FDRE (Setup_fdre_C_CE)      -0.169    41.239    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.239    
                         arrival time                          -9.618    
  -------------------------------------------------------------------
                         slack                                 31.621    

Slack (MET) :             31.718ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 1.620ns (19.938%)  route 6.505ns (80.062%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.554     1.554    eth_rx_clk
    SLICE_X34Y30         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.518     2.072 r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/Q
                         net (fo=14, routed)          1.222     3.294    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]
    SLICE_X33Y28         LUT3 (Prop_lut3_I1_O)        0.150     3.444 r  ethmac_crc32_checker_crc_reg[16]_i_3/O
                         net (fo=11, routed)          1.142     4.586    ethmac_crc32_checker_crc_reg[16]_i_3_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I4_O)        0.332     4.918 r  ethmac_crc32_checker_crc_reg[16]_i_1/O
                         net (fo=2, routed)           0.655     5.574    ethmac_crc32_checker_crc_next_reg[16]
    SLICE_X30Y29         LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  ethmac_rx_converter_converter_source_payload_data[39]_i_18/O
                         net (fo=1, routed)           0.658     6.356    ethmac_rx_converter_converter_source_payload_data[39]_i_18_n_0
    SLICE_X31Y29         LUT6 (Prop_lut6_I0_O)        0.124     6.480 r  ethmac_rx_converter_converter_source_payload_data[39]_i_14/O
                         net (fo=1, routed)           0.404     6.884    ethmac_rx_converter_converter_source_payload_data[39]_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.008 r  ethmac_rx_converter_converter_source_payload_data[39]_i_8/O
                         net (fo=1, routed)           0.627     7.635    ethmac_rx_converter_converter_source_payload_data[39]_i_8_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.759 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.495     8.254    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I5_O)        0.124     8.378 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.302     9.680    ethmac_crc32_checker_source_source_payload_error
    SLICE_X42Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         1.439    41.439    eth_rx_clk
    SLICE_X42Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X42Y30         FDRE (Setup_fdre_C_D)       -0.013    41.398    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.398    
                         arrival time                          -9.680    
  -------------------------------------------------------------------
                         slack                                 31.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.202%)  route 0.302ns (64.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     0.558    eth_rx_clk
    SLICE_X42Y31         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ethmac_rx_converter_converter_source_payload_data_reg[2]/Q
                         net (fo=1, routed)           0.302     1.023    ethmac_rx_converter_converter_source_payload_data[2]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[2])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.202%)  route 0.302ns (64.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X42Y32         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_rx_converter_converter_source_payload_data_reg[16]/Q
                         net (fo=1, routed)           0.302     1.024    ethmac_rx_converter_converter_source_payload_data[16]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.024    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (33.994%)  route 0.318ns (66.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     0.558    eth_rx_clk
    SLICE_X42Y31         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ethmac_rx_converter_converter_source_payload_data_reg[4]/Q
                         net (fo=1, routed)           0.318     1.040    ethmac_rx_converter_converter_source_payload_data[4]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.984%)  route 0.319ns (66.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.558     0.558    eth_rx_clk
    SLICE_X42Y31         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  ethmac_rx_converter_converter_source_payload_data_reg[9]/Q
                         net (fo=1, routed)           0.319     1.040    ethmac_rx_converter_converter_source_payload_data[9]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.040    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.164ns (33.842%)  route 0.321ns (66.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.557     0.557    eth_rx_clk
    SLICE_X42Y30         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  ethmac_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.321     1.041    ethmac_rx_converter_converter_source_payload_data[28]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.114%)  route 0.343ns (70.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X37Y32         FDRE                                         r  ethmac_rx_converter_converter_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  ethmac_rx_converter_converter_source_last_reg/Q
                         net (fo=2, routed)           0.343     1.043    ethmac_rx_cdc_wrport_dat_w[41]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.250%)  route 0.329ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_rx_converter_converter_source_payload_data_reg[39]/Q
                         net (fo=1, routed)           0.329     1.052    ethmac_rx_converter_converter_source_payload_data[39]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.099%)  route 0.331ns (66.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.559     0.559    eth_rx_clk
    SLICE_X38Y32         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  ethmac_rx_converter_converter_source_payload_data_reg[32]/Q
                         net (fo=1, routed)           0.331     1.054    ethmac_rx_converter_converter_source_payload_data[32]
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.871     0.871    eth_rx_clk
    RAMB36_X1Y6          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[26])
                                                      0.296     0.933    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.553     0.553    eth_rx_clk
    SLICE_X39Y26         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  xilinxmultiregimpl6_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.749    xilinxmultiregimpl6_regs0[0]
    SLICE_X39Y26         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.819     0.819    eth_rx_clk
    SLICE_X39Y26         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[0]/C
                         clock pessimism             -0.266     0.553    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.075     0.628    xilinxmultiregimpl6_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl6_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl6_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.552     0.552    eth_rx_clk
    SLICE_X37Y24         FDRE                                         r  xilinxmultiregimpl6_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  xilinxmultiregimpl6_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.748    xilinxmultiregimpl6_regs0[3]
    SLICE_X37Y24         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=163, routed)         0.818     0.818    eth_rx_clk
    SLICE_X37Y24         FDRE                                         r  xilinxmultiregimpl6_regs1_reg[3]/C
                         clock pessimism             -0.266     0.552    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.075     0.627    xilinxmultiregimpl6_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y32  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y32  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y27  clockdomainsrenamer1_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X35Y30  clockdomainsrenamer3_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y30  clockdomainsrenamer3_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y27  clockdomainsrenamer5_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y27  clockdomainsrenamer5_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y26  xilinxmultiregimpl6_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y25  xilinxmultiregimpl6_regs0_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y30  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.556     1.556    eth_tx_clk
    SLICE_X32Y31         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.456     2.012 r  FDPE_6/Q
                         net (fo=1, routed)           0.199     2.212    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X32Y31         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.438     3.438    eth_tx_clk
    SLICE_X32Y31         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.118     3.556    
                         clock uncertainty           -0.035     3.521    
    SLICE_X32Y31         FDPE (Setup_fdpe_C_D)       -0.047     3.474    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -2.212    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             29.523ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.889ns  (logic 1.678ns (16.968%)  route 8.211ns (83.032%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           1.466    10.039    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.326    10.365 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.079    11.443    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -11.443    
  -------------------------------------------------------------------
                         slack                                 29.523    

Slack (MET) :             29.876ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.536ns  (logic 1.678ns (17.596%)  route 7.858ns (82.404%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           1.372     9.944    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y30         LUT2 (Prop_lut2_I1_O)        0.326    10.270 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.820    11.091    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -11.091    
  -------------------------------------------------------------------
                         slack                                 29.876    

Slack (MET) :             30.132ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.280ns  (logic 1.678ns (18.082%)  route 7.602ns (81.918%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.470     9.043    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y29         LUT3 (Prop_lut3_I1_O)        0.326     9.369 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.466    10.834    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                 30.132    

Slack (MET) :             30.232ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 1.678ns (18.278%)  route 7.502ns (81.722%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.765     9.338    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y31         LUT5 (Prop_lut5_I2_O)        0.326     9.664 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.071    10.735    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                 30.232    

Slack (MET) :             30.391ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.678ns (18.602%)  route 7.343ns (81.398%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.609     9.181    ethmac_tx_converter_converter_mux__0
    SLICE_X28Y29         LUT4 (Prop_lut4_I0_O)        0.326     9.507 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           1.068    10.575    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                 30.391    

Slack (MET) :             30.457ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.425ns  (logic 1.678ns (17.803%)  route 7.747ns (82.197%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           1.466    10.039    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y31         LUT6 (Prop_lut6_I1_O)        0.326    10.365 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.615    10.980    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X29Y31         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.440    41.440    eth_tx_clk
    SLICE_X29Y31         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.061    41.437    ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                 30.457    

Slack (MET) :             31.279ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.133ns  (logic 1.448ns (17.804%)  route 6.685ns (82.196%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.475     8.188    ethmac_tx_converter_converter_mux0
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124     8.312 r  storage_11_reg_i_48/O
                         net (fo=4, routed)           0.180     8.492    storage_11_reg_i_48_n_0
    SLICE_X28Y29         LUT4 (Prop_lut4_I1_O)        0.124     8.616 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           1.072     9.688    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.489    41.489    eth_tx_clk
    RAMB36_X0Y6          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.568    
                         clock uncertainty           -0.035    41.533    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.967    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.967    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                 31.279    

Slack (MET) :             31.293ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.716ns  (logic 1.678ns (19.252%)  route 7.038ns (80.748%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           1.372     9.944    ethmac_tx_converter_converter_mux__0
    SLICE_X14Y30         LUT2 (Prop_lut2_I1_O)        0.326    10.270 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.000    10.270    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X14Y30         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.442    41.442    eth_tx_clk
    SLICE_X14Y30         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.079    41.521    
                         clock uncertainty           -0.035    41.486    
    SLICE_X14Y30         FDRE (Setup_fdre_C_D)        0.077    41.563    ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.563    
                         arrival time                         -10.270    
  -------------------------------------------------------------------
                         slack                                 31.293    

Slack (MET) :             31.361ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.501ns  (logic 1.678ns (19.738%)  route 6.823ns (80.262%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.554     1.554    eth_tx_clk
    SLICE_X28Y28         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.456     2.010 r  ethmac_tx_cdc_graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.814     2.824    ethmac_tx_cdc_graycounter1_q[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I4_O)        0.124     2.948 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.940     3.888    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.012 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.446     4.458    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X29Y26         LUT3 (Prop_lut3_I0_O)        0.124     4.582 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.811     5.393    ethmac_padding_inserter_source_valid
    SLICE_X28Y22         LUT3 (Prop_lut3_I0_O)        0.124     5.517 f  clockdomainsrenamer2_state[1]_i_3/O
                         net (fo=6, routed)           1.049     6.566    ethmac_crc32_inserter_source_valid
    SLICE_X29Y21         LUT5 (Prop_lut5_I2_O)        0.124     6.690 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.898     7.588    ethmac_preamble_inserter_sink_ready
    SLICE_X28Y26         LUT6 (Prop_lut6_I5_O)        0.124     7.712 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.708     8.420    ethmac_tx_converter_converter_mux0
    SLICE_X28Y26         LUT3 (Prop_lut3_I2_O)        0.152     8.572 r  storage_11_reg_i_49/O
                         net (fo=9, routed)           0.765     9.338    ethmac_tx_converter_converter_mux__0
    SLICE_X29Y31         LUT5 (Prop_lut5_I2_O)        0.326     9.664 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.392    10.056    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X29Y31         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.440    41.440    eth_tx_clk
    SLICE_X29Y31         FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.093    41.533    
                         clock uncertainty           -0.035    41.498    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.081    41.417    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.417    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 31.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl3_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.751    xilinxmultiregimpl3_regs0[6]
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[6]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.076     0.631    xilinxmultiregimpl3_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.631    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl3_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.751    xilinxmultiregimpl3_regs0[0]
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[0]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.075     0.630    xilinxmultiregimpl3_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  xilinxmultiregimpl3_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.753    xilinxmultiregimpl3_regs0[3]
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[3]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.075     0.632    xilinxmultiregimpl3_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  xilinxmultiregimpl3_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.753    xilinxmultiregimpl3_regs0[4]
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X29Y30         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[4]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X29Y30         FDRE (Hold_fdre_C_D)         0.071     0.628    xilinxmultiregimpl3_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.628    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.555     0.555    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  xilinxmultiregimpl3_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.751    xilinxmultiregimpl3_regs0[5]
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.822     0.822    eth_tx_clk
    SLICE_X29Y27         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[5]/C
                         clock pessimism             -0.267     0.555    
    SLICE_X29Y27         FDRE (Hold_fdre_C_D)         0.071     0.626    xilinxmultiregimpl3_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.751    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X32Y31         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.699 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.764    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X32Y31         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X32Y31         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.267     0.558    
    SLICE_X32Y31         FDPE (Hold_fdpe_C_D)         0.075     0.633    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.556     0.556    eth_tx_clk
    SLICE_X31Y20         FDSE                                         r  ethmac_crc32_inserter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  ethmac_crc32_inserter_reg_reg[17]/Q
                         net (fo=2, routed)           0.098     0.795    p_32_in
    SLICE_X30Y20         LUT3 (Prop_lut3_I2_O)        0.048     0.843 r  ethmac_crc32_inserter_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     0.843    ethmac_crc32_inserter_next_reg[25]
    SLICE_X30Y20         FDSE                                         r  ethmac_crc32_inserter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.823     0.823    eth_tx_clk
    SLICE_X30Y20         FDSE                                         r  ethmac_crc32_inserter_reg_reg[25]/C
                         clock pessimism             -0.254     0.569    
    SLICE_X30Y20         FDSE (Hold_fdse_C_D)         0.131     0.700    ethmac_crc32_inserter_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.557     0.557    eth_tx_clk
    SLICE_X31Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  ethmac_crc32_inserter_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     0.797    ethmac_crc32_inserter_reg_reg_n_0_[0]
    SLICE_X30Y19         LUT2 (Prop_lut2_I1_O)        0.048     0.845 r  ethmac_crc32_inserter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.845    ethmac_crc32_inserter_next_reg[8]
    SLICE_X30Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.824     0.824    eth_tx_clk
    SLICE_X30Y19         FDSE                                         r  ethmac_crc32_inserter_reg_reg[8]/C
                         clock pessimism             -0.254     0.570    
    SLICE_X30Y19         FDSE (Hold_fdse_C_D)         0.131     0.701    ethmac_crc32_inserter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[1]
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[1]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.060     0.618    xilinxmultiregimpl3_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl3_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl3_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     0.558    eth_tx_clk
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  xilinxmultiregimpl3_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.777    xilinxmultiregimpl3_regs0[2]
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.825     0.825    eth_tx_clk
    SLICE_X30Y31         FDRE                                         r  xilinxmultiregimpl3_regs1_reg[2]/C
                         clock pessimism             -0.267     0.558    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.053     0.611    xilinxmultiregimpl3_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y31  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X32Y31  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X32Y20  clockdomainsrenamer0_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y22  clockdomainsrenamer2_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y21  clockdomainsrenamer2_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y22  clockdomainsrenamer4_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X28Y22  clockdomainsrenamer4_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X30Y24  clockdomainsrenamer6_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X29Y27  xilinxmultiregimpl3_regs0_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y24  clockdomainsrenamer6_state_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31  xilinxmultiregimpl3_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31  xilinxmultiregimpl3_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31  xilinxmultiregimpl3_regs1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y31  xilinxmultiregimpl3_regs1_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18  ethmac_crc32_inserter_reg_reg[15]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X30Y18  ethmac_crc32_inserter_reg_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X31Y18  ethmac_crc32_inserter_reg_reg[23]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X32Y31  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y20  clockdomainsrenamer0_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y20  clockdomainsrenamer0_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22  clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22  clockdomainsrenamer2_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y21  clockdomainsrenamer2_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y21  clockdomainsrenamer2_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_phaseinjector2_address_storage_full_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 0.456ns (4.789%)  route 9.067ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.551     1.551    sys_clk
    SLICE_X31Y53         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  netsoc_netsoc_interface_dat_w_reg[1]/Q
                         net (fo=151, routed)         9.067    11.074    netsoc_netsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X65Y19         FDRE                                         r  netsoc_controllerinjector_phaseinjector2_address_storage_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.511    11.511    sys_clk
    SLICE_X65Y19         FDRE                                         r  netsoc_controllerinjector_phaseinjector2_address_storage_full_reg[9]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X65Y19         FDRE (Setup_fdre_C_D)       -0.062    11.393    netsoc_controllerinjector_phaseinjector2_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         11.393    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 2.752ns (29.389%)  route 6.612ns (70.611%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           0.764     7.765    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_5/O
                         net (fo=6, routed)           0.622     8.511    netsoc_controllerinjector_bankmachine5_consume[2]_i_5_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.635 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=38, routed)          0.692     9.327    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.451 r  netsoc_controllerinjector_bankmachine3_consume[2]_i_2/O
                         net (fo=7, routed)           0.823    10.274    lm32_cpu/load_store_unit/netsoc_controllerinjector_choose_req_grant_reg[2]_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.398 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.531    10.928    lm32_cpu_n_347
    SLICE_X49Y26         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.439    11.439    sys_clk
    SLICE_X49Y26         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[3]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X49Y26         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_controllerinjector_bankmachine3_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.928    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.455ns  (required time - arrival time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_phaseinjector3_command_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 0.456ns (4.861%)  route 8.926ns (95.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.551     1.551    sys_clk
    SLICE_X31Y53         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  netsoc_netsoc_interface_dat_w_reg[1]/Q
                         net (fo=151, routed)         8.926    10.933    netsoc_netsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X65Y20         FDRE                                         r  netsoc_controllerinjector_phaseinjector3_command_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.511    11.511    sys_clk
    SLICE_X65Y20         FDRE                                         r  netsoc_controllerinjector_phaseinjector3_command_storage_full_reg[1]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X65Y20         FDRE (Setup_fdre_C_D)       -0.067    11.388    netsoc_controllerinjector_phaseinjector3_command_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.370ns  (logic 0.456ns (4.867%)  route 8.914ns (95.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.551     1.551    sys_clk
    SLICE_X31Y53         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  netsoc_netsoc_interface_dat_w_reg[1]/Q
                         net (fo=151, routed)         8.914    10.921    netsoc_netsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X64Y19         FDRE                                         r  netsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.511    11.511    sys_clk
    SLICE_X64Y19         FDRE                                         r  netsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.057    11.455    
    SLICE_X64Y19         FDRE (Setup_fdre_C_D)       -0.030    11.425    netsoc_controllerinjector_phaseinjector3_address_storage_full_reg[9]
  -------------------------------------------------------------------
                         required time                         11.425    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine2_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 2.624ns (28.744%)  route 6.505ns (71.256%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           0.764     7.765    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_5/O
                         net (fo=6, routed)           0.622     8.511    netsoc_controllerinjector_bankmachine5_consume[2]_i_5_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.635 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=38, routed)          1.180     9.815    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X47Y19         LUT5 (Prop_lut5_I0_O)        0.120     9.935 r  netsoc_controllerinjector_bankmachine2_consume[0]_i_1/O
                         net (fo=1, routed)           0.758    10.693    netsoc_controllerinjector_bankmachine2_consume[0]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  netsoc_controllerinjector_bankmachine2_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.440    11.440    sys_clk
    SLICE_X47Y19         FDRE                                         r  netsoc_controllerinjector_bankmachine2_consume_reg[0]/C
                         clock pessimism              0.079    11.519    
                         clock uncertainty           -0.057    11.463    
    SLICE_X47Y19         FDRE (Setup_fdre_C_D)       -0.261    11.202    netsoc_controllerinjector_bankmachine2_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.202    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.752ns (29.992%)  route 6.424ns (70.008%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           0.764     7.765    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_5/O
                         net (fo=6, routed)           0.622     8.511    netsoc_controllerinjector_bankmachine5_consume[2]_i_5_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.635 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=38, routed)          0.692     9.327    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.451 r  netsoc_controllerinjector_bankmachine3_consume[2]_i_2/O
                         net (fo=7, routed)           0.823    10.274    lm32_cpu/load_store_unit/netsoc_controllerinjector_choose_req_grant_reg[2]_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.398 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.740    lm32_cpu_n_347
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.437    11.437    sys_clk
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[0]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.255    netsoc_controllerinjector_bankmachine3_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.752ns (29.992%)  route 6.424ns (70.008%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           0.764     7.765    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_5/O
                         net (fo=6, routed)           0.622     8.511    netsoc_controllerinjector_bankmachine5_consume[2]_i_5_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.635 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=38, routed)          0.692     9.327    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.451 r  netsoc_controllerinjector_bankmachine3_consume[2]_i_2/O
                         net (fo=7, routed)           0.823    10.274    lm32_cpu/load_store_unit/netsoc_controllerinjector_choose_req_grant_reg[2]_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.398 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.740    lm32_cpu_n_347
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.437    11.437    sys_clk
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[1]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.255    netsoc_controllerinjector_bankmachine3_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.515ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_bankmachine3_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.176ns  (logic 2.752ns (29.992%)  route 6.424ns (70.008%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 r  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           0.764     7.765    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_5/O
                         net (fo=6, routed)           0.622     8.511    netsoc_controllerinjector_bankmachine5_consume[2]_i_5_n_0
    SLICE_X54Y22         LUT4 (Prop_lut4_I3_O)        0.124     8.635 r  netsoc_controllerinjector_bankmachine5_consume[2]_i_3/O
                         net (fo=38, routed)          0.692     9.327    netsoc_controllerinjector_bankmachine5_consume[2]_i_3_n_0
    SLICE_X53Y22         LUT4 (Prop_lut4_I0_O)        0.124     9.451 r  netsoc_controllerinjector_bankmachine3_consume[2]_i_2/O
                         net (fo=7, routed)           0.823    10.274    lm32_cpu/load_store_unit/netsoc_controllerinjector_choose_req_grant_reg[2]_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124    10.398 r  lm32_cpu/load_store_unit/netsoc_controllerinjector_bankmachine3_level[3]_i_1/O
                         net (fo=4, routed)           0.342    10.740    lm32_cpu_n_347
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.437    11.437    sys_clk
    SLICE_X49Y25         FDRE                                         r  netsoc_controllerinjector_bankmachine3_level_reg[2]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X49Y25         FDRE (Setup_fdre_C_CE)      -0.205    11.255    netsoc_controllerinjector_bankmachine3_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.740    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.430ns  (logic 2.982ns (31.623%)  route 6.448ns (68.377%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.564ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.564     1.564    sys_clk
    SLICE_X57Y17         FDRE                                         r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.456     2.020 r  netsoc_controllerinjector_bankmachine4_consume_reg[0]/Q
                         net (fo=27, routed)          1.148     3.168    storage_6_reg_0_7_6_11/ADDRB0
    SLICE_X56Y16         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.320 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           1.044     4.364    p_0_in2_in[0]
    SLICE_X59Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.712 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.712    bankmachine4_state[2]_i_14_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.244 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.244    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.515 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.378     5.894    netsoc_controllerinjector_bankmachine4_hit
    SLICE_X58Y18         LUT6 (Prop_lut6_I2_O)        0.373     6.267 r  netsoc_controllerinjector_choose_req_grant[0]_i_16/O
                         net (fo=1, routed)           0.610     6.877    netsoc_controllerinjector_choose_req_grant[0]_i_16_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.001 f  netsoc_controllerinjector_choose_req_grant[0]_i_9/O
                         net (fo=9, routed)           1.351     8.352    netsoc_controllerinjector_choose_req_grant[0]_i_9_n_0
    SLICE_X55Y26         LUT2 (Prop_lut2_I0_O)        0.152     8.504 f  netsoc_controllerinjector_choose_req_grant[1]_i_5/O
                         net (fo=6, routed)           0.881     9.385    netsoc_controllerinjector_choose_req_grant[1]_i_5_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I3_O)        0.326     9.711 r  netsoc_controllerinjector_choose_req_grant[2]_i_11/O
                         net (fo=1, routed)           0.466    10.177    netsoc_controllerinjector_choose_req_grant[2]_i_11_n_0
    SLICE_X52Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.301 r  netsoc_controllerinjector_choose_req_grant[2]_i_4/O
                         net (fo=1, routed)           0.569    10.870    netsoc_controllerinjector_choose_req_grant[2]_i_4_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I3_O)        0.124    10.994 r  netsoc_controllerinjector_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    10.994    netsoc_controllerinjector_choose_req_grant[2]_i_1_n_0
    SLICE_X52Y25         FDRE                                         r  netsoc_controllerinjector_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.438    11.438    sys_clk
    SLICE_X52Y25         FDRE                                         r  netsoc_controllerinjector_choose_req_grant_reg[2]/C
                         clock pessimism              0.079    11.517    
                         clock uncertainty           -0.057    11.461    
    SLICE_X52Y25         FDRE (Setup_fdre_C_D)        0.081    11.542    netsoc_controllerinjector_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.542    
                         arrival time                         -10.994    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_netsoc_interface_dat_w_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_controllerinjector_phaseinjector1_command_storage_full_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.456ns (4.925%)  route 8.804ns (95.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 11.510 - 10.000 ) 
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        1.551     1.551    sys_clk
    SLICE_X31Y53         FDRE                                         r  netsoc_netsoc_interface_dat_w_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.456     2.007 r  netsoc_netsoc_interface_dat_w_reg[1]/Q
                         net (fo=151, routed)         8.804    10.811    netsoc_netsoc_interface_dat_w_reg_n_0_[1]
    SLICE_X62Y28         FDRE                                         r  netsoc_controllerinjector_phaseinjector1_command_storage_full_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4652, routed)        1.510    11.510    sys_clk
    SLICE_X62Y28         FDRE                                         r  netsoc_controllerinjector_phaseinjector1_command_storage_full_reg[1]/C
                         clock pessimism              0.000    11.510    
                         clock uncertainty           -0.057    11.454    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)       -0.081    11.373    netsoc_controllerinjector_phaseinjector1_command_storage_full_reg[1]
  -------------------------------------------------------------------
                         required time                         11.373    
                         arrival time                         -10.811    
  -------------------------------------------------------------------
                         slack                                  0.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.374%)  route 0.201ns (57.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.564     0.564    sys_clk
    SLICE_X34Y43         FDRE                                         r  netsoc_netsoc_uart_phy_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.148     0.712 r  netsoc_netsoc_uart_phy_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.201     0.913    storage_1_reg_0_15_0_5/DIC1
    SLICE_X38Y42         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.833     0.833    storage_1_reg_0_15_0_5/WCLK
    SLICE_X38Y42         RAMD32                                       r  storage_1_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.005     0.828    
    SLICE_X38Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.060     0.888    storage_1_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/pc_m_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/pc_w_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.657%)  route 0.233ns (62.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.561     0.561    lm32_cpu/instruction_unit/out
    SLICE_X36Y14         FDRE                                         r  lm32_cpu/instruction_unit/pc_m_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  lm32_cpu/instruction_unit/pc_m_reg[26]/Q
                         net (fo=2, routed)           0.233     0.935    lm32_cpu/instruction_unit/pc_m[26]
    SLICE_X32Y12         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.830     0.830    lm32_cpu/instruction_unit/out
    SLICE_X32Y12         FDRE                                         r  lm32_cpu/instruction_unit/pc_w_reg[26]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X32Y12         FDRE (Hold_fdre_C_D)         0.072     0.897    lm32_cpu/instruction_unit/pc_w_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_target_x_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.490%)  route 0.214ns (53.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.563     0.563    lm32_cpu/out
    SLICE_X39Y10         FDRE                                         r  lm32_cpu/branch_target_x_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  lm32_cpu/branch_target_x_reg[28]/Q
                         net (fo=1, routed)           0.214     0.918    lm32_cpu/mc_arithmetic/Q[26]
    SLICE_X33Y11         LUT4 (Prop_lut4_I2_O)        0.045     0.963 r  lm32_cpu/mc_arithmetic/branch_target_m[28]_i_1/O
                         net (fo=1, routed)           0.000     0.963    lm32_cpu/mc_arithmetic_n_6
    SLICE_X33Y11         FDRE                                         r  lm32_cpu/branch_target_m_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.832     0.832    lm32_cpu/out
    SLICE_X33Y11         FDRE                                         r  lm32_cpu/branch_target_m_reg[28]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.092     0.919    lm32_cpu/branch_target_m_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_phy_storage_full_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_interface10_dat_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.760%)  route 0.211ns (50.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.562     0.562    sys_clk
    SLICE_X34Y39         FDRE                                         r  netsoc_netsoc_uart_phy_storage_full_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  netsoc_netsoc_uart_phy_storage_full_reg[27]/Q
                         net (fo=3, routed)           0.211     0.937    netsoc_netsoc_uart_phy_storage[27]
    SLICE_X36Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.982 r  netsoc_interface10_dat_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.982    netsoc_interface10_dat_r[3]_i_1_n_0
    SLICE_X36Y39         FDRE                                         r  netsoc_interface10_dat_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.832     0.832    sys_clk
    SLICE_X36Y39         FDRE                                         r  netsoc_interface10_dat_r_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X36Y39         FDRE (Hold_fdre_C_D)         0.092     0.919    netsoc_interface10_dat_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/write_idx_w_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.640%)  route 0.191ns (56.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.561     0.561    lm32_cpu/out
    SLICE_X34Y12         FDRE                                         r  lm32_cpu/write_idx_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.148     0.709 r  lm32_cpu/write_idx_m_reg[1]/Q
                         net (fo=3, routed)           0.191     0.900    lm32_cpu/write_idx_m_reg_n_0_[1]
    SLICE_X36Y13         FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.829     0.829    lm32_cpu/out
    SLICE_X36Y13         FDRE                                         r  lm32_cpu/write_idx_w_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.013     0.837    lm32_cpu/write_idx_w_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lm32_cpu/branch_target_x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/branch_target_m_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.170%)  route 0.266ns (58.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.564     0.564    lm32_cpu/out
    SLICE_X39Y9          FDRE                                         r  lm32_cpu/branch_target_x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  lm32_cpu/branch_target_x_reg[24]/Q
                         net (fo=1, routed)           0.266     0.970    lm32_cpu/mc_arithmetic/Q[22]
    SLICE_X34Y12         LUT4 (Prop_lut4_I2_O)        0.045     1.015 r  lm32_cpu/mc_arithmetic/branch_target_m[24]_i_1/O
                         net (fo=1, routed)           0.000     1.015    lm32_cpu/mc_arithmetic_n_10
    SLICE_X34Y12         FDRE                                         r  lm32_cpu/branch_target_m_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.829     0.829    lm32_cpu/out
    SLICE_X34Y12         FDRE                                         r  lm32_cpu/branch_target_m_reg[24]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120     0.944    lm32_cpu/branch_target_m_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/p_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/result_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.528%)  route 0.241ns (56.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.566     0.566    lm32_cpu/mc_arithmetic/out
    SLICE_X31Y1          FDRE                                         r  lm32_cpu/mc_arithmetic/p_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  lm32_cpu/mc_arithmetic/p_reg[3]/Q
                         net (fo=4, routed)           0.241     0.948    lm32_cpu/mc_arithmetic/p_0_in[4]
    SLICE_X36Y1          LUT3 (Prop_lut3_I2_O)        0.045     0.993 r  lm32_cpu/mc_arithmetic/result_x[3]_i_1/O
                         net (fo=1, routed)           0.000     0.993    lm32_cpu/mc_arithmetic/result_x[3]_i_1_n_0
    SLICE_X36Y1          FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.835     0.835    lm32_cpu/mc_arithmetic/out
    SLICE_X36Y1          FDRE                                         r  lm32_cpu/mc_arithmetic/result_x_reg[3]/C
                         clock pessimism             -0.005     0.830    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.091     0.921    lm32_cpu/mc_arithmetic/result_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.736%)  route 0.277ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.561     0.561    sys_clk
    SLICE_X48Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/Q
                         net (fo=34, routed)          0.277     0.979    storage_8_reg_0_7_18_21/ADDRD1
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.830     0.830    storage_8_reg_0_7_18_21/WCLK
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.905    storage_8_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.736%)  route 0.277ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.561     0.561    sys_clk
    SLICE_X48Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/Q
                         net (fo=34, routed)          0.277     0.979    storage_8_reg_0_7_18_21/ADDRD1
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.830     0.830    storage_8_reg_0_7_18_21/WCLK
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.905    storage_8_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_8_reg_0_7_18_21/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.736%)  route 0.277ns (66.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.561     0.561    sys_clk
    SLICE_X48Y18         FDRE                                         r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  netsoc_controllerinjector_bankmachine6_produce_reg[1]/Q
                         net (fo=34, routed)          0.277     0.979    storage_8_reg_0_7_18_21/ADDRD1
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4652, routed)        0.830     0.830    storage_8_reg_0_7_18_21/WCLK
    SLICE_X50Y18         RAMD32                                       r  storage_8_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.234     0.596    
    SLICE_X50Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.905    storage_8_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y4    lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2    lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y14  mem_2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y11  mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  mem_grain0_1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  mem_grain0_1_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  mem_grain0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  storage_13_reg_0_1_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  storage_13_reg_0_1_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y27  storage_13_reg_0_1_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y9   lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y13  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.054 (r) | FAST    |     2.152 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     3.612 (r) | SLOW    |    -0.678 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.427 (r) | SLOW    |    -0.415 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.843 (r) | SLOW    |    -0.609 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.642 (r) | SLOW    |    -0.447 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     2.647 (r) | SLOW    |    -0.435 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     2.779 (r) | SLOW    |    -0.415 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.365 (r) | SLOW    |    -0.326 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     3.864 (r) | SLOW    |    -0.989 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.582 (r) | SLOW    |    -0.185 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.305 (r) | SLOW    |      3.268 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.088 (r) | SLOW    |      3.169 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.244 (r) | SLOW    |      3.197 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.287 (r) | SLOW    |      3.235 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.532 (r) | SLOW    |      2.829 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.674 (r) | SLOW    |      1.623 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.129 (r) | SLOW    |      1.833 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      7.431 (r) | SLOW    |      1.957 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.522 (r) | SLOW    |      1.555 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.826 (r) | SLOW    |      1.695 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      7.282 (r) | SLOW    |      1.917 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.671 (r) | SLOW    |      1.622 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.814 (r) | SLOW    |      1.682 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.833 (r) | SLOW    |      1.729 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.147 (r) | SLOW    |      1.833 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.371 (r) | SLOW    |      1.527 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.973 (r) | SLOW    |      1.779 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.218 (r) | SLOW    |      1.465 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.994 (r) | SLOW    |      1.781 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.369 (r) | SLOW    |      1.546 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.134 (r) | SLOW    |      1.835 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.116 (r) | SLOW    |      1.799 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.531 (r) | SLOW    |      1.561 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.117 (r) | SLOW    |      1.806 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.532 (r) | SLOW    |      1.557 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.317 (r) | SLOW    |      3.018 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDSE           | -     |     10.105 (r) | SLOW    |      3.146 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.010 (r) | SLOW    |      3.176 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[0]    | FDRE           | -     |      8.372 (r) | SLOW    |      2.645 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[1]    | FDRE           | -     |      8.201 (r) | SLOW    |      2.544 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[2]    | FDRE           | -     |      8.382 (r) | SLOW    |      2.642 (r) | FAST    |                      |
sys_clk    | rgb_leds_b[3]    | FDRE           | -     |      8.658 (r) | SLOW    |      2.783 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[0]    | FDRE           | -     |      7.933 (r) | SLOW    |      2.434 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[1]    | FDRE           | -     |      7.786 (r) | SLOW    |      2.325 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[2]    | FDRE           | -     |      8.501 (r) | SLOW    |      2.670 (r) | FAST    |                      |
sys_clk    | rgb_leds_g[3]    | FDRE           | -     |      8.393 (r) | SLOW    |      2.683 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[0]    | FDRE           | -     |      8.106 (r) | SLOW    |      2.545 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[1]    | FDRE           | -     |      7.956 (r) | SLOW    |      2.445 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[2]    | FDRE           | -     |      8.276 (r) | SLOW    |      2.583 (r) | FAST    |                      |
sys_clk    | rgb_leds_r[3]    | FDRE           | -     |      8.198 (r) | SLOW    |      2.578 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |      9.494 (r) | SLOW    |      3.061 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.566 (r) | SLOW    |      2.867 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.715 (r) | SLOW    |      3.030 (r) | FAST    |                      |
sys_clk    | user_led0        | FDRE           | -     |      8.887 (r) | SLOW    |      2.827 (r) | FAST    |                      |
sys_clk    | user_led1        | FDRE           | -     |      8.547 (r) | SLOW    |      2.698 (r) | FAST    |                      |
sys_clk    | user_led2        | FDRE           | -     |      9.949 (r) | SLOW    |      3.390 (r) | FAST    |                      |
sys_clk    | user_led3        | FDRE           | -     |      9.269 (r) | SLOW    |      3.109 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.656 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.587 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.662 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.477 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.805 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         2.172 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.431 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.681 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.428 ns
Ideal Clock Offset to Actual Clock: -1.629 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.427 (r) | SLOW    | -0.415 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.843 (r) | SLOW    | -0.609 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.642 (r) | SLOW    | -0.447 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   2.647 (r) | SLOW    | -0.435 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.843 (r) | SLOW    | -0.415 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.212 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.674 (r) | SLOW    |   1.623 (r) | FAST    |    0.456 |
ddram_dq[1]        |   7.129 (r) | SLOW    |   1.833 (r) | FAST    |    0.911 |
ddram_dq[2]        |   7.431 (r) | SLOW    |   1.957 (r) | FAST    |    1.212 |
ddram_dq[3]        |   6.522 (r) | SLOW    |   1.555 (r) | FAST    |    0.303 |
ddram_dq[4]        |   6.826 (r) | SLOW    |   1.695 (r) | FAST    |    0.608 |
ddram_dq[5]        |   7.282 (r) | SLOW    |   1.917 (r) | FAST    |    1.063 |
ddram_dq[6]        |   6.671 (r) | SLOW    |   1.622 (r) | FAST    |    0.453 |
ddram_dq[7]        |   6.814 (r) | SLOW    |   1.682 (r) | FAST    |    0.596 |
ddram_dq[8]        |   6.833 (r) | SLOW    |   1.729 (r) | FAST    |    0.615 |
ddram_dq[9]        |   7.147 (r) | SLOW    |   1.833 (r) | FAST    |    0.928 |
ddram_dq[10]       |   6.371 (r) | SLOW    |   1.527 (r) | FAST    |    0.153 |
ddram_dq[11]       |   6.973 (r) | SLOW    |   1.779 (r) | FAST    |    0.755 |
ddram_dq[12]       |   6.218 (r) | SLOW    |   1.465 (r) | FAST    |    0.000 |
ddram_dq[13]       |   6.994 (r) | SLOW    |   1.781 (r) | FAST    |    0.776 |
ddram_dq[14]       |   6.369 (r) | SLOW    |   1.546 (r) | FAST    |    0.150 |
ddram_dq[15]       |   7.134 (r) | SLOW    |   1.835 (r) | FAST    |    0.916 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.431 (r) | SLOW    |   1.465 (r) | FAST    |    1.212 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.586 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.116 (r) | SLOW    |   1.799 (r) | FAST    |    0.585 |
ddram_dqs_n[1]     |   6.531 (r) | SLOW    |   1.561 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.117 (r) | SLOW    |   1.806 (r) | FAST    |    0.586 |
ddram_dqs_p[1]     |   6.532 (r) | SLOW    |   1.557 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.117 (r) | SLOW    |   1.557 (r) | FAST    |    0.586 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.216 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.305 (r) | SLOW    |   3.268 (r) | FAST    |    0.216 |
eth_tx_data[1]     |   9.088 (r) | SLOW    |   3.169 (r) | FAST    |    0.000 |
eth_tx_data[2]     |   9.244 (r) | SLOW    |   3.197 (r) | FAST    |    0.156 |
eth_tx_data[3]     |   9.287 (r) | SLOW    |   3.235 (r) | FAST    |    0.199 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.305 (r) | SLOW    |   3.169 (r) | FAST    |    0.216 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.457 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_b[0]      |   8.372 (r) | SLOW    |   2.645 (r) | FAST    |    0.171 |
rgb_leds_b[1]      |   8.201 (r) | SLOW    |   2.544 (r) | FAST    |    0.000 |
rgb_leds_b[2]      |   8.382 (r) | SLOW    |   2.642 (r) | FAST    |    0.181 |
rgb_leds_b[3]      |   8.658 (r) | SLOW    |   2.783 (r) | FAST    |    0.457 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.658 (r) | SLOW    |   2.544 (r) | FAST    |    0.457 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.715 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_g[0]      |   7.933 (r) | SLOW    |   2.434 (r) | FAST    |    0.147 |
rgb_leds_g[1]      |   7.786 (r) | SLOW    |   2.325 (r) | FAST    |    0.000 |
rgb_leds_g[2]      |   8.501 (r) | SLOW    |   2.670 (r) | FAST    |    0.715 |
rgb_leds_g[3]      |   8.393 (r) | SLOW    |   2.683 (r) | FAST    |    0.607 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.501 (r) | SLOW    |   2.325 (r) | FAST    |    0.715 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.320 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
rgb_leds_r[0]      |   8.106 (r) | SLOW    |   2.545 (r) | FAST    |    0.150 |
rgb_leds_r[1]      |   7.956 (r) | SLOW    |   2.445 (r) | FAST    |    0.000 |
rgb_leds_r[2]      |   8.276 (r) | SLOW    |   2.583 (r) | FAST    |    0.320 |
rgb_leds_r[3]      |   8.198 (r) | SLOW    |   2.578 (r) | FAST    |    0.242 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.276 (r) | SLOW    |   2.445 (r) | FAST    |    0.320 |
-------------------+-------------+---------+-------------+---------+----------+




