<profile>

<section name = "Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_36_1'" level="0">
<item name = "Date">Sat May 31 09:38:50 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">fft_8pt</item>
<item name = "Solution">pynq (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 0.210 us, 0.210 us, 21, 21, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_36_1">19, 19, 17, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 696, 1462, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 749, 96, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U40">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U41">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U36">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U37">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="mux_42_32_1_1_U42">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U43">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_fu_202_p2">+, 0, 0, 11, 3, 1</column>
<column name="icmp_ln36_fu_196_p2">icmp, 0, 0, 9, 3, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln38_fu_208_p2">xor, 0, 0, 4, 3, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 3, 6</column>
<column name="i_fu_44">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="i_3_reg_268">3, 0, 3, 0</column>
<column name="i_fu_44">3, 0, 3, 0</column>
<column name="mul_ac_i_i_i_reg_318">32, 0, 32, 0</column>
<column name="mul_ad_i_i_i_reg_328">32, 0, 32, 0</column>
<column name="mul_bc_i_i_i_reg_333">32, 0, 32, 0</column>
<column name="mul_bd_i_i_i_reg_323">32, 0, 32, 0</column>
<column name="p_r_M_value_1_reg_300">32, 0, 32, 0</column>
<column name="p_r_M_value_2_reg_354">32, 0, 32, 0</column>
<column name="p_r_M_value_3_reg_360">32, 0, 32, 0</column>
<column name="p_r_M_value_4_reg_366">32, 0, 32, 0</column>
<column name="p_r_M_value_5_reg_372">32, 0, 32, 0</column>
<column name="p_r_M_value_6_reg_378">32, 0, 32, 0</column>
<column name="p_r_M_value_7_reg_383">32, 0, 32, 0</column>
<column name="p_r_M_value_8_reg_388">32, 0, 32, 0</column>
<column name="p_r_M_value_9_reg_393">32, 0, 32, 0</column>
<column name="p_r_M_value_reg_294">32, 0, 32, 0</column>
<column name="p_t_1_reg_312">32, 0, 32, 0</column>
<column name="p_t_reg_306">32, 0, 32, 0</column>
<column name="zext_ln36_reg_338">3, 0, 64, 61</column>
<column name="zext_ln38_reg_278">3, 0, 64, 61</column>
<column name="i_3_reg_268">64, 32, 3, 0</column>
<column name="zext_ln36_reg_338">64, 32, 64, 61</column>
<column name="zext_ln38_reg_278">64, 32, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_162_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_162_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_162_p_opcode">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_162_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_162_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_166_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_166_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_166_p_opcode">out, 2, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_166_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_166_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_170_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_170_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_170_p_opcode">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_170_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_170_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_174_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_174_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_174_p_opcode">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_174_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_174_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_178_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_178_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_178_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_178_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_182_p_din0">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_182_p_din1">out, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_182_p_dout0">in, 32, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="grp_fu_182_p_ce">out, 1, ap_ctrl_hs, fft_8pt_Pipeline_VITIS_LOOP_36_1, return value</column>
<column name="temp2_0_address0">out, 3, ap_memory, temp2_0, array</column>
<column name="temp2_0_ce0">out, 1, ap_memory, temp2_0, array</column>
<column name="temp2_0_q0">in, 32, ap_memory, temp2_0, array</column>
<column name="temp2_0_address1">out, 3, ap_memory, temp2_0, array</column>
<column name="temp2_0_ce1">out, 1, ap_memory, temp2_0, array</column>
<column name="temp2_0_q1">in, 32, ap_memory, temp2_0, array</column>
<column name="temp2_1_address0">out, 3, ap_memory, temp2_1, array</column>
<column name="temp2_1_ce0">out, 1, ap_memory, temp2_1, array</column>
<column name="temp2_1_q0">in, 32, ap_memory, temp2_1, array</column>
<column name="temp2_1_address1">out, 3, ap_memory, temp2_1, array</column>
<column name="temp2_1_ce1">out, 1, ap_memory, temp2_1, array</column>
<column name="temp2_1_q1">in, 32, ap_memory, temp2_1, array</column>
<column name="FFT_output_0_address0">out, 3, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_ce0">out, 1, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_we0">out, 1, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_d0">out, 32, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_address1">out, 3, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_ce1">out, 1, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_we1">out, 1, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_0_d1">out, 32, ap_memory, FFT_output_0, array</column>
<column name="FFT_output_1_address0">out, 3, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_ce0">out, 1, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_we0">out, 1, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_d0">out, 32, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_address1">out, 3, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_ce1">out, 1, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_we1">out, 1, ap_memory, FFT_output_1, array</column>
<column name="FFT_output_1_d1">out, 32, ap_memory, FFT_output_1, array</column>
</table>
</item>
</section>
</profile>
