vendor_name = ModelSim
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.qip
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/Quad_Dec.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_irq_mapper.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux_001.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_mux.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux_002.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_rsp_xbar_demux.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux_002.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_mux.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux_001.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_cmd_xbar_demux.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_traffic_limiter.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_reorder_memory.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router_002.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_id_router.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router_001.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_mm_interconnect_0_addr_router.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_agent.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/altera_merlin_master_translator.sv
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sysid.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_sys_clk_timer.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_jtag_uart.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.ocp
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.sdc
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_ic_tag_ram.mif
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_sysclk.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_tck.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_jtag_debug_module_wrapper.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_ociram_default_contents.mif
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_oci_test_bench.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_rf_ram_a.mif
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_rf_ram_b.mif
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_cpu_test_bench.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.hex
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/Quad_Dec_onchip_mem.v
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/esl_demonstrator.vhd
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/Quad_Dec/synthesis/submodules/QuadratureDecoder.vhd
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/QuadratureDecoder.vhd
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/ip/QuadratureDecoder/esl_demonstrator.vhd
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/esl_as4.bdf
source_file = 1, C:/Users/reinv/Documents/GitHub/ESL21/esl_demonstrator/db/esl_demonstrator.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = esl_demonstrator
instance = comp, \slave_readdata[0]~output\, slave_readdata[0]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[1]~output\, slave_readdata[1]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[2]~output\, slave_readdata[2]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[3]~output\, slave_readdata[3]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[4]~output\, slave_readdata[4]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[5]~output\, slave_readdata[5]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[6]~output\, slave_readdata[6]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[7]~output\, slave_readdata[7]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[8]~output\, slave_readdata[8]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[9]~output\, slave_readdata[9]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[10]~output\, slave_readdata[10]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[11]~output\, slave_readdata[11]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[12]~output\, slave_readdata[12]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[13]~output\, slave_readdata[13]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[14]~output\, slave_readdata[14]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[15]~output\, slave_readdata[15]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[16]~output\, slave_readdata[16]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[17]~output\, slave_readdata[17]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[18]~output\, slave_readdata[18]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[19]~output\, slave_readdata[19]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[20]~output\, slave_readdata[20]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[21]~output\, slave_readdata[21]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[22]~output\, slave_readdata[22]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[23]~output\, slave_readdata[23]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[24]~output\, slave_readdata[24]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[25]~output\, slave_readdata[25]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[26]~output\, slave_readdata[26]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[27]~output\, slave_readdata[27]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[28]~output\, slave_readdata[28]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[29]~output\, slave_readdata[29]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[30]~output\, slave_readdata[30]~output, esl_demonstrator, 1
instance = comp, \slave_readdata[31]~output\, slave_readdata[31]~output, esl_demonstrator, 1
instance = comp, \reset~input\, reset~input, esl_demonstrator, 1
instance = comp, \slave_address[0]~input\, slave_address[0]~input, esl_demonstrator, 1
instance = comp, \slave_address[1]~input\, slave_address[1]~input, esl_demonstrator, 1
instance = comp, \slave_address[2]~input\, slave_address[2]~input, esl_demonstrator, 1
instance = comp, \slave_address[3]~input\, slave_address[3]~input, esl_demonstrator, 1
instance = comp, \slave_address[4]~input\, slave_address[4]~input, esl_demonstrator, 1
instance = comp, \slave_address[5]~input\, slave_address[5]~input, esl_demonstrator, 1
instance = comp, \slave_address[6]~input\, slave_address[6]~input, esl_demonstrator, 1
instance = comp, \slave_address[7]~input\, slave_address[7]~input, esl_demonstrator, 1
instance = comp, \slave_write~input\, slave_write~input, esl_demonstrator, 1
instance = comp, \slave_writedata[0]~input\, slave_writedata[0]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[1]~input\, slave_writedata[1]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[2]~input\, slave_writedata[2]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[3]~input\, slave_writedata[3]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[4]~input\, slave_writedata[4]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[5]~input\, slave_writedata[5]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[6]~input\, slave_writedata[6]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[7]~input\, slave_writedata[7]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[8]~input\, slave_writedata[8]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[9]~input\, slave_writedata[9]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[10]~input\, slave_writedata[10]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[11]~input\, slave_writedata[11]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[12]~input\, slave_writedata[12]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[13]~input\, slave_writedata[13]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[14]~input\, slave_writedata[14]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[15]~input\, slave_writedata[15]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[16]~input\, slave_writedata[16]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[17]~input\, slave_writedata[17]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[18]~input\, slave_writedata[18]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[19]~input\, slave_writedata[19]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[20]~input\, slave_writedata[20]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[21]~input\, slave_writedata[21]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[22]~input\, slave_writedata[22]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[23]~input\, slave_writedata[23]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[24]~input\, slave_writedata[24]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[25]~input\, slave_writedata[25]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[26]~input\, slave_writedata[26]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[27]~input\, slave_writedata[27]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[28]~input\, slave_writedata[28]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[29]~input\, slave_writedata[29]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[30]~input\, slave_writedata[30]~input, esl_demonstrator, 1
instance = comp, \slave_writedata[31]~input\, slave_writedata[31]~input, esl_demonstrator, 1
instance = comp, \slave_byteenable[0]~input\, slave_byteenable[0]~input, esl_demonstrator, 1
instance = comp, \slave_byteenable[1]~input\, slave_byteenable[1]~input, esl_demonstrator, 1
instance = comp, \slave_byteenable[2]~input\, slave_byteenable[2]~input, esl_demonstrator, 1
instance = comp, \slave_byteenable[3]~input\, slave_byteenable[3]~input, esl_demonstrator, 1
instance = comp, \inputs[0]~input\, inputs[0]~input, esl_demonstrator, 1
instance = comp, \inputs[1]~input\, inputs[1]~input, esl_demonstrator, 1
instance = comp, \clk~input\, clk~input, esl_demonstrator, 1
instance = comp, \slave_read~input\, slave_read~input, esl_demonstrator, 1
