// Seed: 2199845880
module module_0 ();
  id_1(
      1, ($display), ~id_1, id_1
  ); module_2(
      id_1, id_1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = 1'h0 - id_1;
  wire id_4;
  module_0();
  wire id_5;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri1 id_3 = (1);
  initial $display(1);
  assign id_2 = 1;
  uwire id_4;
  always begin
    id_2 = 1;
  end
  assign id_4 = 1;
  wire id_5;
endmodule
