#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Wed Apr 13 16:29:10 2016
# Process ID: 7904
# Log file: /home/srihari/Hardware_securiy/Ips/vivado.log
# Journal file: /home/srihari/Hardware_securiy/Ips/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.xpr
open_bd_design {/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 lmb_bram_if_cntlr_0
endgroup
startgroup
set_property -dict [list CONFIG.DATA_WIDTH {32} CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
open_bd_design {/home/srihari/Hardware_securiy/UART_arm_core/Fiagaro_data_collect/Fiagaro_data_collect.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
endgroup
startgroup
endgroup
delete_bd_objs [get_bd_cells lmb_bram_if_cntlr_0]
open_project /home/srihari/Hardware_securiy/fibonacci/fibonacci.xpr
ipx::package_project -root_dir /home/srihari
set_property vendor Xilinx [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
set_property value_format string [ipx::get_user_parameters XOR_POS -of_objects [ipx::current_core]]
set_property value_bit_string_length 0 [ipx::get_user_parameters XOR_POS -of_objects [ipx::current_core]]
set_property value_format string [ipx::get_hdl_parameters XOR_POS -of_objects [ipx::current_core]]
set_property value_bit_string_length 0 [ipx::get_hdl_parameters XOR_POS -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_user_parameters XOR_POS -of_objects [ipx::current_core]]
set_property value_format long [ipx::get_hdl_parameters XOR_POS -of_objects [ipx::current_core]]
ipx::unload_core /home/srihari/component.xml
current_project Fiagaro_data_collect
current_project fibonacci
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/fibonacci_ro -import_files -set_current false -force
ipx::unload_core /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/fibonacci_ro /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
update_compile_order -fileset sources_1
current_project fibonacci
current_project tmp_edit_project
set_property top fibonacci_ro [get_filesets sim_1]
update_compile_order -fileset sim_1
current_project fibonacci
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/fibonacci_ro -import_files -set_current false -force
ipx::unload_core /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/fibonacci_ro /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
current_project tmp_edit_project
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/fibonacci_ro -import_files -set_current false -force
ipx::unload_core /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/fibonacci_ro /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
close_project
ipx::package_project -root_dir /home/srihari -force
set_property vendor Xilinx [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/fibonacci_ro -import_files -set_current false -force
ipx::unload_core /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/fibonacci_ro /home/srihari/Hardware_securiy/Ips/fibonacci_ro/component.xml
current_project fibonacci
current_project tmp_edit_project
update_compile_order -fileset sources_1
set_property top fibonacci_ro [get_filesets sim_1]
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/srihari/Hardware_securiy/Ips/fibonacci_ro/user.org_user_fibonacci_ro_1.0.zip [ipx::current_core]
ipx::update_ip_instances
current_project Fiagaro_data_collect
delete_bd_objs [get_bd_nets enable_1] [get_bd_nets figaro_top_0_sampled_output] [get_bd_cells figaro_top_0]
current_project fibonacci
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top galois_ro [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/galois_ro -import_files -set_current false
ipx::unload_core /home/srihari/Hardware_securiy/Ips/galois_ro/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/galois_ro /home/srihari/Hardware_securiy/Ips/galois_ro/component.xml
update_compile_order -fileset sources_1
set_property top galois_ro [get_filesets sim_1]
update_compile_order -fileset sim_1
ipx::merge_project_changes files [ipx::current_core]
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/srihari/Hardware_securiy/Ips/galois_ro/user.org_user_galois_ro_1.0.zip [ipx::current_core]
ipx::update_ip_instances
startgroup
current_project Fiagaro_data_collect
create_bd_cell -type ip -vlnv user.org:user:fibonacci_ro:1.0 fibonacci_ro_0
endgroup
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
delete_bd_objs [get_bd_cells fibonacci_ro_0]
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
startgroup
create_bd_cell -type ip -vlnv user.org:user:fibonacci_ro:1.0 fibonacci_ro_0
endgroup
delete_bd_objs [get_bd_cells fibonacci_ro_0]
startgroup
create_bd_cell -type ip -vlnv user.org:user:fibonacci_ro:1.0 fibonacci_ro_0
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:galois_ro:1.0 galois_ro_0
endgroup
set_property location {3 898 570} [get_bd_cells galois_ro_0]
set_property location {1.5 704 582} [get_bd_cells galois_ro_0]
set_property location {2 744 686} [get_bd_cells fibonacci_ro_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
startgroup
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {xor}] [get_bd_cells util_vector_logic_0]
endgroup
connect_bd_net [get_bd_pins galois_ro_0/ro_out] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins fibonacci_ro_0/fibonacci_ro_out] [get_bd_pins util_vector_logic_0/Op2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
startgroup
set_property -dict [list CONFIG.Width.VALUE_SRC USER] [get_bd_cells c_shift_ram_0]
set_property -dict [list CONFIG.Width {1} CONFIG.Depth {1} CONFIG.DefaultData {0} CONFIG.AsyncInitVal {0} CONFIG.SyncInitVal {0}] [get_bd_cells c_shift_ram_0]
endgroup
connect_bd_net [get_bd_pins c_shift_ram_0/D] [get_bd_pins util_vector_logic_0/Res]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins c_shift_ram_0/CLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
regenerate_bd_layout
set_property location {2 617 417} [get_bd_cells galois_ro_0]
connect_bd_net [get_bd_ports enable] [get_bd_pins galois_ro_0/ro_enable]
connect_bd_net -net [get_bd_nets enable_1] [get_bd_ports enable] [get_bd_pins fibonacci_ro_0/enable]
regenerate_bd_layout
set_property location {3.5 1118 422} [get_bd_cells c_shift_ram_0]
current_project fibonacci
close_project
create_project LFSR_filter /home/srihari/Hardware_securiy/LFSR_filter/LFSR_filter -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
add_files -norecurse {/home/srihari/Hardware_securiy/LFSR_filter/load_en_dff.v /home/srihari/Hardware_securiy/LFSR_filter/lfsr_filter.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/srihari/Hardware_securiy/LFSR_filter/LFSR_filter/LFSR_filter.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/srihari/Hardware_securiy/LFSR_filter/LFSR_filter/LFSR_filter.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/srihari/Hardware_securiy/LFSR_filter/LFSR_filter/LFSR_filter.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
current_project Fiagaro_data_collect
current_project LFSR_filter
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source tb.tcl
launch_simulation
source tb.tcl
launch_simulation
source tb.tcl
run all
run all
launch_simulation
source tb.tcl
run all
close_sim
current_project Fiagaro_data_collect
current_project LFSR_filter
ipx::package_project -root_dir /home/srihari/Hardware_securiy/LFSR_filter
set_property vendor Xilinx [ipx::current_core]
set_property taxonomy /UserIP [ipx::current_core]
ipx::add_user_parameter asd [ipx::current_core]
set_property value_resolve_type user [ipx::get_user_parameters asd -of_objects [ipx::current_core]]
ipx::remove_user_parameter asd [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property ip_repo_paths  /home/srihari/Hardware_securiy/LFSR_filter [current_project]
update_ip_catalog
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/srihari/Hardware_securiy/LFSR_filter/Xilinx_user_lfsr_filter_1.0.zip [ipx::current_core]
current_project Fiagaro_data_collect
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
ipx::unload_core /home/srihari/Hardware_securiy/LFSR_filter/component.xml
current_project LFSR_filter
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/LFSR_filter -import_files -set_current false
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/LFSR_filter -import_files -set_current false
ipx::package_project -force option.
ipx::unload_core /home/srihari/Hardware_securiy/LFSR_filter/component.xml
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/LFSR_filter -import_files -set_current false
close_project
create_project LFSR /home/srihari/Hardware_securiy/LFSR/LFSR -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
add_files -norecurse {/home/srihari/Hardware_securiy/LFSR/load_en_dff.v /home/srihari/Hardware_securiy/LFSR/lfsr_filter.v /home/srihari/Hardware_securiy/LFSR/tb.sv}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/LFSR_filter -import_files -set_current false
ipx::unload_core /home/srihari/Hardware_securiy/Ips/LFSR_filter/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/LFSR_filter /home/srihari/Hardware_securiy/Ips/LFSR_filter/component.xml
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lfsr_filter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
ipx::unload_core /home/srihari/Hardware_securiy/Ips/LFSR_filter/component.xml
close_project
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lfsr_filter [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
add_files -fileset sim_1 -norecurse /home/srihari/Hardware_securiy/LFSR/tb.sv
remove_files /home/srihari/Hardware_securiy/LFSR/tb.sv
ipx::package_project -root_dir /home/srihari/Hardware_securiy/Ips/LFSR_filter -import_files -set_current false -force
ipx::unload_core /home/srihari/Hardware_securiy/Ips/LFSR_filter/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory /home/srihari/Hardware_securiy/Ips/LFSR_filter /home/srihari/Hardware_securiy/Ips/LFSR_filter/component.xml
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core /home/srihari/Hardware_securiy/Ips/LFSR_filter/user.org_user_lfsr_filter_1.0.zip [ipx::current_core]
ipx::update_ip_instances
current_project Fiagaro_data_collect
update_ip_catalog -rebuild -repo_path /home/srihari/Hardware_securiy/Ips
startgroup
create_bd_cell -type ip -vlnv user.org:user:lfsr_filter:1.0 lfsr_filter_0
endgroup
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins lfsr_filter_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_100M_peripheral_aresetn] [get_bd_pins lfsr_filter_0/rstn] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net -net [get_bd_nets enable_1] [get_bd_ports enable] [get_bd_pins lfsr_filter_0/en]
disconnect_bd_net /enable_1 [get_bd_pins lfsr_filter_0/en]
set_property location {3 939 332} [get_bd_cells c_shift_ram_0]
delete_bd_objs [get_bd_nets util_vector_logic_0_Res] [get_bd_cells c_shift_ram_0]
set_property location {2.5 894 429} [get_bd_cells util_vector_logic_0]
set_property name xor_ip [get_bd_cells util_vector_logic_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
current_project LFSR
close_project
create_project bram_controller /home/srihari/Hardware_securiy/Bram_controller/bram_controller -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
add_files -norecurse /home/srihari/Hardware_securiy/Bram_controller/bram_control.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir /home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv w ]
add_files -fileset sim_1 /home/srihari/Hardware_securiy/Bram_controller/bram_controller/bram_controller.srcs/sim_1/new/tb.sv
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
add_wave {{/tb/dut/shift_count}} 
restart
run all
save_wave_config {/home/srihari/Hardware_securiy/Bram_controller/bram_controller/tb_behav.wcfg}
launch_simulation
open_wave_config /home/srihari/Hardware_securiy/Bram_controller/bram_controller/tb_behav.wcfg
source tb.tcl
run all
