Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Thu Sep 13 15:39:29 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_utilization -hierarchical -file .//fpga/mkfpu_convert_dp_sp_pipe/syn_area.txt
| Design       : mkfpu_convert_dp_sp_pipe
| Device       : 7a100tcsg324-1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|           Instance           |         Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| mkfpu_convert_dp_sp_pipe     |                 (top) |        300 |        300 |       0 |    0 | 218 |      0 |      0 |            0 |
|   (mkfpu_convert_dp_sp_pipe) |                 (top) |        183 |        183 |       0 |    0 |   0 |      0 |      0 |            0 |
|   ff_input                   |                 FIFO2 |         76 |         76 |       0 |    0 | 144 |      0 |      0 |            0 |
|   ff_output                  | FIFO2__parameterized0 |         41 |         41 |       0 |    0 |  74 |      0 |      0 |            0 |
+------------------------------+-----------------------+------------+------------+---------+------+-----+--------+--------+--------------+


