# APPENDIX L

```text
*** THIS APPENDIX UNDER CONSTRUCTION - CHECK BACK SOON ***
```

[Table of Contents](https://github.com/JeffDeCola/my-masters-thesis#table-of-contents)

* [PROGRAMABLE 8-BIT MICROPROCESSOR](https://github.com/JeffDeCola/my-masters-thesis/blob/master/appendices/appendix-l/appendix-l.md#programable-8-bit-microprocessor)

## PROGRAMABLE 8-BIT MICROPROCESSOR

### I. TOP-LEVELS OF THE MICROPROCESSOR

![Figure-L.1-Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.jpg](figures/Figure-L.1-Top-Level-Block-Diagram-of-the-8-bit-Microprocessor.jpg)

**Figure L.1** *Top-Level Block Diagram of the 8-bit Microprocessor*

![Figure-L.2-Control-Block-of-the-8-bit-Microprocessor.jpg](figures/Figure-L.2-Control-Block-of-the-8-bit-Microprocessor.jpg)

**Figure L.2** *Control Block of the 8-bit Microprocessor*

![Figure-L.3-Processor-Block-of-the-8-bit-Microprocessor.jpg](figures/Figure-L.3-Processor-Block-of-the-8-bit-Microprocessor.jpg)

**Figure L.3** *Processor Block of the 8-bit Microprocessor*

### II. GENERIC VHDL TEST GENERATION TEMPLATE

*coming soon*

### III. STRUCTURAL VHDL DESCRIPTION OF THE 8-BIT MICROPROCESSOR

*coming soon*
