/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [23:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [30:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_33z = ~((celloutsig_0_21z[4] | celloutsig_0_15z) & (celloutsig_0_21z[11] | celloutsig_0_5z[6]));
  assign celloutsig_0_6z = ~((celloutsig_0_5z[1] | celloutsig_0_3z[0]) & (celloutsig_0_4z | celloutsig_0_1z[2]));
  assign celloutsig_1_14z = ~((in_data[105] | celloutsig_1_9z) & (celloutsig_1_7z | celloutsig_1_3z[2]));
  assign celloutsig_0_15z = ~((celloutsig_0_8z | celloutsig_0_0z[3]) & (celloutsig_0_10z | celloutsig_0_6z));
  assign celloutsig_0_47z = celloutsig_0_40z | celloutsig_0_10z;
  assign celloutsig_1_7z = celloutsig_1_2z | celloutsig_1_4z;
  assign celloutsig_1_11z = in_data[154] | celloutsig_1_1z;
  assign celloutsig_0_18z = celloutsig_0_15z | celloutsig_0_0z[1];
  assign celloutsig_0_48z = celloutsig_0_21z[6] ^ celloutsig_0_36z;
  assign celloutsig_1_1z = in_data[100] ^ in_data[138];
  assign celloutsig_1_8z = in_data[162] ^ celloutsig_1_6z;
  assign celloutsig_0_7z = celloutsig_0_0z[5] ^ celloutsig_0_3z[1];
  reg [10:0] _14_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 11'h000;
    else _14_ <= celloutsig_0_14z[10:0];
  assign { _01_[10:9], _00_, _01_[7:0] } = _14_;
  assign celloutsig_0_40z = celloutsig_0_12z[12:10] || { celloutsig_0_2z[4:3], celloutsig_0_33z };
  assign celloutsig_1_0z = in_data[121:109] || in_data[166:154];
  assign celloutsig_1_2z = { in_data[148:135], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } || { in_data[164:155], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_11z } || { celloutsig_1_10z[9], celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_12z };
  assign celloutsig_0_8z = { celloutsig_0_2z[8:2], celloutsig_0_7z } || in_data[58:51];
  assign celloutsig_0_10z = celloutsig_0_9z[22:11] || celloutsig_0_9z[15:4];
  assign celloutsig_0_0z = in_data[68] ? in_data[42:37] : in_data[34:29];
  assign celloutsig_0_21z = celloutsig_0_20z[4] ? { celloutsig_0_9z[12:1], celloutsig_0_6z } : { celloutsig_0_12z[11:7], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_3z = ~ celloutsig_0_2z[6:4];
  assign celloutsig_0_2z = ~ { in_data[23:19], celloutsig_0_1z };
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } | in_data[137:133];
  assign celloutsig_1_10z = { in_data[146:137], celloutsig_1_2z, celloutsig_1_1z } | { in_data[112:102], celloutsig_1_12z };
  assign celloutsig_0_9z = { in_data[38:9], celloutsig_0_6z } | { in_data[66:53], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_14z = in_data[68:45] | { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_0z };
  assign celloutsig_1_4z = ^ { celloutsig_1_3z[1], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_12z = ^ { in_data[186:179], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_9z = ^ { in_data[115:96], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_19z = ^ { in_data[152], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_11z = ^ { in_data[74:69], celloutsig_0_10z };
  assign celloutsig_0_13z = ^ in_data[41:36];
  assign celloutsig_0_1z = celloutsig_0_0z[5:2] << in_data[10:7];
  assign celloutsig_0_20z = in_data[57:44] << { _01_[9], _00_, _01_[7:2], celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_36z = ~((celloutsig_0_8z & celloutsig_0_9z[14]) | (celloutsig_0_12z[11] & celloutsig_0_14z[18]));
  assign celloutsig_0_4z = ~((celloutsig_0_0z[3] & celloutsig_0_1z[2]) | (in_data[78] & celloutsig_0_2z[6]));
  assign celloutsig_1_6z = ~((celloutsig_1_12z & in_data[104]) | (celloutsig_1_12z & celloutsig_1_12z));
  assign celloutsig_1_18z = ~((celloutsig_1_14z & in_data[100]) | (celloutsig_1_15z[3] & celloutsig_1_6z));
  assign { celloutsig_0_5z[5], celloutsig_0_5z[8:6], celloutsig_0_5z[1:0] } = ~ celloutsig_0_0z;
  assign { celloutsig_0_12z[0], celloutsig_0_12z[12:7] } = ~ { celloutsig_0_10z, celloutsig_0_0z };
  assign { celloutsig_1_15z[1], celloutsig_1_15z[2], celloutsig_1_15z[3], celloutsig_1_15z[4] } = ~ { celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z };
  assign _01_[8] = _00_;
  assign celloutsig_0_12z[6:1] = celloutsig_0_12z[12:7];
  assign celloutsig_0_5z[4:2] = celloutsig_0_5z[8:6];
  assign celloutsig_1_15z[0] = celloutsig_1_15z[1];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
