INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 4/Week4_carry_adder/Week4_carry_adder.srcs/sources_1/new/carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder3in
INFO: [VRFC 10-311] analyzing module carry_lookahead
INFO: [VRFC 10-311] analyzing module carry_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/d/david.yang/Hardware Design/Lecture 4/Week4_carry_adder/Week4_carry_adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
