module SHL(logic input [31:0] ImmExtend,
				logic output [31:0] BranchDir);
				
				
assign BranchDir = ImmExtend <<  1'd2;				
endmodule