Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Dec 12 20:54:46 2023
| Host         : kostal-701PC running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7s50-csga324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                          Violations  
---------  ----------------  -----------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell          234         
LUTAR-1    Warning           LUT drives async reset alert         1           
SYNTH-10   Warning           Wide multiplier                      4           
SYNTH-15   Warning           Byte wide write enable not inferred  8           
SYNTH-16   Warning           Address collision                    12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.741        0.000                      0                 7032        0.082        0.000                      0                 7032        3.000        0.000                       0                  2712  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.741        0.000                      0                 5414        0.082        0.000                      0                 5414        9.500        0.000                       0                  2708  
  clkfbout_clk_wiz_0                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       12.794        0.000                      0                 1618        0.622        0.000                      0                 1618  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.746ns  (logic 3.802ns (20.281%)  route 14.944ns (79.719%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.949    13.680    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.285    13.965 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_4__1/O
                         net (fo=1, routed)           0.460    14.425    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_4__1_n_0
    SLICE_X36Y33         LUT4 (Prop_lut4_I3_O)        0.267    14.692 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[9]_i_2__2/O
                         net (fo=5, routed)           0.544    15.236    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0_1
    SLICE_X38Y41         LUT6 (Prop_lut6_I5_O)        0.105    15.341 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0/O
                         net (fo=3, routed)           0.499    15.839    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[1]_i_5__0_n_0
    SLICE_X40Y40         LUT6 (Prop_lut6_I4_O)        0.105    15.944 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_62/O
                         net (fo=7, routed)           1.219    17.163    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[1]
    SLICE_X48Y26         LUT2 (Prop_lut2_I1_O)        0.126    17.289 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_30/O
                         net (fo=1, routed)           0.858    18.147    u_rom/u_gen_ram/data_i[1]
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.295    19.012    u_rom/u_gen_ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.348    
                         clock uncertainty           -0.084    19.264    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.376    18.888    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.888    
                         arrival time                         -18.147    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.722ns  (logic 3.629ns (19.383%)  route 15.093ns (80.617%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 19.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.824    12.573    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124    12.697 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__8/O
                         net (fo=53, routed)          0.992    13.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_2
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.267    13.956 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_3__1/O
                         net (fo=1, routed)           0.495    14.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_3__1_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I2_O)        0.105    14.556 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_2__3/O
                         net (fo=4, routed)           0.742    15.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.402 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[4]_i_5__0/O
                         net (fo=3, routed)           0.639    16.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[4]_i_5__0_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.105    16.146 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_8/O
                         net (fo=5, routed)           1.051    17.197    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[4]
    SLICE_X15Y32         LUT2 (Prop_lut2_I1_O)        0.124    17.321 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_4/O
                         net (fo=1, routed)           0.802    18.123    u_rom/u_gen_ram/data_i[4]
    RAMB36_X0Y4          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.288    19.005    u_rom/u_gen_ram/clk
    RAMB36_X0Y4          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.336    19.341    
                         clock uncertainty           -0.084    19.257    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.376    18.881    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -18.123    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.795ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.685ns  (logic 3.784ns (20.252%)  route 14.901ns (79.748%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.909    13.640    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.285    13.925 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.489    14.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0_n_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.267    14.681 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_2__3/O
                         net (fo=4, routed)           0.733    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.105    15.519 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0/O
                         net (fo=3, routed)           0.646    16.165    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.105    16.270 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_60/O
                         net (fo=5, routed)           1.036    17.306    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[3]
    SLICE_X48Y26         LUT2 (Prop_lut2_I1_O)        0.108    17.414 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_28/O
                         net (fo=1, routed)           0.672    18.085    u_rom/u_gen_ram/data_i[3]
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.295    19.012    u_rom/u_gen_ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.348    
                         clock uncertainty           -0.084    19.264    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.384    18.880    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.880    
                         arrival time                         -18.085    
  -------------------------------------------------------------------
                         slack                                  0.795    

Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.510ns  (logic 3.630ns (19.611%)  route 14.880ns (80.389%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.824    12.573    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X39Y38         LUT4 (Prop_lut4_I0_O)        0.124    12.697 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__8/O
                         net (fo=53, routed)          0.992    13.689    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_2
    SLICE_X41Y32         LUT4 (Prop_lut4_I1_O)        0.267    13.956 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_3__1/O
                         net (fo=1, routed)           0.495    14.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_3__1_n_0
    SLICE_X35Y32         LUT4 (Prop_lut4_I2_O)        0.105    14.556 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[12]_i_2__3/O
                         net (fo=4, routed)           0.742    15.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_1_2
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.105    15.402 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[4]_i_5__0/O
                         net (fo=3, routed)           0.639    16.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[4]_i_5__0_n_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.105    16.146 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_1_i_8/O
                         net (fo=5, routed)           0.875    17.022    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[4]
    SLICE_X36Y32         LUT2 (Prop_lut2_I1_O)        0.125    17.147 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_29/O
                         net (fo=1, routed)           0.764    17.911    u_ram/u_gen_ram/data_i[4]
    RAMB36_X1Y5          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.291    19.008    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
                         clock pessimism              0.336    19.344    
                         clock uncertainty           -0.084    19.260    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.384    18.876    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0
  -------------------------------------------------------------------
                         required time                         18.876    
                         arrival time                         -17.911    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_0/timer_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.607ns  (logic 3.800ns (20.423%)  route 14.807ns (79.577%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.031ns = ( 18.969 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.909    13.640    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.285    13.925 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.489    14.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0_n_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.267    14.681 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_2__3/O
                         net (fo=4, routed)           0.733    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.105    15.519 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0/O
                         net (fo=3, routed)           0.646    16.165    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.105    16.270 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_60/O
                         net (fo=5, routed)           0.948    17.217    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[3]
    SLICE_X41Y32         LUT2 (Prop_lut2_I1_O)        0.124    17.341 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/timer_value[3]_i_1/O
                         net (fo=2, routed)           0.666    18.007    timer_0/D[3]
    SLICE_X41Y31         FDCE                                         r  timer_0/timer_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.253    18.969    timer_0/clk_out1
    SLICE_X41Y31         FDCE                                         r  timer_0/timer_value_reg[3]/C
                         clock pessimism              0.336    19.305    
                         clock uncertainty           -0.084    19.221    
    SLICE_X41Y31         FDCE (Setup_fdce_C_D)       -0.237    18.984    timer_0/timer_value_reg[3]
  -------------------------------------------------------------------
                         required time                         18.984    
                         arrival time                         -18.007    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.454ns  (logic 3.802ns (20.603%)  route 14.652ns (79.397%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=2 LUT4=6 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.909    13.640    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X33Y32         LUT4 (Prop_lut4_I1_O)        0.285    13.925 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0/O
                         net (fo=1, routed)           0.489    14.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_4__0_n_0
    SLICE_X37Y34         LUT4 (Prop_lut4_I3_O)        0.267    14.681 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[11]_i_2__3/O
                         net (fo=4, routed)           0.733    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_1_0
    SLICE_X38Y44         LUT6 (Prop_lut6_I5_O)        0.105    15.519 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0/O
                         net (fo=3, routed)           0.646    16.165    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_5__0_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I4_O)        0.105    16.270 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_60/O
                         net (fo=5, routed)           0.860    17.129    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[3]
    SLICE_X42Y32         LUT2 (Prop_lut2_I1_O)        0.126    17.255 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_30/O
                         net (fo=1, routed)           0.599    17.854    u_ram/u_gen_ram/data_i[3]
    RAMB36_X1Y5          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.291    19.008    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y5          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
                         clock pessimism              0.336    19.344    
                         clock uncertainty           -0.084    19.260    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.392    18.868    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0
  -------------------------------------------------------------------
                         required time                         18.868    
                         arrival time                         -17.854    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.630ns  (logic 3.797ns (20.381%)  route 14.833ns (79.619%))
  Logic Levels:           21  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 19.016 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.806    13.537    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.264    13.801 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2/O
                         net (fo=5, routed)           0.632    14.433    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17/O
                         net (fo=5, routed)           0.603    15.141    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105    15.246 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8/O
                         net (fo=32, routed)          0.931    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8_n_0
    SLICE_X38Y43         LUT5 (Prop_lut5_I0_O)        0.126    16.304 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_11/O
                         net (fo=3, routed)           0.550    16.854    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31][0]
    SLICE_X32Y39         LUT5 (Prop_lut5_I3_O)        0.283    17.137 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_9/O
                         net (fo=1, routed)           0.894    18.031    u_ram/u_gen_ram/data_i[16]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.299    19.016    u_ram/u_gen_ram/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.336    19.352    
                         clock uncertainty           -0.084    19.268    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.214    19.054    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -18.031    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.626ns  (logic 3.598ns (19.317%)  route 15.028ns (80.683%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.988ns = ( 19.012 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.927    13.659    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.264    13.923 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_3__1/O
                         net (fo=1, routed)           0.622    14.544    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_3__1_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.105    14.649 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_2__3/O
                         net (fo=5, routed)           0.704    15.353    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.105    15.458 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_6/O
                         net (fo=3, routed)           0.533    15.991    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_6_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.105    16.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_61/O
                         net (fo=6, routed)           1.142    17.238    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[2]
    SLICE_X48Y26         LUT2 (Prop_lut2_I1_O)        0.105    17.343 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_29/O
                         net (fo=1, routed)           0.683    18.026    u_rom/u_gen_ram/data_i[2]
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.295    19.012    u_rom/u_gen_ram/clk
    RAMB36_X1Y3          RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.336    19.348    
                         clock uncertainty           -0.084    19.264    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.214    19.050    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         19.050    
                         arrival time                         -18.026    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.044ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_tx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.517ns  (logic 3.611ns (19.501%)  route 14.906ns (80.499%))
  Logic Levels:           21  (CARRY4=1 LUT2=2 LUT3=3 LUT4=4 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 18.966 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.927    13.659    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X34Y35         LUT6 (Prop_lut6_I1_O)        0.264    13.923 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_3__1/O
                         net (fo=1, routed)           0.622    14.544    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_3__1_n_0
    SLICE_X34Y40         LUT3 (Prop_lut3_I2_O)        0.105    14.649 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_2__3/O
                         net (fo=5, routed)           0.704    15.353    u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_0
    SLICE_X38Y42         LUT5 (Prop_lut5_I1_O)        0.105    15.458 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_6/O
                         net (fo=3, routed)           0.533    15.991    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]_i_6_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.105    16.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_61/O
                         net (fo=6, routed)           0.821    16.917    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/mux_m_data[2]
    SLICE_X34Y38         LUT2 (Prop_lut2_I1_O)        0.118    17.035 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[2]_i_1/O
                         net (fo=3, routed)           0.882    17.917    uart_0/D[2]
    SLICE_X32Y29         FDCE                                         r  uart_0/uart_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.250    18.966    uart_0/clk_out1
    SLICE_X32Y29         FDCE                                         r  uart_0/uart_tx_reg[2]/C
                         clock pessimism              0.336    19.302    
                         clock uncertainty           -0.084    19.218    
    SLICE_X32Y29         FDCE (Setup_fdce_C_D)       -0.257    18.961    uart_0/uart_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -17.917    
  -------------------------------------------------------------------
                         slack                                  1.044    

Slack (MET) :             1.050ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.604ns  (logic 3.783ns (20.335%)  route 14.821ns (79.665%))
  Logic Levels:           21  (CARRY4=1 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 19.016 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.348    -0.599    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X35Y56         FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDCE (Prop_fdce_C_Q)         0.379    -0.220 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[1]/Q
                         net (fo=166, routed)         0.592     0.371    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[1]
    SLICE_X35Y56         LUT3 (Prop_lut3_I0_O)        0.105     0.476 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=189, routed)         1.021     1.497    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X48Y52         LUT2 (Prop_lut2_I0_O)        0.108     1.605 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_69/O
                         net (fo=1, routed)           0.772     2.377    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_raddr_o[8]
    SLICE_X48Y54         LUT6 (Prop_lut6_I1_O)        0.267     2.644 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_57/O
                         net (fo=64, routed)          0.666     3.310    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_8__1_1
    SLICE_X52Y61         LUT6 (Prop_lut6_I4_O)        0.105     3.415 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11/O
                         net (fo=1, routed)           0.532     3.948    u_tinyriscv_core/u_csr_reg/qout_r[26]_i_11_n_0
    SLICE_X50Y61         LUT4 (Prop_lut4_I2_O)        0.105     4.053 f  u_tinyriscv_core/u_csr_reg/qout_r[26]_i_9__1/O
                         net (fo=2, routed)           0.729     4.782    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[26]_1
    SLICE_X41Y66         LUT6 (Prop_lut6_I5_O)        0.105     4.887 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11/O
                         net (fo=5, routed)           0.557     5.443    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_11_n_0
    SLICE_X41Y66         LUT3 (Prop_lut3_I2_O)        0.119     5.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4/O
                         net (fo=3, routed)           0.707     6.269    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[26]_i_4_n_0
    SLICE_X41Y66         LUT4 (Prop_lut4_I1_O)        0.283     6.552 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15/O
                         net (fo=2, routed)           0.502     7.054    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.593     7.647 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec_reg[0]_i_17/CO[3]
                         net (fo=2, routed)           1.034     8.681    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_unsigned
    SLICE_X41Y50         LUT4 (Prop_lut4_I1_O)        0.105     8.786 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7/O
                         net (fo=1, routed)           0.468     9.254    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_7_n_0
    SLICE_X40Y48         LUT5 (Prop_lut5_I4_O)        0.105     9.359 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4/O
                         net (fo=1, routed)           0.353     9.713    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_4_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I1_O)        0.105     9.818 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1/O
                         net (fo=2, routed)           0.404    10.222    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__1_n_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I1_O)        0.105    10.327 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_4/O
                         net (fo=254, routed)         0.662    10.989    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[3]_0
    SLICE_X40Y43         LUT6 (Prop_lut6_I2_O)        0.105    11.094 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.550    11.645    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X39Y41         LUT6 (Prop_lut6_I4_O)        0.105    11.750 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=12, routed)          0.867    12.616    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.115    12.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=66, routed)          0.806    13.537    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X37Y37         LUT6 (Prop_lut6_I1_O)        0.264    13.801 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2/O
                         net (fo=5, routed)           0.632    14.433    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[23]_i_2__2_n_0
    SLICE_X36Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17/O
                         net (fo=5, routed)           0.603    15.141    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_17_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I0_O)        0.105    15.246 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8/O
                         net (fo=32, routed)          1.002    16.249    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_8_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I0_O)        0.127    16.376 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_10/O
                         net (fo=3, routed)           0.400    16.776    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[31][1]
    SLICE_X37Y39         LUT5 (Prop_lut5_I3_O)        0.268    17.044 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_8/O
                         net (fo=1, routed)           0.960    18.004    u_ram/u_gen_ram/data_i[17]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.299    19.016    u_ram/u_gen_ram/clk_out1
    RAMB36_X0Y7          RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.336    19.352    
                         clock uncertainty           -0.084    19.268    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.214    19.054    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         19.054    
                         arrival time                         -18.004    
  -------------------------------------------------------------------
                         slack                                  1.050    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.246ns (56.373%)  route 0.190ns (43.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.558    -0.619    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X38Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.148    -0.471 r  u_tinyriscv_core/u_ifu/pc_prev_reg[28]/Q
                         net (fo=1, routed)           0.190    -0.281    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][28]
    SLICE_X35Y57         LUT6 (Prop_lut6_I4_O)        0.098    -0.183 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    u_tinyriscv_core/u_ifu/pc_reg[31]_0[28]
    SLICE_X35Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.826    -0.859    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X35Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[28]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.092    -0.265    u_tinyriscv_core/u_ifu/pc_reg[28]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.209ns (46.487%)  route 0.241ns (53.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.558    -0.619    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X38Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y57         FDCE (Prop_fdce_C_Q)         0.164    -0.455 r  u_tinyriscv_core/u_ifu/pc_prev_reg[18]/Q
                         net (fo=1, routed)           0.241    -0.215    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][18]
    SLICE_X35Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.170 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.170    u_tinyriscv_core/u_ifu/pc_reg[31]_0[18]
    SLICE_X35Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.826    -0.859    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X35Y57         FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[18]/C
                         clock pessimism              0.502    -0.357    
    SLICE_X35Y57         FDCE (Hold_fdce_C_D)         0.091    -0.266    u_tinyriscv_core/u_ifu/pc_reg[18]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 gpio_0/gpio_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/data_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.680%)  route 0.321ns (63.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.560    -0.617    gpio_0/clk_out1
    SLICE_X36Y33         FDCE                                         r  gpio_0/gpio_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  gpio_0/gpio_data_reg[14]/Q
                         net (fo=1, routed)           0.321    -0.155    u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r_reg[14]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.110 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.110    gpio_0/data_r_reg[31]_1[14]
    SLICE_X34Y33         FDCE                                         r  gpio_0/data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.826    -0.859    gpio_0/clk_out1
    SLICE_X34Y33         FDCE                                         r  gpio_0/data_r_reg[14]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.121    -0.235    gpio_0/data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.313%)  route 0.274ns (56.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.561    -0.616    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X34Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDCE (Prop_fdce_C_Q)         0.164    -0.452 r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[13]/Q
                         net (fo=1, routed)           0.274    -0.179    u_jtag_top/u_jtag_dm/dm_mem_rdata[13]
    SLICE_X43Y37         LUT6 (Prop_lut6_I3_O)        0.045    -0.134 r  u_jtag_top/u_jtag_dm/read_data[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.134    u_jtag_top/u_jtag_dm/read_data[13]_i_1_n_0
    SLICE_X43Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.854    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X43Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[13]/C
                         clock pessimism              0.502    -0.351    
    SLICE_X43Y37         FDCE (Hold_fdce_C_D)         0.092    -0.259    u_jtag_top/u_jtag_dm/read_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 gpio_0/gpio_data_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/data_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.540%)  route 0.323ns (63.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.560    -0.617    gpio_0/clk_out1
    SLICE_X36Y33         FDCE                                         r  gpio_0/gpio_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.476 r  gpio_0/gpio_data_reg[13]/Q
                         net (fo=1, routed)           0.323    -0.153    u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r_reg[13]
    SLICE_X34Y33         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    gpio_0/data_r_reg[31]_1[13]
    SLICE_X34Y33         FDCE                                         r  gpio_0/data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.826    -0.859    gpio_0/clk_out1
    SLICE_X34Y33         FDCE                                         r  gpio_0/data_r_reg[13]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X34Y33         FDCE (Hold_fdce_C_D)         0.120    -0.236    gpio_0/data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_clint/csr_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_clint/csr_wdata_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.227ns (43.880%)  route 0.290ns (56.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.567    -0.610    u_tinyriscv_core/u_clint/clk_out1
    SLICE_X47Y49         FDCE                                         r  u_tinyriscv_core/u_clint/csr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.482 f  u_tinyriscv_core/u_clint/csr_state_reg[4]/Q
                         net (fo=81, routed)          0.290    -0.192    u_tinyriscv_core/u_clint/csr_state[4]
    SLICE_X46Y50         LUT6 (Prop_lut6_I4_O)        0.099    -0.093 r  u_tinyriscv_core/u_clint/csr_wdata_o[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.093    u_tinyriscv_core/u_clint/csr_wdata_o[2]_i_1_n_0
    SLICE_X46Y50         FDCE                                         r  u_tinyriscv_core/u_clint/csr_wdata_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.831    -0.854    u_tinyriscv_core/u_clint/clk_out1
    SLICE_X46Y50         FDCE                                         r  u_tinyriscv_core/u_clint/csr_wdata_o_reg[2]/C
                         clock pessimism              0.507    -0.347    
    SLICE_X46Y50         FDCE (Hold_fdce_C_D)         0.120    -0.227    u_tinyriscv_core/u_clint/csr_wdata_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/tx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/tx/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.568    -0.609    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X53Y43         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.468 f  u_jtag_top/u_jtag_dm/tx/ack_reg/Q
                         net (fo=5, routed)           0.085    -0.384    u_jtag_top/u_jtag_dm/tx/ack_0
    SLICE_X52Y43         LUT5 (Prop_lut5_I0_O)        0.045    -0.339 r  u_jtag_top/u_jtag_dm/tx/state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.339    u_jtag_top/u_jtag_dm/tx/state_next[0]
    SLICE_X52Y43         FDPE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.839    -0.846    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y43         FDPE                                         r  u_jtag_top/u_jtag_dm/tx/state_reg[0]/C
                         clock pessimism              0.249    -0.596    
    SLICE_X52Y43         FDPE (Hold_fdpe_C_D)         0.121    -0.475    u_jtag_top/u_jtag_dm/tx/state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.141ns (70.167%)  route 0.060ns (29.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X49Y35         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[3]/Q
                         net (fo=1, routed)           0.060    -0.412    u_jtag_top/u_jtag_dm/rx_n_40
    SLICE_X48Y35         FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X48Y35         FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[3]/C
                         clock pessimism              0.251    -0.600    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.047    -0.553    u_jtag_top/u_jtag_dm/rx_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.553    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gpio_0/gpio_ctrl_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/data_r_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.192%)  route 0.314ns (62.808%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.559    -0.618    gpio_0/clk_out1
    SLICE_X35Y33         FDCE                                         r  gpio_0/gpio_ctrl_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.477 r  gpio_0/gpio_ctrl_reg[8]/Q
                         net (fo=1, routed)           0.314    -0.163    u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r_reg[31][8]
    SLICE_X37Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.118 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/data_r[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    gpio_0/data_r_reg[31]_1[8]
    SLICE_X37Y33         FDCE                                         r  gpio_0/data_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.827    -0.858    gpio_0/clk_out1
    SLICE_X37Y33         FDCE                                         r  gpio_0/data_r_reg[8]/C
                         clock pessimism              0.502    -0.355    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.092    -0.263    gpio_0/data_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.153%)  route 0.299ns (58.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.563    -0.614    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X34Y40         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.450 r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[16]/Q
                         net (fo=1, routed)           0.299    -0.152    u_jtag_top/u_jtag_dm/dm_mem_rdata[16]
    SLICE_X47Y41         LUT6 (Prop_lut6_I3_O)        0.045    -0.107 r  u_jtag_top/u_jtag_dm/read_data[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    u_jtag_top/u_jtag_dm/read_data[16]_i_1_n_0
    SLICE_X47Y41         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.835    -0.850    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X47Y41         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[16]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X47Y41         FDCE (Hold_fdce_C_D)         0.092    -0.255    u_jtag_top/u_jtag_dm/read_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y5      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y6      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y7      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y7      u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y3      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y4      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y4      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y5      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X1Y8      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.000      17.528     RAMB36_X0Y6      u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_47/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_48/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y31     sel_width[1].i_lt_8.ram_reg_0_0_i_49/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y29     sel_width[1].i_lt_8.ram_reg_0_0_i_50/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y30     sel_width[1].i_lt_8.ram_reg_0_0_i_51/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   clk_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  clk_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.601ns (9.051%)  route 6.039ns (90.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.451     6.062    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y68         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.307    19.023    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[25]/C
                         clock pessimism              0.336    19.359    
                         clock uncertainty           -0.084    19.276    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.420    18.856    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[25]
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.601ns (9.051%)  route 6.039ns (90.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.451     6.062    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y68         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.307    19.023    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[26]/C
                         clock pessimism              0.336    19.359    
                         clock uncertainty           -0.084    19.276    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.420    18.856    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[26]
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.601ns (9.051%)  route 6.039ns (90.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.451     6.062    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y68         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.307    19.023    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[27]/C
                         clock pessimism              0.336    19.359    
                         clock uncertainty           -0.084    19.276    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.420    18.856    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[27]
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.640ns  (logic 0.601ns (9.051%)  route 6.039ns (90.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.451     6.062    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y68         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.307    19.023    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y68         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[29]/C
                         clock pessimism              0.336    19.359    
                         clock uncertainty           -0.084    19.276    
    SLICE_X64Y68         FDCE (Recov_fdce_C_CLR)     -0.420    18.856    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[29]
  -------------------------------------------------------------------
                         required time                         18.856    
                         arrival time                          -6.062    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.830ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.601ns (9.201%)  route 5.931ns (90.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.342     5.954    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X65Y67         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.308    19.024    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X65Y67         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[26]/C
                         clock pessimism              0.336    19.360    
                         clock uncertainty           -0.084    19.277    
    SLICE_X65Y67         FDCE (Recov_fdce_C_CLR)     -0.493    18.784    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[26]
  -------------------------------------------------------------------
                         required time                         18.784    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 12.830    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.601ns (9.201%)  route 5.931ns (90.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.342     5.954    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y67         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.308    19.024    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y67         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[24]/C
                         clock pessimism              0.336    19.360    
                         clock uncertainty           -0.084    19.277    
    SLICE_X64Y67         FDCE (Recov_fdce_C_CLR)     -0.420    18.857    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[24]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.601ns (9.201%)  route 5.931ns (90.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.342     5.954    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y67         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.308    19.024    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y67         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[28]/C
                         clock pessimism              0.336    19.360    
                         clock uncertainty           -0.084    19.277    
    SLICE_X64Y67         FDCE (Recov_fdce_C_CLR)     -0.420    18.857    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[28]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             12.903ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 0.601ns (9.201%)  route 5.931ns (90.799%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.342     5.954    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X64Y67         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.308    19.024    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X64Y67         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[30]/C
                         clock pessimism              0.336    19.360    
                         clock uncertainty           -0.084    19.277    
    SLICE_X64Y67         FDCE (Recov_fdce_C_CLR)     -0.420    18.857    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count_reg[30]
  -------------------------------------------------------------------
                         required time                         18.857    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                 12.903    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[16]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.601ns (9.379%)  route 5.807ns (90.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns = ( 19.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.219     5.830    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X65Y66         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.309    19.025    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X65Y66         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[16]/C
                         clock pessimism              0.336    19.361    
                         clock uncertainty           -0.084    19.278    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.493    18.785    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[16]
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 12.955    

Slack (MET) :             12.955ns  (required time - arrival time)
  Source:                 u_rst_ctrl/jtag_rst_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[17]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.408ns  (logic 0.601ns (9.379%)  route 5.807ns (90.621%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.975ns = ( 19.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/clk
    SLICE_X33Y43         FDRE                                         r  u_rst_ctrl/jtag_rst_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.230 r  u_rst_ctrl/jtag_rst_r_reg[4]/Q
                         net (fo=5, routed)           0.588     0.358    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/Q[0]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.253     0.611 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        5.219     5.830    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/div_result_reg[0]_0
    SLICE_X65Y66         FDCE                                         f  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    F14                                               0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324    21.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    16.282 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.639    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.716 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.309    19.025    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/clk_out1
    SLICE_X65Y66         FDCE                                         r  u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[17]/C
                         clock pessimism              0.336    19.361    
                         clock uncertainty           -0.084    19.278    
    SLICE_X65Y66         FDCE (Recov_fdce_C_CLR)     -0.493    18.785    u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/minuend_reg[17]
  -------------------------------------------------------------------
                         required time                         18.785    
                         arrival time                          -5.830    
  -------------------------------------------------------------------
                         slack                                 12.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[21]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.437%)  route 0.608ns (76.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.373     0.180    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X37Y40         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X37Y40         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[21]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[22]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.437%)  route 0.608ns (76.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.373     0.180    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X37Y40         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X37Y40         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[22]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.437%)  route 0.608ns (76.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.373     0.180    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X37Y40         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X37Y40         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[5]/C
                         clock pessimism              0.502    -0.349    
    SLICE_X37Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.441    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.030%)  route 0.658ns (77.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.423     0.231    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X37Y39         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X37Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[23]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X37Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.186ns (22.030%)  route 0.658ns (77.970%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.423     0.231    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X37Y39         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X37Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[4]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X37Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    u_jtag_top/u_jtag_dm/dm_mem_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.183ns (23.246%)  route 0.604ns (76.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.195 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        0.369     0.174    u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[31]_2
    SLICE_X36Y43         FDCE                                         f  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.834    -0.851    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X36Y43         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[27]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.502    u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[27]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.183ns (23.246%)  route 0.604ns (76.754%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.042    -0.195 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        0.369     0.174    u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[31]_2
    SLICE_X36Y43         FDCE                                         f  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.834    -0.851    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X36Y43         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[28]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X36Y43         FDCE (Remov_fdce_C_CLR)     -0.154    -0.502    u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[28]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.933%)  route 0.662ns (78.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.427     0.235    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X36Y39         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.933%)  route 0.662ns (78.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.427     0.235    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X36Y39         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.186ns (21.933%)  route 0.662ns (78.067%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.564    -0.613    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.472 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.235    -0.237    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.192 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.427     0.235    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X36Y39         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X36Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[5]/C
                         clock pessimism              0.502    -0.350    
    SLICE_X36Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.442    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.677    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           481 Endpoints
Min Delay           481 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag_TDO
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.947ns  (logic 3.620ns (60.870%)  route 2.327ns (39.130%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/C
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  u_jtag_top/u_jtag_driver/jtag_TDO_reg/Q
                         net (fo=1, routed)           2.327     2.711    jtag_TDO_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.236     5.947 r  jtag_TDO_OBUF_inst/O
                         net (fo=0)                   0.000     5.947    jtag_TDO
    P5                                                                r  jtag_TDO (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.727ns  (logic 0.931ns (19.695%)  route 3.796ns (80.305%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.499     4.459    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.268     4.727 r  u_jtag_top/u_jtag_driver/shift_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     4.727    u_jtag_top/u_jtag_driver/shift_reg[15]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.574ns  (logic 0.931ns (20.354%)  route 3.643ns (79.646%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.346     4.306    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.268     4.574 r  u_jtag_top/u_jtag_driver/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     4.574    u_jtag_top/u_jtag_driver/shift_reg[19]_i_1_n_0
    SLICE_X51Y34         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.508ns  (logic 0.931ns (20.651%)  route 3.577ns (79.349%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.280     4.240    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X51Y34         LUT4 (Prop_lut4_I3_O)        0.268     4.508 r  u_jtag_top/u_jtag_driver/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     4.508    u_jtag_top/u_jtag_driver/shift_reg[13]_i_1_n_0
    SLICE_X51Y34         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.496ns  (logic 0.931ns (20.707%)  route 3.565ns (79.293%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.268     4.228    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.268     4.496 r  u_jtag_top/u_jtag_driver/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     4.496    u_jtag_top/u_jtag_driver/shift_reg[18]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.931ns (20.744%)  route 3.557ns (79.256%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.260     4.220    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.268     4.488 r  u_jtag_top/u_jtag_driver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     4.488    u_jtag_top/u_jtag_driver/shift_reg[16]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.488ns  (logic 0.931ns (20.744%)  route 3.557ns (79.256%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.260     4.220    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y33         LUT4 (Prop_lut4_I3_O)        0.268     4.488 r  u_jtag_top/u_jtag_driver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     4.488    u_jtag_top/u_jtag_driver/shift_reg[17]_i_1_n_0
    SLICE_X50Y33         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.471ns  (logic 0.931ns (20.825%)  route 3.540ns (79.175%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.243     4.203    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y35         LUT4 (Prop_lut4_I3_O)        0.268     4.471 r  u_jtag_top/u_jtag_driver/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     4.471    u_jtag_top/u_jtag_driver/shift_reg[8]_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.252ns  (logic 0.931ns (21.893%)  route 3.321ns (78.107%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.024     3.984    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X51Y36         LUT6 (Prop_lut6_I0_O)        0.268     4.252 r  u_jtag_top/u_jtag_driver/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     4.252    u_jtag_top/u_jtag_driver/shift_reg[12]_i_1_n_0
    SLICE_X51Y36         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/shift_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.240ns  (logic 0.931ns (21.959%)  route 3.309ns (78.041%))
  Logic Levels:           4  (FDSE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/C
    SLICE_X52Y35         FDSE (Prop_fdse_C_Q)         0.437     0.437 r  u_jtag_top/u_jtag_driver/ir_reg_reg[0]/Q
                         net (fo=22, routed)          1.488     1.925    u_jtag_top/u_jtag_driver/ir_reg_reg_n_0_[0]
    SLICE_X53Y35         LUT6 (Prop_lut6_I0_O)        0.105     2.030 r  u_jtag_top/u_jtag_driver/shift_reg[28]_i_3/O
                         net (fo=12, routed)          0.809     2.839    u_jtag_top/u_jtag_driver/shift_reg[28]_i_3_n_0
    SLICE_X53Y38         LUT3 (Prop_lut3_I0_O)        0.121     2.960 r  u_jtag_top/u_jtag_driver/shift_reg[39]_i_4/O
                         net (fo=27, routed)          1.012     3.972    u_jtag_top/u_jtag_driver/shift_reg[39]_i_4_n_0
    SLICE_X50Y35         LUT6 (Prop_lut6_I0_O)        0.268     4.240 r  u_jtag_top/u_jtag_driver/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     4.240    u_jtag_top/u_jtag_driver/shift_reg[14]_i_1_n_0
    SLICE_X50Y35         FDRE                                         r  u_jtag_top/u_jtag_driver/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.751%)  route 0.067ns (32.249%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDSE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[0]/C
    SLICE_X51Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.067     0.208    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[0]
    SLICE_X50Y34         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.115%)  route 0.109ns (45.885%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/C
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[16]/Q
                         net (fo=1, routed)           0.109     0.237    u_jtag_top/u_jtag_driver/recv_data[16]
    SLICE_X50Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.704%)  route 0.110ns (46.296%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/C
    SLICE_X51Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[18]
    SLICE_X50Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.691%)  route 0.110ns (46.309%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/C
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[6]/Q
                         net (fo=1, routed)           0.110     0.238    u_jtag_top/u_jtag_driver/recv_data[6]
    SLICE_X52Y37         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.141ns (56.820%)  route 0.107ns (43.180%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y36         FDRE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/C
    SLICE_X51Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.107     0.248    u_jtag_top/u_jtag_driver/shift_reg_reg_n_0_[21]
    SLICE_X53Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/dtm_req_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.148ns (59.579%)  route 0.100ns (40.421%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/C
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[22]/Q
                         net (fo=1, routed)           0.100     0.248    u_jtag_top/u_jtag_driver/recv_data[22]
    SLICE_X50Y38         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.498%)  route 0.109ns (43.502%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/C
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[11]/Q
                         net (fo=1, routed)           0.109     0.250    u_jtag_top/u_jtag_driver/recv_data[11]
    SLICE_X52Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/C
    SLICE_X53Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[19]/Q
                         net (fo=1, routed)           0.111     0.252    u_jtag_top/u_jtag_driver/recv_data[19]
    SLICE_X52Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.148ns (57.309%)  route 0.110ns (42.691%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/C
    SLICE_X52Y38         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.258    u_jtag_top/u_jtag_driver/recv_data[4]
    SLICE_X52Y37         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.406%)  route 0.131ns (50.594%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/C
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/Q
                         net (fo=1, routed)           0.131     0.259    u_jtag_top/u_jtag_driver/recv_data[36]
    SLICE_X54Y39         FDCE                                         r  u_jtag_top/u_jtag_driver/dm_resp_data_reg[36]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay           232 Endpoints
Min Delay           232 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 3.835ns (53.793%)  route 3.295ns (46.207%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.361    -0.587    gpio_0/clk_out1
    SLICE_X38Y32         FDCE                                         r  gpio_0/gpio_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDCE (Prop_fdce_C_Q)         0.433    -0.154 r  gpio_0/gpio_ctrl_reg[0]/Q
                         net (fo=3, routed)           0.658     0.504    gpio_0/Q[0]
    SLICE_X41Y32         LUT2 (Prop_lut2_I0_O)        0.105     0.609 f  gpio_0/gpio_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.636     3.246    gpio_IOBUF[0]_inst/T
    G2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.297     6.543 r  gpio_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.543    gpio[0]
    G2                                                                r  gpio[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            halted_ind
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.932ns  (logic 3.804ns (54.876%)  route 3.128ns (45.124%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.372    -0.576    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X46Y43         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_halt_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDCE (Prop_fdce_C_Q)         0.433    -0.143 f  u_jtag_top/u_jtag_dm/dm_halt_req_reg/Q
                         net (fo=5, routed)           1.026     0.883    u_jtag_top/u_jtag_dm/dm_halt_req_reg_0
    SLICE_X50Y44         LUT1 (Prop_lut1_I0_O)        0.105     0.988 r  u_jtag_top/u_jtag_dm/halted_ind_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.102     3.090    halted_ind_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.266     6.356 r  halted_ind_OBUF_inst/O
                         net (fo=0)                   0.000     6.356    halted_ind
    G1                                                                r  halted_ind (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gpio_0/gpio_ctrl_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 3.824ns (56.898%)  route 2.897ns (43.102%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.360    -0.588    gpio_0/clk_out1
    SLICE_X38Y31         FDCE                                         r  gpio_0/gpio_ctrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y31         FDCE (Prop_fdce_C_Q)         0.433    -0.155 f  gpio_0/gpio_ctrl_reg[3]/Q
                         net (fo=3, routed)           0.605     0.450    gpio_0/Q[3]
    SLICE_X40Y30         LUT2 (Prop_lut2_I1_O)        0.105     0.555 f  gpio_0/gpio_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.292     2.847    gpio_IOBUF[1]_inst/T
    U2                   OBUFT (TriStatE_obuft_T_O)
                                                      3.286     6.133 r  gpio_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.133    gpio[1]
    U2                                                                r  gpio[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_0/tx_bit_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 3.625ns (56.922%)  route 2.744ns (43.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.355    -0.593    uart_0/clk_out1
    SLICE_X31Y27         FDCE                                         r  uart_0/tx_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDCE (Prop_fdce_C_Q)         0.379    -0.214 r  uart_0/tx_bit_reg/Q
                         net (fo=1, routed)           2.744     2.530    uart_tx_pin_OBUF
    U11                  OBUF (Prop_obuf_I_O)         3.246     5.776 r  uart_tx_pin_OBUF_inst/O
                         net (fo=0)                   0.000     5.776    uart_tx_pin
    U11                                                               r  uart_tx_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.545ns  (logic 0.484ns (10.648%)  route 4.061ns (89.352%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.455    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.908    -3.453 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.029    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    -1.948 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.370    -0.578    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X32Y42         FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.199 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.530     0.331    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X33Y43         LUT1 (Prop_lut1_I0_O)        0.105     0.436 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         3.531     3.967    u_jtag_top/u_jtag_driver/ack_d_reg_0
    SLICE_X56Y33         FDCE                                         f  u_jtag_top/u_jtag_driver/FSM_onehot_jtag_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/rx/ack_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.569ns  (logic 0.347ns (60.997%)  route 0.222ns (39.003%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.263    -1.021    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X54Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y37         FDCE (Prop_fdce_C_Q)         0.347    -0.674 r  u_jtag_top/u_jtag_dm/rx/ack_reg/Q
                         net (fo=2, routed)           0.222    -0.452    u_jtag_top/u_jtag_driver/tx/ack_d_reg_0
    SLICE_X54Y36         FDCE                                         r  u_jtag_top/u_jtag_driver/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.598ns  (logic 0.431ns (72.020%)  route 0.167ns (27.980%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.263    -1.021    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.347    -0.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[2]/Q
                         net (fo=1, routed)           0.167    -0.506    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[0]
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.084    -0.422 r  u_jtag_top/u_jtag_driver/rx/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.422    u_jtag_top/u_jtag_driver/rx/recv_data0_in[2]
    SLICE_X53Y39         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.600ns  (logic 0.433ns (72.113%)  route 0.167ns (27.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.263    -1.021    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.347    -0.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[38]/Q
                         net (fo=1, routed)           0.167    -0.506    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[36]
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.086    -0.420 r  u_jtag_top/u_jtag_driver/rx/recv_data[38]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    u_jtag_top/u_jtag_driver/rx/recv_data0_in[38]
    SLICE_X53Y39         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.683ns  (logic 0.347ns (50.771%)  route 0.336ns (49.229%))
  Logic Levels:           0  
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.265    -1.019    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y43         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_fdce_C_Q)         0.347    -0.672 r  u_jtag_top/u_jtag_dm/tx/req_reg/Q
                         net (fo=2, routed)           0.336    -0.335    u_jtag_top/u_jtag_driver/rx/req_d_reg_0
    SLICE_X54Y42         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.686ns  (logic 0.434ns (63.305%)  route 0.252ns (36.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.264    -1.020    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X50Y41         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.347    -0.673 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[32]/Q
                         net (fo=1, routed)           0.252    -0.421    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[30]
    SLICE_X50Y40         LUT2 (Prop_lut2_I0_O)        0.087    -0.334 r  u_jtag_top/u_jtag_driver/rx/recv_data[32]_i_1/O
                         net (fo=1, routed)           0.000    -0.334    u_jtag_top/u_jtag_driver/rx/recv_data0_in[32]
    SLICE_X50Y40         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.727ns  (logic 0.448ns (61.585%)  route 0.279ns (38.415%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.263    -1.021    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.347    -0.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[34]/Q
                         net (fo=1, routed)           0.279    -0.394    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[32]
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.101    -0.293 r  u_jtag_top/u_jtag_driver/rx/recv_data[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.293    u_jtag_top/u_jtag_driver/rx/recv_data0_in[34]
    SLICE_X53Y39         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[34]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.729ns  (logic 0.450ns (61.691%)  route 0.279ns (38.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.263    -1.021    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X52Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDCE (Prop_fdce_C_Q)         0.347    -0.674 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[36]/Q
                         net (fo=1, routed)           0.279    -0.394    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[34]
    SLICE_X53Y39         LUT2 (Prop_lut2_I0_O)        0.103    -0.291 r  u_jtag_top/u_jtag_driver/rx/recv_data[36]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    u_jtag_top/u_jtag_driver/rx/recv_data0_in[36]
    SLICE_X53Y39         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.183ns (45.750%)  route 0.217ns (54.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.566    -0.611    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X49Y38         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[18]/Q
                         net (fo=1, routed)           0.217    -0.253    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[16]
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.042    -0.211 r  u_jtag_top/u_jtag_driver/rx/recv_data[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    u_jtag_top/u_jtag_driver/rx/recv_data0_in[18]
    SLICE_X51Y37         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.403ns  (logic 0.184ns (45.685%)  route 0.219ns (54.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.565    -0.612    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X48Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDCE (Prop_fdce_C_Q)         0.141    -0.471 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[14]/Q
                         net (fo=1, routed)           0.219    -0.253    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[12]
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.043    -0.210 r  u_jtag_top/u_jtag_driver/rx/recv_data[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    u_jtag_top/u_jtag_driver/rx/recv_data0_in[14]
    SLICE_X51Y37         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.262%)  route 0.216ns (53.738%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.566    -0.611    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X49Y38         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.470 r  u_jtag_top/u_jtag_dm/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.254    u_jtag_top/u_jtag_driver/rx/recv_data_reg[39]_0[8]
    SLICE_X51Y37         LUT2 (Prop_lut2_I0_O)        0.045    -0.209 r  u_jtag_top/u_jtag_driver/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    u_jtag_top/u_jtag_driver/rx/recv_data0_in[10]
    SLICE_X51Y37         FDCE                                         r  u_jtag_top/u_jtag_driver/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.877ns  (logic 0.081ns (2.815%)  route 2.796ns (97.185%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    F14                                               0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.389     6.389 f  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.455    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.908     1.547 f  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.425     2.971    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     3.052 f  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.371     4.424    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.703ns  (logic 0.077ns (2.849%)  route 2.626ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.268    -1.016    clk_inst/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1104 Endpoints
Min Delay          1104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.572ns  (logic 5.738ns (59.946%)  route 3.834ns (40.054%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.164     9.572    u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/D[24]
    SLICE_X33Y77         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.230    -1.054    u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/clk_out1
    SLICE_X33Y77         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[20].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.570ns  (logic 5.738ns (59.959%)  route 3.832ns (40.041%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.162     9.570    u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/D[24]
    SLICE_X32Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.228    -1.056    u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/clk_out1
    SLICE_X32Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[23].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.567ns  (logic 5.738ns (59.975%)  route 3.829ns (40.025%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.159     9.567    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/D[24]
    SLICE_X33Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.228    -1.056    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_out1
    SLICE_X33Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.564ns  (logic 5.738ns (59.996%)  route 3.826ns (40.004%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.156     9.564    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[24]
    SLICE_X31Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.228    -1.056    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X31Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.540ns  (logic 5.738ns (60.144%)  route 3.802ns (39.856%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.132     9.540    u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/D[24]
    SLICE_X36Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.228    -1.056    u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/clk_out1
    SLICE_X36Y76         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[9].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[4].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.526ns  (logic 5.738ns (60.238%)  route 3.788ns (39.762%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.118     9.526    u_tinyriscv_core/u_gpr_reg/gpr_rw[4].not_x0.rf_dff/D[24]
    SLICE_X38Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[4].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.227    -1.057    u_tinyriscv_core/u_gpr_reg/gpr_rw[4].not_x0.rf_dff/clk_out1
    SLICE_X38Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[4].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.496ns  (logic 5.738ns (60.427%)  route 3.758ns (39.573%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.088     9.496    u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/D[24]
    SLICE_X30Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.227    -1.057    u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/clk_out1
    SLICE_X30Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[10].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[11].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 5.738ns (60.496%)  route 3.747ns (39.504%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.077     9.485    u_tinyriscv_core/u_gpr_reg/gpr_rw[11].not_x0.rf_dff/D[24]
    SLICE_X32Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[11].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.227    -1.057    u_tinyriscv_core/u_gpr_reg/gpr_rw[11].not_x0.rf_dff/clk_out1
    SLICE_X32Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[11].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.485ns  (logic 5.738ns (60.496%)  route 3.747ns (39.504%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.077     9.485    u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/D[24]
    SLICE_X33Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.227    -1.057    u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/clk_out1
    SLICE_X33Y75         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[6].not_x0.rf_dff/qout_r_reg[24]/C

Slack:                    inf
  Source:                 u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                            (internal pin)
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[14].not_x0.rf_dff/qout_r_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.482ns  (logic 5.738ns (60.513%)  route 3.744ns (39.487%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1                      0.000     0.000 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__1_n_37
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_ACIN[16]_P[1])
                                                      3.050     3.052 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_res_tmp__2/P[1]
                         net (fo=2, routed)           0.629     3.681    u_tinyriscv_core/u_exu/u_exu_muldiv/p_1_in[18]
    SLICE_X54Y50         LUT2 (Prop_lut2_I0_O)        0.105     3.786 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22/O
                         net (fo=1, routed)           0.000     3.786    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[19]_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     4.102 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.102    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_14_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.202 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.202    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_14_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.302 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15/CO[3]
                         net (fo=1, routed)           0.000     4.302    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_15_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.402 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43/CO[3]
                         net (fo=1, routed)           0.000     4.402    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[31]_i_43_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.502 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.502    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[3]_i_9_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.602 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.602    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[7]_i_9_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     4.859 f  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_10/O[1]
                         net (fo=2, routed)           0.370     5.229    u_tinyriscv_core/u_exu/u_exu_muldiv/data1[9]
    SLICE_X56Y57         LUT1 (Prop_lut1_I0_O)        0.245     5.474 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14/O
                         net (fo=1, routed)           0.000     5.474    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r[11]_i_14_n_0
    SLICE_X56Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     5.918 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8/CO[3]
                         net (fo=1, routed)           0.000     5.918    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[11]_i_8_n_0
    SLICE_X56Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.018 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.018    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[15]_i_11_n_0
    SLICE_X56Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.118 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.118    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[19]_i_6_n_0
    SLICE_X56Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.218 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.218    u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[23]_i_6_n_0
    SLICE_X56Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     6.396 r  u_tinyriscv_core/u_exu/u_exu_muldiv/qout_r_reg[27]_i_7/O[0]
                         net (fo=1, routed)           0.389     6.786    u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/p_0_in[24]
    SLICE_X55Y61         LUT6 (Prop_lut6_I2_O)        0.238     7.024 r  u_tinyriscv_core/u_exu/u_exu_muldiv/mul_ready_ff/qout_r[24]_i_3/O
                         net (fo=1, routed)           1.279     8.303    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[24]_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I3_O)        0.105     8.408 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[24]_i_1/O
                         net (fo=33, routed)          1.074     9.482    u_tinyriscv_core/u_gpr_reg/gpr_rw[14].not_x0.rf_dff/D[24]
    SLICE_X38Y72         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[14].not_x0.rf_dff/qout_r_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.327    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.046    -3.718 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.361    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    -2.284 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        1.230    -1.054    u_tinyriscv_core/u_gpr_reg/gpr_rw[14].not_x0.rf_dff/clk_out1
    SLICE_X38Y72         FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[14].not_x0.rf_dff/qout_r_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/rx/ack_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.841%)  route 0.121ns (46.159%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/rx/ack_reg/C
    SLICE_X53Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/rx/ack_reg/Q
                         net (fo=2, routed)           0.121     0.262    u_jtag_top/u_jtag_dm/tx/ack
    SLICE_X53Y43         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.839    -0.846    u_jtag_top/u_jtag_dm/tx/clk_out1
    SLICE_X53Y43         FDCE                                         r  u_jtag_top/u_jtag_dm/tx/ack_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.244%)  route 0.145ns (43.756%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/C
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[10]/Q
                         net (fo=1, routed)           0.145     0.286    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[10]
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.045     0.331 r  u_jtag_top/u_jtag_dm/rx/recv_data[10]_i_1/O
                         net (fo=1, routed)           0.000     0.331    u_jtag_top/u_jtag_dm/rx/recv_data[10]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[10]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.808%)  route 0.144ns (43.192%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/C
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[4]/Q
                         net (fo=1, routed)           0.144     0.285    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[4]
    SLICE_X49Y35         LUT2 (Prop_lut2_I0_O)        0.049     0.334 r  u_jtag_top/u_jtag_dm/rx/recv_data[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    u_jtag_top/u_jtag_dm/rx/recv_data[4]_i_1_n_0
    SLICE_X49Y35         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X49Y35         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[4]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.989%)  route 0.149ns (44.011%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/C
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[20]/Q
                         net (fo=1, routed)           0.149     0.290    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[20]
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.048     0.338 r  u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1/O
                         net (fo=1, routed)           0.000     0.338    u_jtag_top/u_jtag_dm/rx/recv_data[20]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X48Y36         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[20]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.190ns (54.413%)  route 0.159ns (45.587%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/C
    SLICE_X51Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[2]/Q
                         net (fo=1, routed)           0.159     0.300    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[2]
    SLICE_X48Y36         LUT2 (Prop_lut2_I0_O)        0.049     0.349 r  u_jtag_top/u_jtag_dm/rx/recv_data[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u_jtag_top/u_jtag_dm/rx/recv_data[2]_i_1_n_0
    SLICE_X48Y36         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.833    -0.852    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X48Y36         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[2]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/req_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.607%)  route 0.188ns (53.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y36         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_reg/C
    SLICE_X54Y36         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_jtag_top/u_jtag_driver/tx/req_reg/Q
                         net (fo=2, routed)           0.188     0.352    u_jtag_top/u_jtag_dm/rx/req
    SLICE_X54Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.835    -0.850    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X54Y37         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/req_d_reg/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.226ns (61.389%)  route 0.142ns (38.611%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y36         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[13]/C
    SLICE_X49Y36         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[13]/Q
                         net (fo=1, routed)           0.142     0.270    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[13]
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.098     0.368 r  u_jtag_top/u_jtag_dm/rx/recv_data[13]_i_1/O
                         net (fo=1, routed)           0.000     0.368    u_jtag_top/u_jtag_dm/rx/recv_data[13]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[13]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.185ns (48.089%)  route 0.200ns (51.911%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/C
    SLICE_X53Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[16]/Q
                         net (fo=1, routed)           0.200     0.341    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[16]
    SLICE_X49Y34         LUT2 (Prop_lut2_I0_O)        0.044     0.385 r  u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1/O
                         net (fo=1, routed)           0.000     0.385    u_jtag_top/u_jtag_dm/rx/recv_data[16]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.832    -0.853    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X49Y34         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[16]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.187ns (47.263%)  route 0.209ns (52.737%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[22]/Q
                         net (fo=1, routed)           0.209     0.350    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[22]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.046     0.396 r  u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1/O
                         net (fo=1, routed)           0.000     0.396    u_jtag_top/u_jtag_dm/rx/recv_data[22]_i_1_n_0
    SLICE_X48Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.836    -0.849    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X48Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[22]/C

Slack:                    inf
  Source:                 u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.605%)  route 0.219ns (54.395%))
  Logic Levels:           2  (FDCE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDCE                         0.000     0.000 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/C
    SLICE_X51Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_jtag_top/u_jtag_driver/tx/req_data_reg[24]/Q
                         net (fo=1, routed)           0.219     0.360    u_jtag_top/u_jtag_dm/rx/recv_data_reg[39]_0[24]
    SLICE_X48Y39         LUT2 (Prop_lut2_I0_O)        0.043     0.403 r  u_jtag_top/u_jtag_dm/rx/recv_data[24]_i_1/O
                         net (fo=1, routed)           0.000     0.403    u_jtag_top/u_jtag_dm/rx/recv_data[24]_i_1_n_0
    SLICE_X48Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_inst/inst/clk_in1
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  clk_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    clk_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  clk_inst/inst/clkout1_buf/O
                         net (fo=2706, routed)        0.836    -0.849    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X48Y39         FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[24]/C





