# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:30 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 02:25:30 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:25:31 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 02:25:31 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 02:25:31 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# ** Error: (vsim-13) Recompile work.data_memory because work.top_sv_unit has changed.
# ** Error: (vsim-3033) top.sv(289): Instantiation of 'wb' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut File: top.sv
#         Searched libraries:
#             C:/Users/mollyle/EE469/Lab2/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 42
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:03 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 02:28:03 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:28:03 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 02:28:04 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 02:25:31 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(292): [PCDPC] - Port size (7) does not match connection size (2) for port 'WB_reg_write'. The port definition is at: wb.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage5 File: wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftaijk57".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftaijk57
# ** Error: (vish-4014) No objects found matching '/test_tb/dut/wb_data_out'.
# Executing ONERROR command at macro ./test2_wave.do line 9
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:17 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 02:29:18 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:29:18 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 02:29:18 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:29:21 on Mar 12,2021, Elapsed time: 0:03:50
# Errors: 5, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 02:29:21 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftxkd66h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxkd66h
# ** Error: (vish-4014) No objects found matching '/test_tb/dut/wb_data_out'.
# Executing ONERROR command at macro ./test2_wave.do line 9
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/test_wave.do
add wave -position 19  sim:/test_tb/dut/reg_out_1
add wave -position 20  sim:/test_tb/dut/reg_out_2
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/test2_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:57 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 02:58:57 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 02:58:57 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 02:58:57 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 02:58:59 on Mar 12,2021, Elapsed time: 0:29:38
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 02:58:59 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftvsr0j4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvsr0j4
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/test2_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:16 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 03:13:16 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:13:16 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 03:13:17 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 03:13:19 on Mar 12,2021, Elapsed time: 0:14:20
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 03:13:19 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftn66b32".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn66b32
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:26 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 03:15:27 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:15:27 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 03:15:27 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:15:29 on Mar 12,2021, Elapsed time: 0:02:10
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 03:15:29 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftx0ykhn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftx0ykhn
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/test2_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:26 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 03:27:27 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 03:27:27 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 03:27:27 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 03:27:29 on Mar 12,2021, Elapsed time: 0:12:00
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 03:27:29 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlft5vcxzx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5vcxzx
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:09:55 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) ** while parsing file included at top.sv(22)
# ** at data_memory.sv(24): near "prev_read_data": syntax error, unexpected IDENTIFIER, expecting ')'.
# End time: 04:09:55 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:22 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) top.sv(282): near ",": syntax error, unexpected ',', expecting ')'.
# End time: 04:10:22 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	top
# End time: 04:10:58 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 04:10:59 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:11:01 on Mar 12,2021, Elapsed time: 0:43:32
# Errors: 8, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 04:11:01 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3839) top.sv(287): Variable '/test_tb/dut/data_mem_output_final', driven via a port connection, is multiply driven. See top.sv(277).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfts07ddf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfts07ddf
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:21:49 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# ** Error: data_memory.sv(240): (vlog-2730) Undefined variable: 'XFER_BYTE'.
# ** Error: data_memory.sv(254): (vlog-2730) Undefined variable: 'XFER_HALF'.
# ** Error: data_memory.sv(261): (vlog-2730) Undefined variable: 'XFER_WORD'.
# End time: 04:21:49 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_data_mem.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "data_memory.sv""
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:24:44 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# ** Error: data_memory.sv(256): (vlog-2730) Undefined variable: 'XFER_HALF'.
# End time: 04:24:44 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_data_mem.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "data_memory.sv""
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:25:15 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 04:25:15 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:25:20 on Mar 12,2021, Elapsed time: 0:14:19
# Errors: 10, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 04:25:20 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# ** Error: (vsim-8378) data_memory.sv(225): Port size (2) does not match connection size (3) for implicit .name connection port 'xfer_size'. The port definition is at: data_memory.sv(23).
#    Time: 0 ps  Iteration: 0  Instance: /data_memory_tb/dut File: data_memory.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run_data_mem.do PAUSED at line 22
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:19 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 04:26:20 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:20 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 04:26:20 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 04:25:20 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3839) top.sv(287): Variable '/test_tb/dut/data_mem_output_final', driven via a port connection, is multiply driven. See top.sv(277).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlft4x2b5s".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4x2b5s
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:26:34 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 04:26:34 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:26:37 on Mar 12,2021, Elapsed time: 0:01:17
# Errors: 1, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 04:26:37 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Error: Cannot open macro file: data_memory_wave.do
# Error in macro ./run_data_mem.do line 63
# Cannot open macro file: data_memory_wave.do
#     while executing
# "do data_memory_wave.do"
add wave -position end  sim:/data_memory_tb/clk
add wave -position end  sim:/data_memory_tb/reset
add wave -position end  sim:/data_memory_tb/address
add wave -position end  sim:/data_memory_tb/read_en
add wave -position end  sim:/data_memory_tb/write_en
add wave -position end  sim:/data_memory_tb/is_signed
add wave -position end  sim:/data_memory_tb/xfer_size
add wave -position end  sim:/data_memory_tb/write_data
add wave -position end  sim:/data_memory_tb/read_data
add wave -position end  sim:/data_memory_tb/prev_read_data
add wave -position end  sim:/data_memory_tb/HEX_out
add wave -position end  sim:/data_memory_tb/io_flag_01
add wave -position end  sim:/data_memory_tb/io_flag_23
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftbgdye0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbgdye0
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:28:25 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 04:28:25 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:28:28 on Mar 12,2021, Elapsed time: 0:01:51
# Errors: 3, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 04:28:28 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftmjc7j9".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmjc7j9
# ** Note: $stop    : data_memory.sv(268)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 268
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:36:22 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 04:36:22 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 04:36:26 on Mar 12,2021, Elapsed time: 0:07:58
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 04:36:26 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfttev6ng".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttev6ng
# ** Note: $stop    : data_memory.sv(270)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 270
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
# WARNING: No extended dataflow license exists
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:45:00 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# ** Error: (vlog-13069) data_memory.sv(249): near "@": syntax error, unexpected '@', expecting ';'.
# End time: 04:45:01 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_data_mem.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "data_memory.sv""
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:45:16 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 04:45:17 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 04:45:20 on Mar 12,2021, Elapsed time: 0:08:54
# Errors: 4, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 04:45:20 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# ** Warning: (vsim-3839) data_memory.sv(249): Variable '/data_memory_tb/prev_read_data', driven via a port connection, is multiply driven. See data_memory.sv(234).
#    Time: 0 ps  Iteration: 0  Instance: /data_memory_tb File: data_memory.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlft98m9ta".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft98m9ta
# ** Note: $stop    : data_memory.sv(281)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 281
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:48:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: ** while parsing file included at top.sv(22)
# ** at data_memory.sv(91): (vlog-2730) Undefined variable: 'offset'.
# End time: 05:48:58 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:49:56 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# ** Error: data_memory.sv(33): In, out, or inout does not appear in port list: prev_read_data.
# -- Compiling module data_memory_tb
# -- Compiling module top
# End time: 05:49:56 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:50:30 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 05:50:30 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:50:34 on Mar 12,2021, Elapsed time: 1:05:14
# Errors: 8, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 05:50:34 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlft79b6vt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft79b6vt
# ** Note: $stop    : data_memory.sv(279)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 279
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:55:06 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 05:55:06 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 05:55:09 on Mar 12,2021, Elapsed time: 0:04:35
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 05:55:09 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfttv3rdn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttv3rdn
# ** Note: $stop    : data_memory.sv(279)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 279
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:56:32 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 05:56:33 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 05:56:36 on Mar 12,2021, Elapsed time: 0:01:27
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 05:56:36 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftkriyvn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkriyvn
# ** Note: $stop    : data_memory.sv(279)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 279
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:00:25 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 06:00:25 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:00:28 on Mar 12,2021, Elapsed time: 0:03:52
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 06:00:28 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftfn1zd7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfn1zd7
# ** Note: $stop    : data_memory.sv(279)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 279
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:07:53 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 06:07:54 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 06:07:57 on Mar 12,2021, Elapsed time: 0:07:29
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 06:07:57 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfttg8xqk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttg8xqk
# ** Note: $stop    : data_memory.sv(288)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 288
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:28:29 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# ** Error: data_memory.sv(296): (vlog-2730) Undefined variable: 'write'.
# ** Error: data_memory.sv(378): (vlog-2730) Undefined variable: 'write_datal'.
# -- Compiling module data_memory_tb
# ** Error: data_memory.sv(475): (vlog-2730) Undefined variable: 'prev_read_data'.
# End time: 06:28:30 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_data_mem.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "data_memory.sv""
do run_data_mem.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:30:08 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work data_memory.sv 
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# 
# Top level modules:
# 	data_memory_tb
# End time: 06:30:09 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 06:30:13 on Mar 12,2021, Elapsed time: 0:22:16
# Errors: 6, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work data_memory_tb 
# Start time: 06:30:13 on Mar 12,2021
# Loading sv_std.std
# Loading work.data_memory_tb
# Loading work.data_memory
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftahhkfj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftahhkfj
# ** Error: (vish-4014) No objects found matching '/data_memory_tb/HEX_out'.
# Executing ONERROR command at macro ./dm_wave.do line 6
# ** Error: (vish-4014) No objects found matching '/data_memory_tb/io_flag_01'.
# Executing ONERROR command at macro ./dm_wave.do line 7
# ** Error: (vish-4014) No objects found matching '/data_memory_tb/io_flag_23'.
# Executing ONERROR command at macro ./dm_wave.do line 8
# ** Note: $stop    : data_memory.sv(507)
#    Time: 1300 ps  Iteration: 1  Instance: /data_memory_tb
# Break in Module data_memory_tb at data_memory.sv line 507
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/dm_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:18 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 06:33:19 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:19 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 06:33:19 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:33:23 on Mar 12,2021, Elapsed time: 0:03:10
# Errors: 9, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 06:33:23 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftfb987t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfb987t
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:35:20 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 06:35:21 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:35:21 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 06:35:21 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:35:23 on Mar 12,2021, Elapsed time: 0:02:00
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 06:35:23 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftxt9bc4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxt9bc4
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:49:50 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 06:49:51 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:49:51 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 06:49:51 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:49:53 on Mar 12,2021, Elapsed time: 0:14:30
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 06:49:53 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftgwe715".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftgwe715
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:44 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 06:53:45 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:45 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 06:53:45 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 06:53:47 on Mar 12,2021, Elapsed time: 0:03:54
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 06:53:48 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftrqe6v5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrqe6v5
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:57:30 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 06:57:30 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:57:30 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 06:57:31 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 06:57:34 on Mar 12,2021, Elapsed time: 0:03:46
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 06:57:34 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftcdjr8q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcdjr8q
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:33:13 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) ** while parsing file included at top.sv(23)
# ** at hazard_detection_unit.sv(51): near "begin": syntax error, unexpected begin.
# ** Error (suppressible): top.sv(54): (vlog-2388) 'clk' already declared in this scope (hazard_detection_unit).
# ** Error (suppressible): top.sv(136): (vlog-2388) 'stall' already declared in this scope (hazard_detection_unit).
# End time: 10:33:14 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:34:28 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) ** while parsing file included at top.sv(23)
# ** at hazard_detection_unit.sv(47): near "begin": syntax error, unexpected begin.
# ** Error (suppressible): top.sv(54): (vlog-2388) 'clk' already declared in this scope (hazard_detection_unit).
# ** Error (suppressible): top.sv(136): (vlog-2388) 'stall' already declared in this scope (hazard_detection_unit).
# End time: 10:34:29 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:39 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) ** while parsing file included at top.sv(23)
# ** at hazard_detection_unit.sv(47): near "begin": syntax error, unexpected begin.
# ** Error (suppressible): top.sv(54): (vlog-2388) 'clk' already declared in this scope (hazard_detection_unit).
# ** Error (suppressible): top.sv(136): (vlog-2388) 'stall' already declared in this scope (hazard_detection_unit).
# End time: 10:36:40 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:34 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 10:40:35 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:40:35 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 10:40:35 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:40:38 on Mar 12,2021, Elapsed time: 3:43:04
# Errors: 12, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 10:40:38 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftcrmsjz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcrmsjz
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
add wave -position 14  sim:/test_tb/dut/stall
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/mollyle/EE469/Lab2/test2_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:53 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 10:44:54 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:44:54 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 10:44:54 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:44:56 on Mar 12,2021, Elapsed time: 0:04:18
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 10:44:56 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfth73r9j".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfth73r9j
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:43 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 10:47:43 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:47:43 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 10:47:44 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 10:47:46 on Mar 12,2021, Elapsed time: 0:02:50
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 10:47:46 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftmbmcqk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmbmcqk
# Loading instruction memory...
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:57 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 10:51:58 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 10:51:58 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:00 on Mar 12,2021, Elapsed time: 0:04:14
# Errors: 7, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 10:52:00 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
#  Trace back: Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)
#     while executing
# "$itk_component(tree) insertquery end """
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::vsimwidgets::Hierarchy::requery" body line 3)
#     invoked from within
# "requery"
#     (object "::.main_pane.memory.interior.cs.body.tree" method "::FlatMemlist::UpdateFlatMemList" body line 8)
#     invoked from within
# "$tree UpdateFlatMemList"
#     (procedure "Memview::delayedUpdateMemoryList" line 6)
#     invoked from within
# "Memview::delayedUpdateMemoryList"
#     ("after" script)
#    <2:C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
#    <1:eval:1: ::tk::dialog::error::bgerror {Bad sequence in.main_pane.memory.interior.cs.body.tree.lwchildsite.clipper.canvas.sfchildsite.tree, aborting query. (2)}
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftbwf8yn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbwf8yn
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:46 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 10:52:46 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:52:46 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 10:52:46 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:52:49 on Mar 12,2021, Elapsed time: 0:00:49
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 10:52:49 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftv61vr6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv61vr6
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(135)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 135
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:05 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 17:40:06 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:06 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 17:40:06 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:40:11 on Mar 12,2021, Elapsed time: 6:47:22
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 17:40:11 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftt1cy0h".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt1cy0h
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:22 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 17:40:23 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:40:23 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 17:40:23 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:40:26 on Mar 12,2021, Elapsed time: 0:00:15
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 17:40:26 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftbhfhwj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbhfhwj
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 17:51:58 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:51:58 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 17:51:58 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:52:01 on Mar 12,2021, Elapsed time: 0:11:35
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 17:52:01 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftfge0h5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfge0h5
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:03:47 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) top.sv(170): near ";": syntax error, unexpected ';', expecting .* or '.'.
# End time: 18:03:48 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:14 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:04:15 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:15 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:04:15 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:04:18 on Mar 12,2021, Elapsed time: 0:12:17
# Errors: 4, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:04:18 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftq63s7d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq63s7d
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:07:41 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:41 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:07:42 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:07:44 on Mar 12,2021, Elapsed time: 0:03:26
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:07:44 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlfta4404e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta4404e
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:31 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:10:32 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:32 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:10:32 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:34 on Mar 12,2021, Elapsed time: 0:02:50
# Errors: 0, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:10:35 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftrg83cx".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftrg83cx
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
# Error opening C:/Users/mollyle/EE469/Lab2/(vsim-3015) top.sv
# Path name 'C:/Users/mollyle/EE469/Lab2/(vsim-3015) top.sv' doesn't exist.
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:56 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:18:56 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:56 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:18:56 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:18:59 on Mar 12,2021, Elapsed time: 0:08:24
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:18:59 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# ** Warning: (vsim-3015) top.sv(303): [PCDPC] - Port size (32) does not match connection size (1) for port 'data_mem_output'. The port definition is at: mem_wb.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/stage4 File: mem_wb.sv
# Error opening C:/Users/mollyle/EE469/Lab2/(vsim-3015) top.sv
# Path name 'C:/Users/mollyle/EE469/Lab2/(vsim-3015) top.sv' doesn't exist.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftmbijz7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftmbijz7
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:29:11 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:11 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:29:11 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:14 on Mar 12,2021, Elapsed time: 0:10:15
# Errors: 1, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:29:14 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftsevdr5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsevdr5
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:53 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 18:30:54 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:54 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 18:30:54 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:30:56 on Mar 12,2021, Elapsed time: 0:01:42
# Errors: 0, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 18:30:56 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftiss8b4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiss8b4
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:02:34 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# ** Error: (vlog-13069) ** while parsing file included at top.sv(11)
# ** at instruction_memory.sv(26): near "@": syntax error, unexpected '@', expecting ';'.
# ** Error (suppressible): ** while parsing file included at top.sv(12)
# ** at instruction_type.sv(8): (vlog-2388) 'instruction' already declared in this scope (instruction_memory).
# End time: 19:02:35 on Mar 12,2021, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work "top.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:17 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work top.sv 
# -- Compiling package top_sv_unit
# -- Compiling module pc
# -- Compiling module pc_adder
# -- Compiling module pc_in_out
# -- Compiling module pc_mux
# -- Compiling module pc_top_level
# -- Compiling module branch_adder
# -- Compiling module jalr_adder
# -- Compiling module instruction_memory
# -- Compiling module instruction_type
# -- Compiling module control_signal
# -- Compiling module register_file
# -- Compiling module if_id
# -- Compiling module forwarding
# -- Compiling module forwarding_tb
# -- Compiling module id_ex
# -- Compiling module alu
# -- Compiling module ex_mem
# -- Compiling module mem_wb
# -- Compiling module wb
# -- Compiling module data_memory
# -- Compiling module data_memory_tb
# -- Compiling module hazard_detection_unit
# -- Compiling module top
# 
# Top level modules:
# 	pc_in_out
# 	forwarding_tb
# 	data_memory_tb
# 	top
# End time: 19:03:17 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:03:18 on Mar 12,2021
# vlog -reportprogress 300 -sv -work work test_tb.sv 
# -- Compiling module test_tb
# 
# Top level modules:
# 	test_tb
# End time: 19:03:18 on Mar 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:03:21 on Mar 12,2021, Elapsed time: 0:32:25
# Errors: 4, Warnings: 4
# vsim -voptargs=""+acc"" -t 1ps -lib work test_tb 
# Start time: 19:03:22 on Mar 12,2021
# Loading sv_std.std
# Loading work.test_tb
# Loading work.top_sv_unit
# Loading work.top
# Loading work.pc_top_level
# Loading work.pc
# Loading work.pc_adder
# Loading work.branch_adder
# Loading work.jalr_adder
# Loading work.pc_mux
# Loading work.instruction_memory
# Loading work.if_id
# Loading work.control_signal
# Loading work.instruction_type
# Loading work.hazard_detection_unit
# Loading work.register_file
# Loading work.forwarding
# Loading work.id_ex
# Loading work.alu
# Loading work.ex_mem
# Loading work.data_memory
# Loading work.mem_wb
# Loading work.wb
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mollyle  Hostname: DESKTOP-A23UBM3  ProcessID: 3472
#           Attempting to use alternate WLF file "./wlftg8jc0z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg8jc0z
# Loading instruction memory...
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data0_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(270)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Warning: (vsim-PLI-3407) Too many data words read on line 2049 of file "../assets/data1_extended.hex". (Current address [2048], address range [0:2047])    : data_memory.sv(271)
#    Time: 0 ps  Iteration: 0  Instance: /test_tb/dut/d_mem
# ** Note: $stop    : test_tb.sv(136)
#    Time: 1175 ps  Iteration: 1  Instance: /test_tb
# Break in Module test_tb at test_tb.sv line 136
