#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun  2 17:40:47 2019
# Process ID: 20948
# Current directory: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1
# Command line: vivado.exe -log design_1_pwm_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pwm_0_0.tcl
# Log file: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/design_1_pwm_0_0.vds
# Journal file: C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_pwm_0_0.tcl -notrace
Command: synth_design -top design_1_pwm_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25392 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 388.504 ; gain = 98.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_0_0' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:99]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:12' bound to instance 'U0' of component 'pwm' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:209]
INFO: [Synth 8-638] synthesizing module 'pwm' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:60]
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_TEST_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_TEST_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:111]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:120]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:149]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:186]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:208]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_CTRL_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:12' bound to instance 'pwm_CTRL_s_axi_U' of component 'pwm_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:496]
INFO: [Synth 8-638] synthesizing module 'pwm_CTRL_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:87]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'pwm_CTRL_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:564' bound to instance 'int_m_V' of component 'pwm_CTRL_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:183]
INFO: [Synth 8-638] synthesizing module 'pwm_CTRL_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:587]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_CTRL_s_axi_ram' (1#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'pwm_CTRL_s_axi' (2#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:87]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_TEST_s_axi' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:12' bound to instance 'pwm_TEST_s_axi_U' of component 'pwm_TEST_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:533]
INFO: [Synth 8-638] synthesizing module 'pwm_TEST_s_axi' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:52]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'pwm_TEST_s_axi_ram' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:312' bound to instance 'int_test' of component 'pwm_TEST_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:125]
INFO: [Synth 8-638] synthesizing module 'pwm_TEST_s_axi_ram' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:335]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4096 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pwm_TEST_s_axi_ram' (3#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'pwm_TEST_s_axi' (4#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:52]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U1' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:563]
INFO: [Synth 8-638] synthesizing module 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb_DSP48_0' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:6' bound to instance 'pwm_mul_mul_16s_1bkb_DSP48_0_U' of component 'pwm_mul_mul_16s_1bkb_DSP48_0' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:56]
INFO: [Synth 8-638] synthesizing module 'pwm_mul_mul_16s_1bkb_DSP48_0' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pwm_mul_mul_16s_1bkb_DSP48_0' (5#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'pwm_mul_mul_16s_1bkb' (6#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:45]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U2' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:575]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U3' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:587]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U4' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:599]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U5' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:611]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U6' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:623]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U7' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:635]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pwm_mul_mul_16s_1bkb' declared at 'c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:32' bound to instance 'pwm_mul_mul_16s_1bkb_U8' of component 'pwm_mul_mul_16s_1bkb' [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:647]
INFO: [Synth 8-256] done synthesizing module 'pwm' (7#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'design_1_pwm_0_0' (8#1) [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/synth/design_1_pwm_0_0.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 448.711 ; gain = 158.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 448.711 ; gain = 158.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 448.711 ; gain = 158.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/constraints/pwm_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/constraints/pwm_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 819.238 ; gain = 1.504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 819.238 ; gain = 529.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 819.238 ; gain = 529.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 819.238 ; gain = 529.273
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_m_V_shift_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_CTRL_s_axi.vhd:509]
WARNING: [Synth 8-3936] Found unconnected internal register 'waddr_reg' and it is trimmed from '15' to '14' bits. [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:200]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'pwm_TEST_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'pwm_TEST_s_axi'
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_8_7_fu_897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_1_fu_469_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_3_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_4_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_5_fu_729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_6_fu_794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_2_fu_534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_7_fu_897_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_fu_400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_1_fu_469_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_3_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_4_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_5_fu_729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_6_fu_794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_2_fu_534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                              011
*
                  wridle |                             0010 |                              000
                  wrdata |                             0100 |                              001
                  wrresp |                             1000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'pwm_TEST_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                              110
*
                  rdidle |                              010 |                              100
                  rddata |                              100 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'pwm_TEST_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 819.238 ; gain = 529.273
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U3'
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U4'
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U5'
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U6'
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U7'
INFO: [Synth 8-223] decloning instance 'U0/pwm_mul_mul_16s_1bkb_U2' (pwm_mul_mul_16s_1bkb) to 'U0/pwm_mul_mul_16s_1bkb_U8'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 18    
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---RAMs : 
	             128K Bit         RAMs := 1     
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 29    
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	  10 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pwm_CTRL_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pwm_CTRL_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   8 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module pwm_TEST_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module pwm_TEST_s_axi 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 8     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 8     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 8     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	  10 Input      9 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "tmp_8_fu_400_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_1_fu_469_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_2_fu_534_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_3_fu_599_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_4_fu_664_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_5_fu_729_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_6_fu_794_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_8_7_fu_897_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_Val2_s_reg_1343_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:708]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_1348_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm.vhd:709]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_mul_mul_16s_1bkb.vhd:24]
DSP Report: Generating DSP pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt, operation Mode is: (A2*B)'.
DSP Report: register A is absorbed into DSP pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt.
DSP Report: register P is absorbed into DSP pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt.
DSP Report: operator pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt is absorbed into DSP pwm_mul_mul_16s_1bkb_U1/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt.
DSP Report: Generating DSP pwm_mul_mul_16s_1bkb_U2/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt, operation Mode is: A*B.
DSP Report: operator pwm_mul_mul_16s_1bkb_U2/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt is absorbed into DSP pwm_mul_mul_16s_1bkb_U2/pwm_mul_mul_16s_1bkb_DSP48_0_U/p_cvt.
INFO: [Synth 8-3971] The signal pwm_CTRL_s_axi_U/int_m_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element pwm_TEST_s_axi_U/int_test/q0_reg was removed.  [c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ipshared/b84b/hdl/vhdl/pwm_TEST_s_axi.vhd:370]
INFO: [Synth 8-3971] The signal pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[12]' (FDE) to 'U0/tmp_63_reg_1374_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[12]' (FDE) to 'U0/tmp_65_reg_1406_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[12]' (FDE) to 'U0/tmp_67_reg_1426_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[12]' (FDE) to 'U0/tmp_69_reg_1446_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[12]' (FDE) to 'U0/tmp_71_reg_1466_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[12]' (FDE) to 'U0/tmp_73_reg_1486_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[11]' (FDE) to 'U0/tmp_63_reg_1374_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[10]' (FDE) to 'U0/tmp_63_reg_1374_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[9]' (FDE) to 'U0/tmp_63_reg_1374_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[8]' (FDE) to 'U0/tmp_63_reg_1374_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[7]' (FDE) to 'U0/tmp_63_reg_1374_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[6]' (FDE) to 'U0/tmp_63_reg_1374_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[5]' (FDE) to 'U0/tmp_63_reg_1374_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[4]' (FDE) to 'U0/tmp_63_reg_1374_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[3]' (FDE) to 'U0/tmp_63_reg_1374_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[2]' (FDE) to 'U0/tmp_63_reg_1374_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[1]' (FDE) to 'U0/tmp_63_reg_1374_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_1_reg_1369_reg[0]' (FDE) to 'U0/tmp_63_reg_1374_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[11]' (FDE) to 'U0/tmp_65_reg_1406_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[10]' (FDE) to 'U0/tmp_65_reg_1406_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[9]' (FDE) to 'U0/tmp_65_reg_1406_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[8]' (FDE) to 'U0/tmp_65_reg_1406_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[7]' (FDE) to 'U0/tmp_65_reg_1406_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[6]' (FDE) to 'U0/tmp_65_reg_1406_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[5]' (FDE) to 'U0/tmp_65_reg_1406_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[4]' (FDE) to 'U0/tmp_65_reg_1406_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[3]' (FDE) to 'U0/tmp_65_reg_1406_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[2]' (FDE) to 'U0/tmp_65_reg_1406_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[1]' (FDE) to 'U0/tmp_65_reg_1406_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_2_reg_1401_reg[0]' (FDE) to 'U0/tmp_65_reg_1406_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[11]' (FDE) to 'U0/tmp_67_reg_1426_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[10]' (FDE) to 'U0/tmp_67_reg_1426_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[9]' (FDE) to 'U0/tmp_67_reg_1426_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[8]' (FDE) to 'U0/tmp_67_reg_1426_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[7]' (FDE) to 'U0/tmp_67_reg_1426_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[6]' (FDE) to 'U0/tmp_67_reg_1426_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[5]' (FDE) to 'U0/tmp_67_reg_1426_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[4]' (FDE) to 'U0/tmp_67_reg_1426_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[3]' (FDE) to 'U0/tmp_67_reg_1426_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[2]' (FDE) to 'U0/tmp_67_reg_1426_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[1]' (FDE) to 'U0/tmp_67_reg_1426_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_s_6_reg_1421_reg[0]' (FDE) to 'U0/tmp_67_reg_1426_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[11]' (FDE) to 'U0/tmp_69_reg_1446_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[10]' (FDE) to 'U0/tmp_69_reg_1446_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[9]' (FDE) to 'U0/tmp_69_reg_1446_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[8]' (FDE) to 'U0/tmp_69_reg_1446_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[7]' (FDE) to 'U0/tmp_69_reg_1446_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[6]' (FDE) to 'U0/tmp_69_reg_1446_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[5]' (FDE) to 'U0/tmp_69_reg_1446_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[4]' (FDE) to 'U0/tmp_69_reg_1446_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[3]' (FDE) to 'U0/tmp_69_reg_1446_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[2]' (FDE) to 'U0/tmp_69_reg_1446_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[1]' (FDE) to 'U0/tmp_69_reg_1446_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_3_reg_1441_reg[0]' (FDE) to 'U0/tmp_69_reg_1446_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[11]' (FDE) to 'U0/tmp_71_reg_1466_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[10]' (FDE) to 'U0/tmp_71_reg_1466_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[9]' (FDE) to 'U0/tmp_71_reg_1466_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[8]' (FDE) to 'U0/tmp_71_reg_1466_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[7]' (FDE) to 'U0/tmp_71_reg_1466_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[6]' (FDE) to 'U0/tmp_71_reg_1466_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[5]' (FDE) to 'U0/tmp_71_reg_1466_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[4]' (FDE) to 'U0/tmp_71_reg_1466_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[3]' (FDE) to 'U0/tmp_71_reg_1466_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[2]' (FDE) to 'U0/tmp_71_reg_1466_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[1]' (FDE) to 'U0/tmp_71_reg_1466_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_5_reg_1461_reg[0]' (FDE) to 'U0/tmp_71_reg_1466_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[11]' (FDE) to 'U0/tmp_73_reg_1486_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[10]' (FDE) to 'U0/tmp_73_reg_1486_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[9]' (FDE) to 'U0/tmp_73_reg_1486_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[8]' (FDE) to 'U0/tmp_73_reg_1486_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[7]' (FDE) to 'U0/tmp_73_reg_1486_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[6]' (FDE) to 'U0/tmp_73_reg_1486_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[5]' (FDE) to 'U0/tmp_73_reg_1486_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[4]' (FDE) to 'U0/tmp_73_reg_1486_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[3]' (FDE) to 'U0/tmp_73_reg_1486_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[2]' (FDE) to 'U0/tmp_73_reg_1486_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[1]' (FDE) to 'U0/tmp_73_reg_1486_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_6_reg_1481_reg[0]' (FDE) to 'U0/tmp_73_reg_1486_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[12]' (FDE) to 'U0/tmp_75_reg_1511_reg[12]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_87_reg_1571_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_88_reg_1576_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_89_reg_1581_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_90_reg_1586_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_91_reg_1591_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_92_reg_1596_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/tmp_93_reg_1601_reg[0]' (FDE) to 'U0/p_Val2_4_reg_1566_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[11]' (FDE) to 'U0/tmp_75_reg_1511_reg[11]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[10]' (FDE) to 'U0/tmp_75_reg_1511_reg[10]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[9]' (FDE) to 'U0/tmp_75_reg_1511_reg[9]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[8]' (FDE) to 'U0/tmp_75_reg_1511_reg[8]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[7]' (FDE) to 'U0/tmp_75_reg_1511_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[6]' (FDE) to 'U0/tmp_75_reg_1511_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[5]' (FDE) to 'U0/tmp_75_reg_1511_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[4]' (FDE) to 'U0/tmp_75_reg_1511_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[3]' (FDE) to 'U0/tmp_75_reg_1511_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[2]' (FDE) to 'U0/tmp_75_reg_1511_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[1]' (FDE) to 'U0/tmp_75_reg_1511_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/p_Val2_7_reg_1506_reg[0]' (FDE) to 'U0/tmp_75_reg_1511_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\pwm_CTRL_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\pwm_CTRL_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (pwm_CTRL_s_axi_U/wstate_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (pwm_CTRL_s_axi_U/rstate_reg[2]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (pwm_TEST_s_axi_U/waddr_reg[1]) is unused and will be removed from module pwm.
WARNING: [Synth 8-3332] Sequential element (pwm_TEST_s_axi_U/waddr_reg[0]) is unused and will be removed from module pwm.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 819.238 ; gain = 529.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pwm_CTRL_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pwm_TEST_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|pwm                          | (A2*B)'     | 17     | 16     | -      | -      | 33     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|pwm_mul_mul_16s_1bkb_DSP48_0 | A*B         | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/i_0/pwm_CTRL_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/i_0/pwm_CTRL_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg to conserve power
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_Ui_22/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_Ui_22/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_Ui_22/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_Ui_22/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 853.281 ; gain = 563.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 865.035 ; gain = 575.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pwm_CTRL_s_axi_ram: | gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|pwm_TEST_s_axi_ram: | gen_write[1].mem_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 4      | 
+--------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/pwm_CTRL_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_CTRL_s_axi_U/int_m_V/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/pwm_TEST_s_axi_U/int_test/gen_write[1].mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:18 ; elapsed = 00:01:31 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   107|
|2     |DSP48E1_1  |     1|
|3     |DSP48E1_2  |     1|
|4     |LUT1       |     2|
|5     |LUT2       |   171|
|6     |LUT3       |   156|
|7     |LUT4       |   217|
|8     |LUT5       |    52|
|9     |LUT6       |   101|
|10    |MUXF7      |     2|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     4|
|13    |FDRE       |   639|
|14    |FDSE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               |  1468|
|2     |  U0                                 |pwm                            |  1468|
|3     |    pwm_CTRL_s_axi_U                 |pwm_CTRL_s_axi                 |   478|
|4     |      int_m_V                        |pwm_CTRL_s_axi_ram             |    67|
|5     |    pwm_TEST_s_axi_U                 |pwm_TEST_s_axi                 |   127|
|6     |      int_test                       |pwm_TEST_s_axi_ram             |    51|
|7     |    pwm_mul_mul_16s_1bkb_U1          |pwm_mul_mul_16s_1bkb           |    30|
|8     |      pwm_mul_mul_16s_1bkb_DSP48_0_U |pwm_mul_mul_16s_1bkb_DSP48_0_1 |    30|
|9     |    pwm_mul_mul_16s_1bkb_U2          |pwm_mul_mul_16s_1bkb_0         |     1|
|10    |      pwm_mul_mul_16s_1bkb_DSP48_0_U |pwm_mul_mul_16s_1bkb_DSP48_0   |     1|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:34 . Memory (MB): peak = 885.543 ; gain = 595.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 885.543 ; gain = 225.051
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:35 . Memory (MB): peak = 885.543 ; gain = 595.578
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 116 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:26 ; elapsed = 00:01:40 . Memory (MB): peak = 885.543 ; gain = 602.680
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/design_1_pwm_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/design_1_pwm_0_0.xci
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Aaron/Desktop/School/WES_Capstone/x8_multirotor/x8_multirotor.runs/design_1_pwm_0_0_synth_1/design_1_pwm_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pwm_0_0_utilization_synth.rpt -pb design_1_pwm_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.112 . Memory (MB): peak = 885.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun  2 17:42:46 2019...
