// Seed: 3512798826
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 ? id_1 : id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd98,
    parameter id_2 = 32'd20,
    parameter id_3 = 32'd63
) (
    _id_1,
    _id_2,
    _id_3
);
  input wire _id_3;
  output wire _id_2;
  output wire _id_1;
  logic [1 'b0 : id_2] id_4;
  ;
  logic [id_3  *  -1 : id_2  !=  id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_5
  );
  assign id_1 = id_3;
endmodule
