INFO-FLOW: Workspace /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1 opened at Sat Feb 24 14:08:25 CET 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
Command       ap_part_info done; 2.2 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP48E 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.18 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 2.52 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 25 -name default 
Execute       config_clock -quiet -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 3.125 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 3.125ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_test.cpp 
Execute       is_encrypted /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       is_xip /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/firmware/myproject.cpp 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.55 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 9.67 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 2.03 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.08 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 4.14 sec.
INFO-FLOW: Done: GCC PP time: 9.3 seconds per iteration
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.24 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.38 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 3.21 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:73
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:37:77
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:49:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:67
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:62:71
Execute         send_msg_by_id WARNING @200-471@%s%s 6 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 5.52 sec.
Execute           ap_eval exec -ignorestderr /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 2.6 sec.
Command         tidy_31 done; 8.21 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 13.9 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.7 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /tools/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot -I /tools/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 4.13 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.5 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 619 ; free virtual = 18480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 629 ; free virtual = 18491
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.19 sec.
Execute           llvm-ld /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/tools/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.6 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, config4>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[].1' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config7>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 2.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 572 ; free virtual = 18450
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 1.53 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 532 ; free virtual = 18413
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:194:62).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:263:5).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:194:63).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 36.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 9.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b9.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:47) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:51) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:35) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:39) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.data.V' (firmware/myproject.cpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:43) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv2d_input.V.data.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config10>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_conv_stream.h:294) by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 8 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'
	 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'.
Command           transform done; 22.07 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...319 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...287 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...36 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)...3 expression(s) balanced.
Command           transform done; 7.17 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 281 ; free virtual = 18217
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config10>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' to 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:226:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, relu_config6>' to 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, relu_config3>' to 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config7>' to 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config4>' to 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' (firmware/nnet_utils/nnet_pooling_stream.h:43:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config9>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:79:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config5>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config2>' to 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:286:5)
Command           transform done; 14.91 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:34 ; elapsed = 00:01:39 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 226 ; free virtual = 18078
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 50.03 sec.
Command       elaborate done; 86.84 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>' to 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>' to 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>' to 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Command         ap_set_top_model done; 0.13 sec.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         preproc_iomode -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> ...
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 99.8 seconds; current allocated memory: 403.050 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 403.166 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 403.811 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 404.500 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 12, Depth = 12.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 404.915 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 405.368 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 13, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 405.507 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 405.775 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 405.939 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 406.159 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.bind.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 407.832 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.sched.adb -f 
Command         db_write done; 0.34 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         bind -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 409.663 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 410.139 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
BIND OPTION: model=shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 410.442 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.05 sec.
INFO: [HLS 200-111]  Elapsed time: 2.27 seconds; current allocated memory: 414.900 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.65 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.32 sec.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 419.823 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.53 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 15, Depth = 15.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 420.505 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 421.594 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 16, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 421.922 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 422.507 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.72 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 422.854 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 423.260 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         schedule -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 423.978 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
Execute         set_default_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         bind -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
BIND OPTION: model=pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 424.876 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.bind.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 16, Final II = 14, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.16 sec.
INFO: [HLS 200-111]  Elapsed time: 2.68 seconds; current allocated memory: 430.040 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.sched.rpt 
Command         syn_report done; 1.16 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.sched.adb -f 
Command         db_write done; 0.74 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.4 sec.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 435.305 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.bind.rpt 
Command         syn_report done; 1.57 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.bind.adb -f 
Command         db_write done; 0.7 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 2.5 seconds; current allocated memory: 436.147 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 437.234 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.78 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 5, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 437.666 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 438.005 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 10, Final II = 10, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 439.167 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 440.606 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 440.911 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.sched.rpt 
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 441.351 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 441.897 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.6 sec.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 444.999 MB.
Execute         syn_report -verbosereport -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 1.93 sec.
Execute         db_write -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_1282_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_cud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 446.286 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.verbose.rpt 
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.adb 
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 447.702 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.adb 
Command         db_write done; 0.26 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 451.087 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Command         db_write done; 0.15 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 452.711 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.adb 
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 453.499 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.adb 
Command         db_write done; 0.18 sec.
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bueOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_0' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bufYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bug8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_1' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bujbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bukbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_2' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bulbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_bumb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_1_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buffer_Array_V_2_2_3' to 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_164_16_1_1': 28 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s'.
Command         create_rtl_model done; 1.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 458.224 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.rpt 
Command         syn_report done; 0.52 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_csynth.xml 
Command         syn_report done; 0.2 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.verbose.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.adb 
Command         db_write done; 0.65 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_0' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_1' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_2' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_0_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_1_1_3' to 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_wdI' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 2.87 seconds; current allocated memory: 469.792 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.adb 
Command         db_write done; 0.32 sec.
Execute         gen_tb_info shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 477.084 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.65 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.37 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 2.52 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 1.8 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
Command         create_rtl_model done; 0.71 sec.
INFO: [HLS 200-111]  Elapsed time: 6.58 seconds; current allocated memory: 499.679 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.8 sec.
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.81 sec.
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'.
INFO: [HLS 200-111]  Elapsed time: 1.88 seconds; current allocated memory: 502.787 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.rpt 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.verbose.rpt 
Command         syn_report done; 0.84 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.adb 
Command         db_write done; 0.94 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s'.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 504.093 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.verbose.rpt 
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.adb 
Command         db_write done; 1.26 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buEe0' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s'.
Command         create_rtl_model done; 0.62 sec.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 506.573 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         gen_rtl pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.verbose.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -model pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.adb 
Command         db_write done; 1.25 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 516.618 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.rpt 
Command         syn_report done; 0.59 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_csynth.xml 
Command         syn_report done; 0.38 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.verbose.rpt 
Command         syn_report done; 2.44 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.adb 
Command         db_write done; 3.24 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s'.
INFO: [HLS 200-111]  Elapsed time: 7.21 seconds; current allocated memory: 539.326 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.verbose.rpt 
Command         syn_report done; 0.94 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.adb 
Command         db_write done; 1.82 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_104_18_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 542.555 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 1.45 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_table1' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_table2' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 546.154 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.93 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 1.85 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s'.
INFO: [HLS 200-111]  Elapsed time: 3.33 seconds; current allocated memory: 552.331 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.verbose.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.adb 
Command         db_write done; 2.15 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/conv2d_input_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_0_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_1_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_2_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_3_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_4_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_5_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_6_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_7_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_8_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer10_out_V_data_9_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0' to 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0' to 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 555.439 MB.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/systemc/myproject -synmodules {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject 
Command         gen_rtl done; 0.31 sec.
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/verilog/myproject 
Command         gen_rtl done; 0.16 sec.
Execute         syn_report -csynth -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.72 sec.
Execute         db_write -model myproject -f -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.81 sec.
Execute         gen_tb_info myproject -p /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 2.26 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, config2>} dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2_mult>.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2> conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> relu<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,relu_config3> pooling2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config4> {shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config5>} dense_latency<ap_fixed,ap_fixed,config5_mult>.0.0.0.0.0.0.0.0.0 compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config5> conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> relu<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,relu_config6> pooling2d_cl<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config7> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config9>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,10u>,config9> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config10> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component myproject_mux_164_16_1_1.
INFO-FLOW: Append model myproject_mux_164_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Found component shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA.
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_42_16_1_1.
INFO-FLOW: Append model myproject_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS.
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_mux_104_18_1_1.
INFO-FLOW: Append model myproject_mux_104_18_1_1
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d676_A.
INFO-FLOW: Append model fifo_w16_d676_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d36_A.
INFO-FLOW: Append model fifo_w16_d36_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d4_A.
INFO-FLOW: Append model fifo_w16_d4_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: Append model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb regslice_core myproject_mux_164_16_1_1 myproject_mux_164_16_1_1 pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA myproject_mux_42_16_1_1 pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS myproject_mux_104_18_1_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk regslice_core fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d676_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d36_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d4_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0 start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0 start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0 start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0 regslice_core shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0 compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s myproject
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s_line_buffer_Array_V_bkb
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model myproject_mux_164_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_budEe
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_pcA
INFO-FLOW: To file: write model myproject_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_buxdS
INFO-FLOW: To file: write model myproject_mux_104_18_1_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d676_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d36_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d4_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 101.64 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.17 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.25 sec.
Command         ap_source done; 0.25 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_exp_tabFfa_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s_invert_Gfk_rom' using auto ROMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.3 sec.
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_0_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_1_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_2_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer3_out_V_data_3_V_U(fifo_w16_d676_A)' using Block RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w16_d36_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_0_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_1_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_2_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_3_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_4_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_5_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_6_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_V_data_7_V_U(fifo_w16_d4_A)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu_U(start_for_pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4Hfu)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_U(start_for_conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE_U(start_for_pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7IfE)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_U0)' using Shift Registers.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_U0)' using Shift Registers.
Command         ap_source done; 2.8 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.13 sec.
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.19 sec.
Command         ap_source done; 0.19 sec.
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute         source /tools/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute         source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:50 ; elapsed = 00:03:11 . Memory (MB): peak = 1501.242 ; gain = 1097.754 ; free physical = 216 ; free virtual = 17983
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 91.84 sec.
Command     csynth_design done; 178.7 sec.
Execute     export_design -format ip_catalog -version 1.0.0 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog -version=1.0.0 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -version 1.0.0
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.16 sec.
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.22 sec.
Command       ap_source done; 0.22 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command       ap_source done; 0.16 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.compgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=24
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=84 #gSsdmPorts=24
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       sc_get_clocks myproject 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_1u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_mult_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_10u_config9_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config10_s.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=24
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /tools/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/pominiq/projectfolder/Folder_2_HLS4ML_Vivado_HLS/models/hls4ml_prj/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.61 sec.
Execute     cleanup_all 
Command     cleanup_all done; 3.77 sec.
