<stg><name>FC<1u, 1024u, 64u></name>


<trans_list>

<trans id="916" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="8" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1016" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1015" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="19" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="25" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1014" from="26" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1018" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="30" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:4  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:6  %tmp_V_330 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_330"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_330)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:8  %tmp_V_332 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_332"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_332)

]]></Node>
<StgValue><ssdm name="write_ln36"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:10  %tmp_V_334 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_334"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_334)

]]></Node>
<StgValue><ssdm name="write_ln40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="39" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:12  %tmp_V_336 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_336"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_336)

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:14  %tmp_V_338 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_338"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_338)

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:16  %tmp_V_340 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_340"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_340)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str204, i32 0, i32 0, [1 x i8]* @p_str205, [1 x i8]* @p_str206, [1 x i8]* @p_str207, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str208, [1 x i8]* @p_str209)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl1:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str197, i32 0, i32 0, [1 x i8]* @p_str198, [1 x i8]* @p_str199, [1 x i8]* @p_str200, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str201, [1 x i8]* @p_str202)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
codeRepl1:2  call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* @A_V_0, [32 x i16]* @A_V_1123, [32 x i16]* @A_V_2124, [32 x i16]* @A_V_3125, [32 x i16]* @A_V_4126, [32 x i16]* @A_V_5, [32 x i16]* @A_V_6, [32 x i16]* @A_V_7, [32 x i16]* @A_V_8, [32 x i16]* @A_V_9, [32 x i16]* @A_V_10, [32 x i16]* @A_V_11, [32 x i16]* @A_V_12, [32 x i16]* @A_V_13, [32 x i16]* @A_V_14, [32 x i16]* @A_V_15, [32 x i16]* @A_V_16, [32 x i16]* @A_V_17, [32 x i16]* @A_V_18, [32 x i16]* @A_V_19, [32 x i16]* @A_V_20, [32 x i16]* @A_V_21, [32 x i16]* @A_V_22, [32 x i16]* @A_V_23, [32 x i16]* @A_V_24, [32 x i16]* @A_V_25, [32 x i16]* @A_V_26, [32 x i16]* @A_V_27, [32 x i16]* @A_V_28, [32 x i16]* @A_V_29, [32 x i16]* @A_V_30, [32 x i16]* @A_V_31, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0">
<![CDATA[
codeRepl1:3  call void (...)* @_ssdm_op_SpecMemCore([2048 x i16]* @B_V_0, [2048 x i16]* @B_V_1127, [2048 x i16]* @B_V_2128, [2048 x i16]* @B_V_3129, [2048 x i16]* @B_V_4130, [2048 x i16]* @B_V_5, [2048 x i16]* @B_V_6, [2048 x i16]* @B_V_7, [2048 x i16]* @B_V_8, [2048 x i16]* @B_V_9, [2048 x i16]* @B_V_10, [2048 x i16]* @B_V_11, [2048 x i16]* @B_V_12, [2048 x i16]* @B_V_13, [2048 x i16]* @B_V_14, [2048 x i16]* @B_V_15, [2048 x i16]* @B_V_16, [2048 x i16]* @B_V_17, [2048 x i16]* @B_V_18, [2048 x i16]* @B_V_19, [2048 x i16]* @B_V_20, [2048 x i16]* @B_V_21, [2048 x i16]* @B_V_22, [2048 x i16]* @B_V_23, [2048 x i16]* @B_V_24, [2048 x i16]* @B_V_25, [2048 x i16]* @B_V_26, [2048 x i16]* @B_V_27, [2048 x i16]* @B_V_28, [2048 x i16]* @B_V_29, [2048 x i16]* @B_V_30, [2048 x i16]* @B_V_31, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
codeRepl1:18  %tmp_V_342 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_342"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl1:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_342)

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl1:20  %icmp_ln72 = icmp eq i32 %tmp_V, 4

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:21  %B_COL_4_load = load i32* @B_COL_4, align 4

]]></Node>
<StgValue><ssdm name="B_COL_4_load"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
codeRepl1:22  %B_ROW_4_load = load i32* @B_ROW_4, align 4

]]></Node>
<StgValue><ssdm name="B_ROW_4_load"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl1:23  br i1 %icmp_ln72, label %0, label %5

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %icmp_ln95 = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="icmp_ln95"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln95, label %.preheader446.preheader, label %hls_label_58_begin

]]></Node>
<StgValue><ssdm name="br_ln95"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_58_begin:1  %KER_size_0 = mul i32 %tmp_V_338, %tmp_V_332

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
.preheader446.preheader:0  %tmp_69 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %B_COL_4_load, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.preheader446.preheader:1  br label %.preheader446

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 %tmp_V_338, i32* @B_COL_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %mul_ln75 = mul i32 %tmp_V_332, %tmp_V_334

]]></Node>
<StgValue><ssdm name="mul_ln75"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %tmp_V_340, i32* @OFMDim_current_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_58_begin:2  %KER_size_1 = mul i32 %tmp_V_332, %KER_size_0

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_58_begin:4  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specfucore_ln146"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_58_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_58_begin:3  %KER_bound = mul i32 %tmp_V_334, %KER_size_1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_58_begin:5  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specfucore_ln147"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_58_begin:6  call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specfucore_ln148"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
hls_label_58_begin:7  br label %13

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %i3_0 = phi i32 [ 0, %hls_label_58_begin ], [ %i, %hls_label_59 ]

]]></Node>
<StgValue><ssdm name="i3_0"/></StgValue>
</operation>

<operation id="71" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln149 = icmp eq i32 %i3_0, %KER_bound

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="72" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i3_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln149, label %hls_label_58_end, label %hls_label_59

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="74" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_59:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_59:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln150"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
hls_label_59:2  %tmp_V_345 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_345"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
hls_label_59:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_345)

]]></Node>
<StgValue><ssdm name="write_ln152"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_59:4  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
hls_label_59:5  br label %13

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_58_end:0  %empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
<literal name="icmp_ln95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
hls_label_58_end:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %.loopexit448

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0">
<![CDATA[
.loopexit448:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln155"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader446:0  %num_imag_0 = phi i32 [ 0, %.preheader446.preheader ], [ %num_imag, %.preheader446.loopexit ]

]]></Node>
<StgValue><ssdm name="num_imag_0"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader446:1  %icmp_ln96 = icmp eq i32 %num_imag_0, %tmp_V_330

]]></Node>
<StgValue><ssdm name="icmp_ln96"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader446:2  %num_imag = add nsw i32 %num_imag_0, 1

]]></Node>
<StgValue><ssdm name="num_imag"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader446:3  br i1 %icmp_ln96, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln96"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:0  %OFMDim_current_4_loa = load i32* @OFMDim_current_4, align 4

]]></Node>
<StgValue><ssdm name="OFMDim_current_4_loa"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %A_COL_ITER = mul i32 %OFMDim_current_4_loa, %OFMDim_current_4_loa

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %B_ROW_4_load, i32* @A_ROW_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln99"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %iter_0 = phi i31 [ 0, %6 ], [ %add_ln102, %L1_end ]

]]></Node>
<StgValue><ssdm name="iter_0"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln102 = zext i31 %iter_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="95" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln102 = icmp slt i32 %zext_ln102, %A_COL_ITER

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="96" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %add_ln102 = add i31 %iter_0, 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln102, label %.preheader444.preheader, label %.preheader446.loopexit

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader444.preheader:0  br label %.preheader444

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0">
<![CDATA[
.preheader446.loopexit:0  br label %.preheader446

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader444:0  %j2_0 = phi i11 [ %j_5, %hls_label_57_end ], [ 0, %.preheader444.preheader ]

]]></Node>
<StgValue><ssdm name="j2_0"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader444:1  %icmp_ln105 = icmp eq i11 %j2_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader444:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader444:3  %j_5 = add i11 %j2_0, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader444:4  br i1 %icmp_ln105, label %L1_begin, label %hls_label_57_begin

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="11">
<![CDATA[
hls_label_57_begin:0  %zext_ln105 = zext i11 %j2_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_57_begin:1  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_57_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln107"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_57_begin:3  %A_ROW_4_load = load i32* @A_ROW_4, align 4

]]></Node>
<StgValue><ssdm name="A_ROW_4_load"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_57_begin:4  %icmp_ln108 = icmp ult i32 %zext_ln105, %A_ROW_4_load

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_57_begin:5  br i1 %icmp_ln108, label %8, label %10

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln180_8 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j2_0, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln180_8"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="5" op_0_bw="11">
<![CDATA[
:1  %trunc_ln180_12 = trunc i11 %j2_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_12"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:35  switch i6 %trunc_ln180_8, label %branch63 [
    i6 0, label %branch32
    i6 1, label %branch33
    i6 2, label %branch34
    i6 3, label %branch35
    i6 4, label %branch36
    i6 5, label %branch37
    i6 6, label %branch38
    i6 7, label %branch39
    i6 8, label %branch40
    i6 9, label %branch41
    i6 10, label %branch42
    i6 11, label %branch43
    i6 12, label %branch44
    i6 13, label %branch45
    i6 14, label %branch46
    i6 15, label %branch47
    i6 16, label %branch48
    i6 17, label %branch49
    i6 18, label %branch50
    i6 19, label %branch51
    i6 20, label %branch52
    i6 21, label %branch53
    i6 22, label %branch54
    i6 23, label %branch55
    i6 24, label %branch56
    i6 25, label %branch57
    i6 26, label %branch58
    i6 27, label %branch59
    i6 28, label %branch60
    i6 29, label %branch61
    i6 30, label %branch62
  ]

]]></Node>
<StgValue><ssdm name="switch_ln113"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch54:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="!0"/>
<literal name="trunc_ln180_8" val="!1"/>
<literal name="trunc_ln180_8" val="!2"/>
<literal name="trunc_ln180_8" val="!3"/>
<literal name="trunc_ln180_8" val="!4"/>
<literal name="trunc_ln180_8" val="!5"/>
<literal name="trunc_ln180_8" val="!6"/>
<literal name="trunc_ln180_8" val="!7"/>
<literal name="trunc_ln180_8" val="!8"/>
<literal name="trunc_ln180_8" val="!9"/>
<literal name="trunc_ln180_8" val="!10"/>
<literal name="trunc_ln180_8" val="!11"/>
<literal name="trunc_ln180_8" val="!12"/>
<literal name="trunc_ln180_8" val="!13"/>
<literal name="trunc_ln180_8" val="!14"/>
<literal name="trunc_ln180_8" val="!15"/>
<literal name="trunc_ln180_8" val="!16"/>
<literal name="trunc_ln180_8" val="!17"/>
<literal name="trunc_ln180_8" val="!18"/>
<literal name="trunc_ln180_8" val="!19"/>
<literal name="trunc_ln180_8" val="!20"/>
<literal name="trunc_ln180_8" val="!21"/>
<literal name="trunc_ln180_8" val="!22"/>
<literal name="trunc_ln180_8" val="!23"/>
<literal name="trunc_ln180_8" val="!24"/>
<literal name="trunc_ln180_8" val="!25"/>
<literal name="trunc_ln180_8" val="!26"/>
<literal name="trunc_ln180_8" val="!27"/>
<literal name="trunc_ln180_8" val="!28"/>
<literal name="trunc_ln180_8" val="!29"/>
<literal name="trunc_ln180_8" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch63:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %trunc_ln180_6 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %j2_0, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln180_6"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="11">
<![CDATA[
:3  %trunc_ln180_11 = trunc i11 %j2_0 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_11"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:37  switch i6 %trunc_ln180_6, label %branch31 [
    i6 0, label %branch0
    i6 1, label %branch1
    i6 2, label %branch2
    i6 3, label %branch3
    i6 4, label %branch4
    i6 5, label %branch5
    i6 6, label %branch6
    i6 7, label %branch7
    i6 8, label %branch8
    i6 9, label %branch9
    i6 10, label %branch10
    i6 11, label %branch11
    i6 12, label %branch12
    i6 13, label %branch13
    i6 14, label %branch14
    i6 15, label %branch15
    i6 16, label %branch16
    i6 17, label %branch17
    i6 18, label %branch18
    i6 19, label %branch19
    i6 20, label %branch20
    i6 21, label %branch21
    i6 22, label %branch22
    i6 23, label %branch23
    i6 24, label %branch24
    i6 25, label %branch25
    i6 26, label %branch26
    i6 27, label %branch27
    i6 28, label %branch28
    i6 29, label %branch29
    i6 30, label %branch30
  ]

]]></Node>
<StgValue><ssdm name="switch_ln110"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
<literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="!0"/>
<literal name="trunc_ln180_6" val="!1"/>
<literal name="trunc_ln180_6" val="!2"/>
<literal name="trunc_ln180_6" val="!3"/>
<literal name="trunc_ln180_6" val="!4"/>
<literal name="trunc_ln180_6" val="!5"/>
<literal name="trunc_ln180_6" val="!6"/>
<literal name="trunc_ln180_6" val="!7"/>
<literal name="trunc_ln180_6" val="!8"/>
<literal name="trunc_ln180_6" val="!9"/>
<literal name="trunc_ln180_6" val="!10"/>
<literal name="trunc_ln180_6" val="!11"/>
<literal name="trunc_ln180_6" val="!12"/>
<literal name="trunc_ln180_6" val="!13"/>
<literal name="trunc_ln180_6" val="!14"/>
<literal name="trunc_ln180_6" val="!15"/>
<literal name="trunc_ln180_6" val="!16"/>
<literal name="trunc_ln180_6" val="!17"/>
<literal name="trunc_ln180_6" val="!18"/>
<literal name="trunc_ln180_6" val="!19"/>
<literal name="trunc_ln180_6" val="!20"/>
<literal name="trunc_ln180_6" val="!21"/>
<literal name="trunc_ln180_6" val="!22"/>
<literal name="trunc_ln180_6" val="!23"/>
<literal name="trunc_ln180_6" val="!24"/>
<literal name="trunc_ln180_6" val="!25"/>
<literal name="trunc_ln180_6" val="!26"/>
<literal name="trunc_ln180_6" val="!27"/>
<literal name="trunc_ln180_6" val="!28"/>
<literal name="trunc_ln180_6" val="!29"/>
<literal name="trunc_ln180_6" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_57_end:0  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_18)

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="182" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
hls_label_57_end:1  br label %.preheader444

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="183" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="5">
<![CDATA[
:2  %zext_ln180_15 = zext i5 %trunc_ln180_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_15"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %A_V_0_addr_1 = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_0_addr_1"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %A_V_10_addr_1 = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_10_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_11_addr_1 = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_11_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_1123_addr_1 = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_1123_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_12_addr_1 = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_12_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_13_addr_1 = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_13_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_14_addr_1 = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_14_addr_1"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_15_addr_1 = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_15_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_16_addr_1 = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_16_addr_1"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_17_addr_1 = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_17_addr_1"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_18_addr_1 = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_18_addr_1"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_19_addr_1 = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_19_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_20_addr_1 = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_20_addr_1"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_21_addr_1 = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_21_addr_1"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_2124_addr_1 = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_2124_addr_1"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_22_addr_1 = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_22_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_23_addr_1 = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_23_addr_1"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_24_addr_1 = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_24_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_V_25_addr_1 = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_25_addr_1"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_V_26_addr_1 = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_26_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_V_27_addr_1 = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_27_addr_1"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_V_28_addr_1 = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_28_addr_1"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_V_29_addr_1 = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_29_addr_1"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_V_30_addr_1 = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_30_addr_1"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_V_31_addr_1 = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_31_addr_1"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_V_3125_addr_1 = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_3125_addr_1"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_V_4126_addr_1 = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_4126_addr_1"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %A_V_5_addr_1 = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_5_addr_1"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_V_6_addr_1 = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_6_addr_1"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_V_7_addr_1 = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_7_addr_1"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %A_V_8_addr_1 = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_8_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %A_V_9_addr_1 = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %zext_ln180_15

]]></Node>
<StgValue><ssdm name="A_V_9_addr_1"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch62:0  store i16 0, i16* %A_V_30_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch61:0  store i16 0, i16* %A_V_29_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch60:0  store i16 0, i16* %A_V_28_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch59:0  store i16 0, i16* %A_V_27_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch58:0  store i16 0, i16* %A_V_26_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch57:0  store i16 0, i16* %A_V_25_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch56:0  store i16 0, i16* %A_V_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch55:0  store i16 0, i16* %A_V_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch54:0  store i16 0, i16* %A_V_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch53:0  store i16 0, i16* %A_V_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch52:0  store i16 0, i16* %A_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch51:0  store i16 0, i16* %A_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch50:0  store i16 0, i16* %A_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch49:0  store i16 0, i16* %A_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch48:0  store i16 0, i16* %A_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch47:0  store i16 0, i16* %A_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch46:0  store i16 0, i16* %A_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch45:0  store i16 0, i16* %A_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch44:0  store i16 0, i16* %A_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch43:0  store i16 0, i16* %A_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch42:0  store i16 0, i16* %A_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch41:0  store i16 0, i16* %A_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch40:0  store i16 0, i16* %A_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch39:0  store i16 0, i16* %A_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch38:0  store i16 0, i16* %A_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch37:0  store i16 0, i16* %A_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch36:0  store i16 0, i16* %A_V_4126_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch35:0  store i16 0, i16* %A_V_3125_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch34:0  store i16 0, i16* %A_V_2124_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch33:0  store i16 0, i16* %A_V_1123_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch32:0  store i16 0, i16* %A_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
<literal name="trunc_ln180_8" val="!0"/>
<literal name="trunc_ln180_8" val="!1"/>
<literal name="trunc_ln180_8" val="!2"/>
<literal name="trunc_ln180_8" val="!3"/>
<literal name="trunc_ln180_8" val="!4"/>
<literal name="trunc_ln180_8" val="!5"/>
<literal name="trunc_ln180_8" val="!6"/>
<literal name="trunc_ln180_8" val="!7"/>
<literal name="trunc_ln180_8" val="!8"/>
<literal name="trunc_ln180_8" val="!9"/>
<literal name="trunc_ln180_8" val="!10"/>
<literal name="trunc_ln180_8" val="!11"/>
<literal name="trunc_ln180_8" val="!12"/>
<literal name="trunc_ln180_8" val="!13"/>
<literal name="trunc_ln180_8" val="!14"/>
<literal name="trunc_ln180_8" val="!15"/>
<literal name="trunc_ln180_8" val="!16"/>
<literal name="trunc_ln180_8" val="!17"/>
<literal name="trunc_ln180_8" val="!18"/>
<literal name="trunc_ln180_8" val="!19"/>
<literal name="trunc_ln180_8" val="!20"/>
<literal name="trunc_ln180_8" val="!21"/>
<literal name="trunc_ln180_8" val="!22"/>
<literal name="trunc_ln180_8" val="!23"/>
<literal name="trunc_ln180_8" val="!24"/>
<literal name="trunc_ln180_8" val="!25"/>
<literal name="trunc_ln180_8" val="!26"/>
<literal name="trunc_ln180_8" val="!27"/>
<literal name="trunc_ln180_8" val="!28"/>
<literal name="trunc_ln180_8" val="!29"/>
<literal name="trunc_ln180_8" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch63:0  store i16 0, i16* %A_V_31_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %hls_label_57_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
:0  %tmp_V_350 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_350"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="32">
<![CDATA[
:1  %trunc_ln68_5 = trunc i32 %tmp_V_350 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln68_5"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="5">
<![CDATA[
:4  %zext_ln180_14 = zext i5 %trunc_ln180_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_14"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %A_V_0_addr = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_0_addr"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %A_V_10_addr = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_10_addr"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %A_V_11_addr = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_11_addr"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %A_V_1123_addr = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_1123_addr"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %A_V_12_addr = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_12_addr"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %A_V_13_addr = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_13_addr"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %A_V_14_addr = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_14_addr"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %A_V_15_addr = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_15_addr"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %A_V_16_addr = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_16_addr"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %A_V_17_addr = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_17_addr"/></StgValue>
</operation>

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %A_V_18_addr = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_18_addr"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %A_V_19_addr = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_19_addr"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %A_V_20_addr = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_20_addr"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %A_V_21_addr = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_21_addr"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %A_V_2124_addr = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_2124_addr"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %A_V_22_addr = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_22_addr"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %A_V_23_addr = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_23_addr"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %A_V_24_addr = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_24_addr"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %A_V_25_addr = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_25_addr"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %A_V_26_addr = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_26_addr"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %A_V_27_addr = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_27_addr"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %A_V_28_addr = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_28_addr"/></StgValue>
</operation>

<operation id="274" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %A_V_29_addr = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_29_addr"/></StgValue>
</operation>

<operation id="275" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %A_V_30_addr = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_30_addr"/></StgValue>
</operation>

<operation id="276" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %A_V_31_addr = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_31_addr"/></StgValue>
</operation>

<operation id="277" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %A_V_3125_addr = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_3125_addr"/></StgValue>
</operation>

<operation id="278" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %A_V_4126_addr = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_4126_addr"/></StgValue>
</operation>

<operation id="279" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %A_V_5_addr = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_5_addr"/></StgValue>
</operation>

<operation id="280" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %A_V_6_addr = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_6_addr"/></StgValue>
</operation>

<operation id="281" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %A_V_7_addr = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_7_addr"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %A_V_8_addr = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_8_addr"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %A_V_9_addr = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %zext_ln180_14

]]></Node>
<StgValue><ssdm name="A_V_9_addr"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch30:0  store i16 %trunc_ln68_5, i16* %A_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch29:0  store i16 %trunc_ln68_5, i16* %A_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch28:0  store i16 %trunc_ln68_5, i16* %A_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch27:0  store i16 %trunc_ln68_5, i16* %A_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch26:0  store i16 %trunc_ln68_5, i16* %A_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch25:0  store i16 %trunc_ln68_5, i16* %A_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch24:0  store i16 %trunc_ln68_5, i16* %A_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch23:0  store i16 %trunc_ln68_5, i16* %A_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch22:0  store i16 %trunc_ln68_5, i16* %A_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch21:0  store i16 %trunc_ln68_5, i16* %A_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch20:0  store i16 %trunc_ln68_5, i16* %A_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch19:0  store i16 %trunc_ln68_5, i16* %A_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch18:0  store i16 %trunc_ln68_5, i16* %A_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="297" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch17:0  store i16 %trunc_ln68_5, i16* %A_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch16:0  store i16 %trunc_ln68_5, i16* %A_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch15:0  store i16 %trunc_ln68_5, i16* %A_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch14:0  store i16 %trunc_ln68_5, i16* %A_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch13:0  store i16 %trunc_ln68_5, i16* %A_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch12:0  store i16 %trunc_ln68_5, i16* %A_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch11:0  store i16 %trunc_ln68_5, i16* %A_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch10:0  store i16 %trunc_ln68_5, i16* %A_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch9:0  store i16 %trunc_ln68_5, i16* %A_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch8:0  store i16 %trunc_ln68_5, i16* %A_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch7:0  store i16 %trunc_ln68_5, i16* %A_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch6:0  store i16 %trunc_ln68_5, i16* %A_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="309" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch5:0  store i16 %trunc_ln68_5, i16* %A_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch4:0  store i16 %trunc_ln68_5, i16* %A_V_4126_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch3:0  store i16 %trunc_ln68_5, i16* %A_V_3125_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch2:0  store i16 %trunc_ln68_5, i16* %A_V_2124_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch1:0  store i16 %trunc_ln68_5, i16* %A_V_1123_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch0:0  store i16 %trunc_ln68_5, i16* %A_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
<literal name="trunc_ln180_6" val="!0"/>
<literal name="trunc_ln180_6" val="!1"/>
<literal name="trunc_ln180_6" val="!2"/>
<literal name="trunc_ln180_6" val="!3"/>
<literal name="trunc_ln180_6" val="!4"/>
<literal name="trunc_ln180_6" val="!5"/>
<literal name="trunc_ln180_6" val="!6"/>
<literal name="trunc_ln180_6" val="!7"/>
<literal name="trunc_ln180_6" val="!8"/>
<literal name="trunc_ln180_6" val="!9"/>
<literal name="trunc_ln180_6" val="!10"/>
<literal name="trunc_ln180_6" val="!11"/>
<literal name="trunc_ln180_6" val="!12"/>
<literal name="trunc_ln180_6" val="!13"/>
<literal name="trunc_ln180_6" val="!14"/>
<literal name="trunc_ln180_6" val="!15"/>
<literal name="trunc_ln180_6" val="!16"/>
<literal name="trunc_ln180_6" val="!17"/>
<literal name="trunc_ln180_6" val="!18"/>
<literal name="trunc_ln180_6" val="!19"/>
<literal name="trunc_ln180_6" val="!20"/>
<literal name="trunc_ln180_6" val="!21"/>
<literal name="trunc_ln180_6" val="!22"/>
<literal name="trunc_ln180_6" val="!23"/>
<literal name="trunc_ln180_6" val="!24"/>
<literal name="trunc_ln180_6" val="!25"/>
<literal name="trunc_ln180_6" val="!26"/>
<literal name="trunc_ln180_6" val="!27"/>
<literal name="trunc_ln180_6" val="!28"/>
<literal name="trunc_ln180_6" val="!29"/>
<literal name="trunc_ln180_6" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
branch31:0  store i16 %trunc_ln68_5, i16* %A_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %hls_label_57_end

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L1_begin:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0">
<![CDATA[
L1_begin:2  br label %12

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="37" op_0_bw="37" op_1_bw="0" op_2_bw="37" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten6 = phi i37 [ 0, %L1_begin ], [ %add_ln121, %ifFalse ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %ib_0 = phi i32 [ 0, %L1_begin ], [ %select_ln127_10, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ib_0"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %p_0300_0 = phi i32 [ 0, %L1_begin ], [ %add_ln700_118, %ifFalse ]

]]></Node>
<StgValue><ssdm name="p_0300_0"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3  %ic_0 = phi i6 [ 0, %L1_begin ], [ %ic, %ifFalse ]

]]></Node>
<StgValue><ssdm name="ic_0"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="37" op_1_bw="37">
<![CDATA[
:4  %icmp_ln121 = icmp eq i37 %indvar_flatten6, %tmp_69

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
:5  %add_ln121 = add i37 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln121, label %L1_end, label %L3

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:0  %ib = add nsw i32 1, %ib_0

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
L3:2  %icmp_ln124 = icmp eq i6 %ic_0, -32

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L3:4  %select_ln127_9 = select i1 %icmp_ln124, i6 0, i6 %ic_0

]]></Node>
<StgValue><ssdm name="select_ln127_9"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
L3:5  %select_ln127_10 = select i1 %icmp_ln124, i32 %ib, i32 %ib_0

]]></Node>
<StgValue><ssdm name="select_ln127_10"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="32">
<![CDATA[
L3:6  %trunc_ln124 = trunc i32 %select_ln127_10 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
L3:7  %sext_ln215_242_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %trunc_ln124, i5 0)

]]></Node>
<StgValue><ssdm name="sext_ln215_242_cast"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="6">
<![CDATA[
L3:12  %zext_ln215_5 = zext i6 %select_ln127_9 to i13

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
L3:45  %add_ln215 = add i13 %sext_ln215_242_cast, %zext_ln215_5

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="13">
<![CDATA[
L3:46  %sext_ln215_242 = sext i13 %add_ln215 to i64

]]></Node>
<StgValue><ssdm name="sext_ln215_242"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:49  %B_V_11_addr_2 = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_11_addr_2"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:50  %B_V_1127_addr_2 = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_1127_addr_2"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:52  %B_V_13_addr_2 = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_13_addr_2"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:54  %B_V_15_addr_2 = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_15_addr_2"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:56  %B_V_17_addr_2 = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_17_addr_2"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:58  %B_V_19_addr_2 = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_19_addr_2"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:60  %B_V_21_addr_2 = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_21_addr_2"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:63  %B_V_23_addr_2 = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_23_addr_2"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:65  %B_V_25_addr_2 = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_25_addr_2"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:67  %B_V_27_addr_2 = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_27_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:69  %B_V_29_addr_2 = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_29_addr_2"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:71  %B_V_31_addr_2 = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_31_addr_2"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:72  %B_V_3129_addr_2 = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_3129_addr_2"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:74  %B_V_5_addr_2 = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_5_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:76  %B_V_7_addr_2 = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_7_addr_2"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:78  %B_V_9_addr_2 = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_9_addr_2"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="11">
<![CDATA[
L3:86  %B_V_1127_load = load i16* %B_V_1127_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1127_load"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="11">
<![CDATA[
L3:96  %B_V_3129_load = load i16* %B_V_3129_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3129_load"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="11">
<![CDATA[
L3:106  %B_V_5_load = load i16* %B_V_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="11">
<![CDATA[
L3:116  %B_V_7_load = load i16* %B_V_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="11">
<![CDATA[
L3:126  %B_V_9_load = load i16* %B_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="11">
<![CDATA[
L3:136  %B_V_11_load = load i16* %B_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_11_load"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
L3:146  %B_V_13_load = load i16* %B_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_13_load"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="11">
<![CDATA[
L3:156  %B_V_15_load = load i16* %B_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_15_load"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="11">
<![CDATA[
L3:166  %B_V_17_load = load i16* %B_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_17_load"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="11">
<![CDATA[
L3:176  %B_V_19_load = load i16* %B_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_19_load"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="11">
<![CDATA[
L3:186  %B_V_21_load = load i16* %B_V_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_21_load"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="11">
<![CDATA[
L3:196  %B_V_23_load = load i16* %B_V_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_23_load"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="11">
<![CDATA[
L3:206  %B_V_25_load = load i16* %B_V_25_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_25_load"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="11">
<![CDATA[
L3:216  %B_V_27_load = load i16* %B_V_27_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_27_load"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="11">
<![CDATA[
L3:226  %B_V_29_load = load i16* %B_V_29_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_29_load"/></StgValue>
</operation>

<operation id="367" st_id="19" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="11">
<![CDATA[
L3:236  %B_V_31_load = load i16* %B_V_31_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_31_load"/></StgValue>
</operation>

<operation id="368" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
L3:272  %ic = add i6 1, %select_ln127_9

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="369" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="6">
<![CDATA[
L3:11  %zext_ln215 = zext i6 %select_ln127_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:13  %A_V_0_addr_2 = getelementptr [32 x i16]* @A_V_0, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_0_addr_2"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:15  %A_V_11_addr_2 = getelementptr [32 x i16]* @A_V_11, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_11_addr_2"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:16  %A_V_1123_addr_2 = getelementptr [32 x i16]* @A_V_1123, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_1123_addr_2"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:18  %A_V_13_addr_2 = getelementptr [32 x i16]* @A_V_13, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_13_addr_2"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:20  %A_V_15_addr_2 = getelementptr [32 x i16]* @A_V_15, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_15_addr_2"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:21  %A_V_16_addr_2 = getelementptr [32 x i16]* @A_V_16, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_16_addr_2"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:22  %A_V_17_addr_2 = getelementptr [32 x i16]* @A_V_17, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_17_addr_2"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:23  %A_V_18_addr_2 = getelementptr [32 x i16]* @A_V_18, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_18_addr_2"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:24  %A_V_19_addr_2 = getelementptr [32 x i16]* @A_V_19, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_19_addr_2"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:26  %A_V_21_addr_2 = getelementptr [32 x i16]* @A_V_21, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_21_addr_2"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:27  %A_V_2124_addr_2 = getelementptr [32 x i16]* @A_V_2124, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_2124_addr_2"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:29  %A_V_23_addr_2 = getelementptr [32 x i16]* @A_V_23, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_23_addr_2"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:31  %A_V_25_addr_2 = getelementptr [32 x i16]* @A_V_25, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_25_addr_2"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:33  %A_V_27_addr_2 = getelementptr [32 x i16]* @A_V_27, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_27_addr_2"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:35  %A_V_29_addr_2 = getelementptr [32 x i16]* @A_V_29, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_29_addr_2"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:37  %A_V_31_addr_2 = getelementptr [32 x i16]* @A_V_31, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_31_addr_2"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:38  %A_V_3125_addr_2 = getelementptr [32 x i16]* @A_V_3125, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_3125_addr_2"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:40  %A_V_5_addr_2 = getelementptr [32 x i16]* @A_V_5, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_5_addr_2"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:42  %A_V_7_addr_2 = getelementptr [32 x i16]* @A_V_7, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_7_addr_2"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:44  %A_V_9_addr_2 = getelementptr [32 x i16]* @A_V_9, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_9_addr_2"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:47  %B_V_0_addr_2 = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_0_addr_2"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:48  %B_V_10_addr_2 = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_10_addr_2"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:51  %B_V_12_addr_2 = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_12_addr_2"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:53  %B_V_14_addr_2 = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_14_addr_2"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:55  %B_V_16_addr_2 = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_16_addr_2"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:57  %B_V_18_addr_2 = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_18_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:59  %B_V_20_addr_2 = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_20_addr_2"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:61  %B_V_2128_addr_2 = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_2128_addr_2"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:62  %B_V_22_addr_2 = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_22_addr_2"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:64  %B_V_24_addr_2 = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_24_addr_2"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:66  %B_V_26_addr_2 = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_26_addr_2"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:68  %B_V_28_addr_2 = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_28_addr_2"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:70  %B_V_30_addr_2 = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_30_addr_2"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:73  %B_V_4130_addr_2 = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_4130_addr_2"/></StgValue>
</operation>

<operation id="405" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:75  %B_V_6_addr_2 = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_6_addr_2"/></StgValue>
</operation>

<operation id="406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:77  %B_V_8_addr_2 = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %sext_ln215_242

]]></Node>
<StgValue><ssdm name="B_V_8_addr_2"/></StgValue>
</operation>

<operation id="407" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="5">
<![CDATA[
L3:79  %A_V_0_load = load i16* %A_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="408" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="11">
<![CDATA[
L3:81  %B_V_0_load = load i16* %B_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="409" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="5">
<![CDATA[
L3:84  %A_V_1123_load = load i16* %A_V_1123_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1123_load"/></StgValue>
</operation>

<operation id="410" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="11">
<![CDATA[
L3:86  %B_V_1127_load = load i16* %B_V_1127_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_1127_load"/></StgValue>
</operation>

<operation id="411" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="5">
<![CDATA[
L3:89  %A_V_2124_load = load i16* %A_V_2124_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2124_load"/></StgValue>
</operation>

<operation id="412" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="11">
<![CDATA[
L3:91  %B_V_2128_load = load i16* %B_V_2128_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2128_load"/></StgValue>
</operation>

<operation id="413" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="5">
<![CDATA[
L3:94  %A_V_3125_load = load i16* %A_V_3125_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3125_load"/></StgValue>
</operation>

<operation id="414" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="11">
<![CDATA[
L3:96  %B_V_3129_load = load i16* %B_V_3129_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_3129_load"/></StgValue>
</operation>

<operation id="415" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="11">
<![CDATA[
L3:101  %B_V_4130_load = load i16* %B_V_4130_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4130_load"/></StgValue>
</operation>

<operation id="416" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="5">
<![CDATA[
L3:104  %A_V_5_load = load i16* %A_V_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5_load"/></StgValue>
</operation>

<operation id="417" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="11">
<![CDATA[
L3:106  %B_V_5_load = load i16* %B_V_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_5_load"/></StgValue>
</operation>

<operation id="418" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="11">
<![CDATA[
L3:111  %B_V_6_load = load i16* %B_V_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>

<operation id="419" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="5">
<![CDATA[
L3:114  %A_V_7_load = load i16* %A_V_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7_load"/></StgValue>
</operation>

<operation id="420" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="11">
<![CDATA[
L3:116  %B_V_7_load = load i16* %B_V_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_7_load"/></StgValue>
</operation>

<operation id="421" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="11">
<![CDATA[
L3:121  %B_V_8_load = load i16* %B_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>

<operation id="422" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="5">
<![CDATA[
L3:124  %A_V_9_load = load i16* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="423" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="16" op_0_bw="11">
<![CDATA[
L3:126  %B_V_9_load = load i16* %B_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_9_load"/></StgValue>
</operation>

<operation id="424" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="11">
<![CDATA[
L3:131  %B_V_10_load = load i16* %B_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_10_load"/></StgValue>
</operation>

<operation id="425" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="5">
<![CDATA[
L3:134  %A_V_11_load = load i16* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load"/></StgValue>
</operation>

<operation id="426" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="11">
<![CDATA[
L3:136  %B_V_11_load = load i16* %B_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_11_load"/></StgValue>
</operation>

<operation id="427" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="11">
<![CDATA[
L3:141  %B_V_12_load = load i16* %B_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_12_load"/></StgValue>
</operation>

<operation id="428" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
L3:144  %A_V_13_load = load i16* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load"/></StgValue>
</operation>

<operation id="429" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
L3:146  %B_V_13_load = load i16* %B_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_13_load"/></StgValue>
</operation>

<operation id="430" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="11">
<![CDATA[
L3:151  %B_V_14_load = load i16* %B_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_14_load"/></StgValue>
</operation>

<operation id="431" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="5">
<![CDATA[
L3:154  %A_V_15_load = load i16* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load"/></StgValue>
</operation>

<operation id="432" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="11">
<![CDATA[
L3:156  %B_V_15_load = load i16* %B_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_15_load"/></StgValue>
</operation>

<operation id="433" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="5">
<![CDATA[
L3:159  %A_V_16_load = load i16* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load"/></StgValue>
</operation>

<operation id="434" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="11">
<![CDATA[
L3:161  %B_V_16_load = load i16* %B_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_16_load"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="5">
<![CDATA[
L3:164  %A_V_17_load = load i16* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="16" op_0_bw="11">
<![CDATA[
L3:166  %B_V_17_load = load i16* %B_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_17_load"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="5">
<![CDATA[
L3:169  %A_V_18_load = load i16* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load"/></StgValue>
</operation>

<operation id="438" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="11">
<![CDATA[
L3:171  %B_V_18_load = load i16* %B_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_18_load"/></StgValue>
</operation>

<operation id="439" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="5">
<![CDATA[
L3:174  %A_V_19_load = load i16* %A_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load"/></StgValue>
</operation>

<operation id="440" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="11">
<![CDATA[
L3:176  %B_V_19_load = load i16* %B_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_19_load"/></StgValue>
</operation>

<operation id="441" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="11">
<![CDATA[
L3:181  %B_V_20_load = load i16* %B_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_20_load"/></StgValue>
</operation>

<operation id="442" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="5">
<![CDATA[
L3:184  %A_V_21_load = load i16* %A_V_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_21_load"/></StgValue>
</operation>

<operation id="443" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="11">
<![CDATA[
L3:186  %B_V_21_load = load i16* %B_V_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_21_load"/></StgValue>
</operation>

<operation id="444" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="11">
<![CDATA[
L3:191  %B_V_22_load = load i16* %B_V_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_22_load"/></StgValue>
</operation>

<operation id="445" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="5">
<![CDATA[
L3:194  %A_V_23_load = load i16* %A_V_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_23_load"/></StgValue>
</operation>

<operation id="446" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="11">
<![CDATA[
L3:196  %B_V_23_load = load i16* %B_V_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_23_load"/></StgValue>
</operation>

<operation id="447" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="11">
<![CDATA[
L3:201  %B_V_24_load = load i16* %B_V_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_24_load"/></StgValue>
</operation>

<operation id="448" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="5">
<![CDATA[
L3:204  %A_V_25_load = load i16* %A_V_25_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_25_load"/></StgValue>
</operation>

<operation id="449" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="11">
<![CDATA[
L3:206  %B_V_25_load = load i16* %B_V_25_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_25_load"/></StgValue>
</operation>

<operation id="450" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="11">
<![CDATA[
L3:211  %B_V_26_load = load i16* %B_V_26_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_26_load"/></StgValue>
</operation>

<operation id="451" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="5">
<![CDATA[
L3:214  %A_V_27_load = load i16* %A_V_27_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_27_load"/></StgValue>
</operation>

<operation id="452" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="11">
<![CDATA[
L3:216  %B_V_27_load = load i16* %B_V_27_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_27_load"/></StgValue>
</operation>

<operation id="453" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="11">
<![CDATA[
L3:221  %B_V_28_load = load i16* %B_V_28_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_28_load"/></StgValue>
</operation>

<operation id="454" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="5">
<![CDATA[
L3:224  %A_V_29_load = load i16* %A_V_29_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_29_load"/></StgValue>
</operation>

<operation id="455" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="11">
<![CDATA[
L3:226  %B_V_29_load = load i16* %B_V_29_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_29_load"/></StgValue>
</operation>

<operation id="456" st_id="20" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="11">
<![CDATA[
L3:231  %B_V_30_load = load i16* %B_V_30_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_30_load"/></StgValue>
</operation>

<operation id="457" st_id="20" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="5">
<![CDATA[
L3:234  %A_V_31_load = load i16* %A_V_31_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_31_load"/></StgValue>
</operation>

<operation id="458" st_id="20" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="11">
<![CDATA[
L3:236  %B_V_31_load = load i16* %B_V_31_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_31_load"/></StgValue>
</operation>

<operation id="459" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
L3:273  %icmp_ln124_5 = icmp eq i6 %ic, -32

]]></Node>
<StgValue><ssdm name="icmp_ln124_5"/></StgValue>
</operation>

<operation id="460" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L3:274  br i1 %icmp_ln124_5, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="461" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:14  %A_V_10_addr_2 = getelementptr [32 x i16]* @A_V_10, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_10_addr_2"/></StgValue>
</operation>

<operation id="462" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:17  %A_V_12_addr_2 = getelementptr [32 x i16]* @A_V_12, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_12_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:19  %A_V_14_addr_2 = getelementptr [32 x i16]* @A_V_14, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_14_addr_2"/></StgValue>
</operation>

<operation id="464" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:25  %A_V_20_addr_2 = getelementptr [32 x i16]* @A_V_20, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_20_addr_2"/></StgValue>
</operation>

<operation id="465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:28  %A_V_22_addr_2 = getelementptr [32 x i16]* @A_V_22, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_22_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:30  %A_V_24_addr_2 = getelementptr [32 x i16]* @A_V_24, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_24_addr_2"/></StgValue>
</operation>

<operation id="467" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:32  %A_V_26_addr_2 = getelementptr [32 x i16]* @A_V_26, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_26_addr_2"/></StgValue>
</operation>

<operation id="468" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:34  %A_V_28_addr_2 = getelementptr [32 x i16]* @A_V_28, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_28_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:36  %A_V_30_addr_2 = getelementptr [32 x i16]* @A_V_30, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_30_addr_2"/></StgValue>
</operation>

<operation id="470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:39  %A_V_4126_addr_2 = getelementptr [32 x i16]* @A_V_4126, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_4126_addr_2"/></StgValue>
</operation>

<operation id="471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:41  %A_V_6_addr_2 = getelementptr [32 x i16]* @A_V_6, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_6_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
L3:43  %A_V_8_addr_2 = getelementptr [32 x i16]* @A_V_8, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="A_V_8_addr_2"/></StgValue>
</operation>

<operation id="473" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="5">
<![CDATA[
L3:79  %A_V_0_load = load i16* %A_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_0_load"/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="11">
<![CDATA[
L3:81  %B_V_0_load = load i16* %B_V_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_0_load"/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="5">
<![CDATA[
L3:84  %A_V_1123_load = load i16* %A_V_1123_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_1123_load"/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="16">
<![CDATA[
L3:85  %sext_ln215_180 = sext i16 %A_V_1123_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_180"/></StgValue>
</operation>

<operation id="477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="16">
<![CDATA[
L3:87  %sext_ln215_181 = sext i16 %B_V_1127_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_181"/></StgValue>
</operation>

<operation id="478" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:88  %mul_ln1352_88 = mul nsw i32 %sext_ln215_180, %sext_ln215_181

]]></Node>
<StgValue><ssdm name="mul_ln1352_88"/></StgValue>
</operation>

<operation id="479" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="5">
<![CDATA[
L3:89  %A_V_2124_load = load i16* %A_V_2124_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_2124_load"/></StgValue>
</operation>

<operation id="480" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="11">
<![CDATA[
L3:91  %B_V_2128_load = load i16* %B_V_2128_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_2128_load"/></StgValue>
</operation>

<operation id="481" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="5">
<![CDATA[
L3:94  %A_V_3125_load = load i16* %A_V_3125_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_3125_load"/></StgValue>
</operation>

<operation id="482" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="16">
<![CDATA[
L3:95  %sext_ln215_184 = sext i16 %A_V_3125_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_184"/></StgValue>
</operation>

<operation id="483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="16">
<![CDATA[
L3:97  %sext_ln215_185 = sext i16 %B_V_3129_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_185"/></StgValue>
</operation>

<operation id="484" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:98  %mul_ln1352_90 = mul nsw i32 %sext_ln215_184, %sext_ln215_185

]]></Node>
<StgValue><ssdm name="mul_ln1352_90"/></StgValue>
</operation>

<operation id="485" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="5">
<![CDATA[
L3:99  %A_V_4126_load = load i16* %A_V_4126_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4126_load"/></StgValue>
</operation>

<operation id="486" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="11">
<![CDATA[
L3:101  %B_V_4130_load = load i16* %B_V_4130_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_4130_load"/></StgValue>
</operation>

<operation id="487" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="5">
<![CDATA[
L3:104  %A_V_5_load = load i16* %A_V_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_5_load"/></StgValue>
</operation>

<operation id="488" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="16">
<![CDATA[
L3:105  %sext_ln215_188 = sext i16 %A_V_5_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_188"/></StgValue>
</operation>

<operation id="489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="16">
<![CDATA[
L3:107  %sext_ln215_189 = sext i16 %B_V_5_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_189"/></StgValue>
</operation>

<operation id="490" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:108  %mul_ln1352_92 = mul nsw i32 %sext_ln215_188, %sext_ln215_189

]]></Node>
<StgValue><ssdm name="mul_ln1352_92"/></StgValue>
</operation>

<operation id="491" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="5">
<![CDATA[
L3:109  %A_V_6_load = load i16* %A_V_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6_load"/></StgValue>
</operation>

<operation id="492" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="11">
<![CDATA[
L3:111  %B_V_6_load = load i16* %B_V_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_6_load"/></StgValue>
</operation>

<operation id="493" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="5">
<![CDATA[
L3:114  %A_V_7_load = load i16* %A_V_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_7_load"/></StgValue>
</operation>

<operation id="494" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="16">
<![CDATA[
L3:115  %sext_ln215_192 = sext i16 %A_V_7_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_192"/></StgValue>
</operation>

<operation id="495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="16">
<![CDATA[
L3:117  %sext_ln215_193 = sext i16 %B_V_7_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_193"/></StgValue>
</operation>

<operation id="496" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:118  %mul_ln1352_94 = mul nsw i32 %sext_ln215_192, %sext_ln215_193

]]></Node>
<StgValue><ssdm name="mul_ln1352_94"/></StgValue>
</operation>

<operation id="497" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="5">
<![CDATA[
L3:119  %A_V_8_load = load i16* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="498" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="11">
<![CDATA[
L3:121  %B_V_8_load = load i16* %B_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_8_load"/></StgValue>
</operation>

<operation id="499" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="16" op_0_bw="5">
<![CDATA[
L3:124  %A_V_9_load = load i16* %A_V_9_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_9_load"/></StgValue>
</operation>

<operation id="500" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="16">
<![CDATA[
L3:125  %sext_ln215_196 = sext i16 %A_V_9_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_196"/></StgValue>
</operation>

<operation id="501" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="16">
<![CDATA[
L3:127  %sext_ln215_197 = sext i16 %B_V_9_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_197"/></StgValue>
</operation>

<operation id="502" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:128  %mul_ln1352_96 = mul nsw i32 %sext_ln215_196, %sext_ln215_197

]]></Node>
<StgValue><ssdm name="mul_ln1352_96"/></StgValue>
</operation>

<operation id="503" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="5">
<![CDATA[
L3:129  %A_V_10_load = load i16* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="11">
<![CDATA[
L3:131  %B_V_10_load = load i16* %B_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_10_load"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="5">
<![CDATA[
L3:134  %A_V_11_load = load i16* %A_V_11_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_11_load"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="16">
<![CDATA[
L3:135  %sext_ln215_200 = sext i16 %A_V_11_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_200"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="16">
<![CDATA[
L3:137  %sext_ln215_201 = sext i16 %B_V_11_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_201"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:138  %mul_ln1352_98 = mul nsw i32 %sext_ln215_200, %sext_ln215_201

]]></Node>
<StgValue><ssdm name="mul_ln1352_98"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="5">
<![CDATA[
L3:139  %A_V_12_load = load i16* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="11">
<![CDATA[
L3:141  %B_V_12_load = load i16* %B_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_12_load"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="5">
<![CDATA[
L3:144  %A_V_13_load = load i16* %A_V_13_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_13_load"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="16">
<![CDATA[
L3:145  %sext_ln215_204 = sext i16 %A_V_13_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_204"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="16">
<![CDATA[
L3:147  %sext_ln215_205 = sext i16 %B_V_13_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_205"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:148  %mul_ln1352_100 = mul nsw i32 %sext_ln215_204, %sext_ln215_205

]]></Node>
<StgValue><ssdm name="mul_ln1352_100"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
L3:149  %A_V_14_load = load i16* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="11">
<![CDATA[
L3:151  %B_V_14_load = load i16* %B_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_14_load"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="5">
<![CDATA[
L3:154  %A_V_15_load = load i16* %A_V_15_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_15_load"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="16">
<![CDATA[
L3:155  %sext_ln215_208 = sext i16 %A_V_15_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_208"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="16">
<![CDATA[
L3:157  %sext_ln215_209 = sext i16 %B_V_15_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_209"/></StgValue>
</operation>

<operation id="520" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:158  %mul_ln1352_102 = mul nsw i32 %sext_ln215_208, %sext_ln215_209

]]></Node>
<StgValue><ssdm name="mul_ln1352_102"/></StgValue>
</operation>

<operation id="521" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="16" op_0_bw="5">
<![CDATA[
L3:159  %A_V_16_load = load i16* %A_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_16_load"/></StgValue>
</operation>

<operation id="522" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="16" op_0_bw="11">
<![CDATA[
L3:161  %B_V_16_load = load i16* %B_V_16_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_16_load"/></StgValue>
</operation>

<operation id="523" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="5">
<![CDATA[
L3:164  %A_V_17_load = load i16* %A_V_17_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_17_load"/></StgValue>
</operation>

<operation id="524" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="16">
<![CDATA[
L3:165  %sext_ln215_212 = sext i16 %A_V_17_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_212"/></StgValue>
</operation>

<operation id="525" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="16">
<![CDATA[
L3:167  %sext_ln215_213 = sext i16 %B_V_17_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_213"/></StgValue>
</operation>

<operation id="526" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:168  %mul_ln1352_104 = mul nsw i32 %sext_ln215_212, %sext_ln215_213

]]></Node>
<StgValue><ssdm name="mul_ln1352_104"/></StgValue>
</operation>

<operation id="527" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="5">
<![CDATA[
L3:169  %A_V_18_load = load i16* %A_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_18_load"/></StgValue>
</operation>

<operation id="528" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="11">
<![CDATA[
L3:171  %B_V_18_load = load i16* %B_V_18_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_18_load"/></StgValue>
</operation>

<operation id="529" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="5">
<![CDATA[
L3:174  %A_V_19_load = load i16* %A_V_19_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_19_load"/></StgValue>
</operation>

<operation id="530" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="16">
<![CDATA[
L3:175  %sext_ln215_216 = sext i16 %A_V_19_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_216"/></StgValue>
</operation>

<operation id="531" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="16">
<![CDATA[
L3:177  %sext_ln215_217 = sext i16 %B_V_19_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_217"/></StgValue>
</operation>

<operation id="532" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:178  %mul_ln1352_106 = mul nsw i32 %sext_ln215_216, %sext_ln215_217

]]></Node>
<StgValue><ssdm name="mul_ln1352_106"/></StgValue>
</operation>

<operation id="533" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="5">
<![CDATA[
L3:179  %A_V_20_load = load i16* %A_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load"/></StgValue>
</operation>

<operation id="534" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="11">
<![CDATA[
L3:181  %B_V_20_load = load i16* %B_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_20_load"/></StgValue>
</operation>

<operation id="535" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="5">
<![CDATA[
L3:184  %A_V_21_load = load i16* %A_V_21_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_21_load"/></StgValue>
</operation>

<operation id="536" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="16">
<![CDATA[
L3:185  %sext_ln215_220 = sext i16 %A_V_21_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_220"/></StgValue>
</operation>

<operation id="537" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="16">
<![CDATA[
L3:187  %sext_ln215_221 = sext i16 %B_V_21_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_221"/></StgValue>
</operation>

<operation id="538" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:188  %mul_ln1352_108 = mul nsw i32 %sext_ln215_220, %sext_ln215_221

]]></Node>
<StgValue><ssdm name="mul_ln1352_108"/></StgValue>
</operation>

<operation id="539" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="5">
<![CDATA[
L3:189  %A_V_22_load = load i16* %A_V_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_22_load"/></StgValue>
</operation>

<operation id="540" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="11">
<![CDATA[
L3:191  %B_V_22_load = load i16* %B_V_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_22_load"/></StgValue>
</operation>

<operation id="541" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="5">
<![CDATA[
L3:194  %A_V_23_load = load i16* %A_V_23_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_23_load"/></StgValue>
</operation>

<operation id="542" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="16">
<![CDATA[
L3:195  %sext_ln215_224 = sext i16 %A_V_23_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_224"/></StgValue>
</operation>

<operation id="543" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="16">
<![CDATA[
L3:197  %sext_ln215_225 = sext i16 %B_V_23_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_225"/></StgValue>
</operation>

<operation id="544" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:198  %mul_ln1352_110 = mul nsw i32 %sext_ln215_224, %sext_ln215_225

]]></Node>
<StgValue><ssdm name="mul_ln1352_110"/></StgValue>
</operation>

<operation id="545" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="5">
<![CDATA[
L3:199  %A_V_24_load = load i16* %A_V_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_24_load"/></StgValue>
</operation>

<operation id="546" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="11">
<![CDATA[
L3:201  %B_V_24_load = load i16* %B_V_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_24_load"/></StgValue>
</operation>

<operation id="547" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="5">
<![CDATA[
L3:204  %A_V_25_load = load i16* %A_V_25_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_25_load"/></StgValue>
</operation>

<operation id="548" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="16">
<![CDATA[
L3:205  %sext_ln215_228 = sext i16 %A_V_25_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_228"/></StgValue>
</operation>

<operation id="549" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="16">
<![CDATA[
L3:207  %sext_ln215_229 = sext i16 %B_V_25_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_229"/></StgValue>
</operation>

<operation id="550" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:208  %mul_ln1352_112 = mul nsw i32 %sext_ln215_228, %sext_ln215_229

]]></Node>
<StgValue><ssdm name="mul_ln1352_112"/></StgValue>
</operation>

<operation id="551" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="5">
<![CDATA[
L3:209  %A_V_26_load = load i16* %A_V_26_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_26_load"/></StgValue>
</operation>

<operation id="552" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="11">
<![CDATA[
L3:211  %B_V_26_load = load i16* %B_V_26_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_26_load"/></StgValue>
</operation>

<operation id="553" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="5">
<![CDATA[
L3:214  %A_V_27_load = load i16* %A_V_27_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_27_load"/></StgValue>
</operation>

<operation id="554" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="16">
<![CDATA[
L3:215  %sext_ln215_232 = sext i16 %A_V_27_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_232"/></StgValue>
</operation>

<operation id="555" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="16">
<![CDATA[
L3:217  %sext_ln215_233 = sext i16 %B_V_27_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_233"/></StgValue>
</operation>

<operation id="556" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:218  %mul_ln1352_114 = mul nsw i32 %sext_ln215_232, %sext_ln215_233

]]></Node>
<StgValue><ssdm name="mul_ln1352_114"/></StgValue>
</operation>

<operation id="557" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="5">
<![CDATA[
L3:219  %A_V_28_load = load i16* %A_V_28_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_28_load"/></StgValue>
</operation>

<operation id="558" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="11">
<![CDATA[
L3:221  %B_V_28_load = load i16* %B_V_28_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_28_load"/></StgValue>
</operation>

<operation id="559" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="5">
<![CDATA[
L3:224  %A_V_29_load = load i16* %A_V_29_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_29_load"/></StgValue>
</operation>

<operation id="560" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="16">
<![CDATA[
L3:225  %sext_ln215_236 = sext i16 %A_V_29_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_236"/></StgValue>
</operation>

<operation id="561" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="16">
<![CDATA[
L3:227  %sext_ln215_237 = sext i16 %B_V_29_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_237"/></StgValue>
</operation>

<operation id="562" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:228  %mul_ln1352_116 = mul nsw i32 %sext_ln215_236, %sext_ln215_237

]]></Node>
<StgValue><ssdm name="mul_ln1352_116"/></StgValue>
</operation>

<operation id="563" st_id="21" stage="2" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="5">
<![CDATA[
L3:229  %A_V_30_load = load i16* %A_V_30_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_30_load"/></StgValue>
</operation>

<operation id="564" st_id="21" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="11">
<![CDATA[
L3:231  %B_V_30_load = load i16* %B_V_30_addr_2, align 2

]]></Node>
<StgValue><ssdm name="B_V_30_load"/></StgValue>
</operation>

<operation id="565" st_id="21" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="5">
<![CDATA[
L3:234  %A_V_31_load = load i16* %A_V_31_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_31_load"/></StgValue>
</operation>

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="16">
<![CDATA[
L3:235  %sext_ln215_240 = sext i16 %A_V_31_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_240"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="16">
<![CDATA[
L3:237  %sext_ln215_241 = sext i16 %B_V_31_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_241"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:238  %mul_ln1352_118 = mul nsw i32 %sext_ln215_240, %sext_ln215_241

]]></Node>
<StgValue><ssdm name="mul_ln1352_118"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="569" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="16">
<![CDATA[
L3:80  %sext_ln215 = sext i16 %A_V_0_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="570" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="16">
<![CDATA[
L3:82  %sext_ln215_179 = sext i16 %B_V_0_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_179"/></StgValue>
</operation>

<operation id="571" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:83  %mul_ln1352 = mul nsw i32 %sext_ln215, %sext_ln215_179

]]></Node>
<StgValue><ssdm name="mul_ln1352"/></StgValue>
</operation>

<operation id="572" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="16">
<![CDATA[
L3:90  %sext_ln215_182 = sext i16 %A_V_2124_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_182"/></StgValue>
</operation>

<operation id="573" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="16">
<![CDATA[
L3:92  %sext_ln215_183 = sext i16 %B_V_2128_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_183"/></StgValue>
</operation>

<operation id="574" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:93  %mul_ln1352_89 = mul nsw i32 %sext_ln215_182, %sext_ln215_183

]]></Node>
<StgValue><ssdm name="mul_ln1352_89"/></StgValue>
</operation>

<operation id="575" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="5">
<![CDATA[
L3:99  %A_V_4126_load = load i16* %A_V_4126_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_4126_load"/></StgValue>
</operation>

<operation id="576" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="16">
<![CDATA[
L3:100  %sext_ln215_186 = sext i16 %A_V_4126_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_186"/></StgValue>
</operation>

<operation id="577" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="16">
<![CDATA[
L3:102  %sext_ln215_187 = sext i16 %B_V_4130_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_187"/></StgValue>
</operation>

<operation id="578" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:103  %mul_ln1352_91 = mul nsw i32 %sext_ln215_186, %sext_ln215_187

]]></Node>
<StgValue><ssdm name="mul_ln1352_91"/></StgValue>
</operation>

<operation id="579" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="5">
<![CDATA[
L3:109  %A_V_6_load = load i16* %A_V_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_6_load"/></StgValue>
</operation>

<operation id="580" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="16">
<![CDATA[
L3:110  %sext_ln215_190 = sext i16 %A_V_6_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_190"/></StgValue>
</operation>

<operation id="581" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="16">
<![CDATA[
L3:112  %sext_ln215_191 = sext i16 %B_V_6_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_191"/></StgValue>
</operation>

<operation id="582" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:113  %mul_ln1352_93 = mul nsw i32 %sext_ln215_190, %sext_ln215_191

]]></Node>
<StgValue><ssdm name="mul_ln1352_93"/></StgValue>
</operation>

<operation id="583" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="5">
<![CDATA[
L3:119  %A_V_8_load = load i16* %A_V_8_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_8_load"/></StgValue>
</operation>

<operation id="584" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="16">
<![CDATA[
L3:120  %sext_ln215_194 = sext i16 %A_V_8_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_194"/></StgValue>
</operation>

<operation id="585" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="16">
<![CDATA[
L3:122  %sext_ln215_195 = sext i16 %B_V_8_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_195"/></StgValue>
</operation>

<operation id="586" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:123  %mul_ln1352_95 = mul nsw i32 %sext_ln215_194, %sext_ln215_195

]]></Node>
<StgValue><ssdm name="mul_ln1352_95"/></StgValue>
</operation>

<operation id="587" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="5">
<![CDATA[
L3:129  %A_V_10_load = load i16* %A_V_10_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_10_load"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="16">
<![CDATA[
L3:130  %sext_ln215_198 = sext i16 %A_V_10_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_198"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="16">
<![CDATA[
L3:132  %sext_ln215_199 = sext i16 %B_V_10_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_199"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:133  %mul_ln1352_97 = mul nsw i32 %sext_ln215_198, %sext_ln215_199

]]></Node>
<StgValue><ssdm name="mul_ln1352_97"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="5">
<![CDATA[
L3:139  %A_V_12_load = load i16* %A_V_12_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_12_load"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="16">
<![CDATA[
L3:140  %sext_ln215_202 = sext i16 %A_V_12_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_202"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="16">
<![CDATA[
L3:142  %sext_ln215_203 = sext i16 %B_V_12_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_203"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:143  %mul_ln1352_99 = mul nsw i32 %sext_ln215_202, %sext_ln215_203

]]></Node>
<StgValue><ssdm name="mul_ln1352_99"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="5">
<![CDATA[
L3:149  %A_V_14_load = load i16* %A_V_14_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_14_load"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="16">
<![CDATA[
L3:150  %sext_ln215_206 = sext i16 %A_V_14_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_206"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="16">
<![CDATA[
L3:152  %sext_ln215_207 = sext i16 %B_V_14_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_207"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:153  %mul_ln1352_101 = mul nsw i32 %sext_ln215_206, %sext_ln215_207

]]></Node>
<StgValue><ssdm name="mul_ln1352_101"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="16">
<![CDATA[
L3:160  %sext_ln215_210 = sext i16 %A_V_16_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_210"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="16">
<![CDATA[
L3:162  %sext_ln215_211 = sext i16 %B_V_16_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_211"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:163  %mul_ln1352_103 = mul nsw i32 %sext_ln215_210, %sext_ln215_211

]]></Node>
<StgValue><ssdm name="mul_ln1352_103"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="16">
<![CDATA[
L3:170  %sext_ln215_214 = sext i16 %A_V_18_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_214"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="16">
<![CDATA[
L3:172  %sext_ln215_215 = sext i16 %B_V_18_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_215"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:173  %mul_ln1352_105 = mul nsw i32 %sext_ln215_214, %sext_ln215_215

]]></Node>
<StgValue><ssdm name="mul_ln1352_105"/></StgValue>
</operation>

<operation id="605" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="5">
<![CDATA[
L3:179  %A_V_20_load = load i16* %A_V_20_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_20_load"/></StgValue>
</operation>

<operation id="606" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="16">
<![CDATA[
L3:180  %sext_ln215_218 = sext i16 %A_V_20_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_218"/></StgValue>
</operation>

<operation id="607" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="16">
<![CDATA[
L3:182  %sext_ln215_219 = sext i16 %B_V_20_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_219"/></StgValue>
</operation>

<operation id="608" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:183  %mul_ln1352_107 = mul nsw i32 %sext_ln215_218, %sext_ln215_219

]]></Node>
<StgValue><ssdm name="mul_ln1352_107"/></StgValue>
</operation>

<operation id="609" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="5">
<![CDATA[
L3:189  %A_V_22_load = load i16* %A_V_22_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_22_load"/></StgValue>
</operation>

<operation id="610" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="16">
<![CDATA[
L3:190  %sext_ln215_222 = sext i16 %A_V_22_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_222"/></StgValue>
</operation>

<operation id="611" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="16">
<![CDATA[
L3:192  %sext_ln215_223 = sext i16 %B_V_22_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_223"/></StgValue>
</operation>

<operation id="612" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:193  %mul_ln1352_109 = mul nsw i32 %sext_ln215_222, %sext_ln215_223

]]></Node>
<StgValue><ssdm name="mul_ln1352_109"/></StgValue>
</operation>

<operation id="613" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="5">
<![CDATA[
L3:199  %A_V_24_load = load i16* %A_V_24_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_24_load"/></StgValue>
</operation>

<operation id="614" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="16">
<![CDATA[
L3:200  %sext_ln215_226 = sext i16 %A_V_24_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_226"/></StgValue>
</operation>

<operation id="615" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="16">
<![CDATA[
L3:202  %sext_ln215_227 = sext i16 %B_V_24_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_227"/></StgValue>
</operation>

<operation id="616" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:203  %mul_ln1352_111 = mul nsw i32 %sext_ln215_226, %sext_ln215_227

]]></Node>
<StgValue><ssdm name="mul_ln1352_111"/></StgValue>
</operation>

<operation id="617" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="5">
<![CDATA[
L3:209  %A_V_26_load = load i16* %A_V_26_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_26_load"/></StgValue>
</operation>

<operation id="618" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="32" op_0_bw="16">
<![CDATA[
L3:210  %sext_ln215_230 = sext i16 %A_V_26_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_230"/></StgValue>
</operation>

<operation id="619" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="16">
<![CDATA[
L3:212  %sext_ln215_231 = sext i16 %B_V_26_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_231"/></StgValue>
</operation>

<operation id="620" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:213  %mul_ln1352_113 = mul nsw i32 %sext_ln215_230, %sext_ln215_231

]]></Node>
<StgValue><ssdm name="mul_ln1352_113"/></StgValue>
</operation>

<operation id="621" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="5">
<![CDATA[
L3:219  %A_V_28_load = load i16* %A_V_28_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_28_load"/></StgValue>
</operation>

<operation id="622" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="32" op_0_bw="16">
<![CDATA[
L3:220  %sext_ln215_234 = sext i16 %A_V_28_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_234"/></StgValue>
</operation>

<operation id="623" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="16">
<![CDATA[
L3:222  %sext_ln215_235 = sext i16 %B_V_28_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_235"/></StgValue>
</operation>

<operation id="624" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:223  %mul_ln1352_115 = mul nsw i32 %sext_ln215_234, %sext_ln215_235

]]></Node>
<StgValue><ssdm name="mul_ln1352_115"/></StgValue>
</operation>

<operation id="625" st_id="22" stage="1" lat="2">
<core>RAM_S2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="5">
<![CDATA[
L3:229  %A_V_30_load = load i16* %A_V_30_addr_2, align 2

]]></Node>
<StgValue><ssdm name="A_V_30_load"/></StgValue>
</operation>

<operation id="626" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="16">
<![CDATA[
L3:230  %sext_ln215_238 = sext i16 %A_V_30_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_238"/></StgValue>
</operation>

<operation id="627" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="16">
<![CDATA[
L3:232  %sext_ln215_239 = sext i16 %B_V_30_load to i32

]]></Node>
<StgValue><ssdm name="sext_ln215_239"/></StgValue>
</operation>

<operation id="628" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:233  %mul_ln1352_117 = mul nsw i32 %sext_ln215_238, %sext_ln215_239

]]></Node>
<StgValue><ssdm name="mul_ln1352_117"/></StgValue>
</operation>

<operation id="629" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:239  %add_ln700 = add i32 %mul_ln1352_88, %mul_ln1352

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="630" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:240  %add_ln700_88 = add i32 %mul_ln1352_90, %mul_ln1352_89

]]></Node>
<StgValue><ssdm name="add_ln700_88"/></StgValue>
</operation>

<operation id="631" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:241  %add_ln700_89 = add i32 %add_ln700, %add_ln700_88

]]></Node>
<StgValue><ssdm name="add_ln700_89"/></StgValue>
</operation>

<operation id="632" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:242  %add_ln700_90 = add i32 %mul_ln1352_92, %mul_ln1352_91

]]></Node>
<StgValue><ssdm name="add_ln700_90"/></StgValue>
</operation>

<operation id="633" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:243  %add_ln700_91 = add i32 %mul_ln1352_94, %mul_ln1352_93

]]></Node>
<StgValue><ssdm name="add_ln700_91"/></StgValue>
</operation>

<operation id="634" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:246  %add_ln700_94 = add i32 %mul_ln1352_96, %mul_ln1352_95

]]></Node>
<StgValue><ssdm name="add_ln700_94"/></StgValue>
</operation>

<operation id="635" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:247  %add_ln700_95 = add i32 %mul_ln1352_98, %mul_ln1352_97

]]></Node>
<StgValue><ssdm name="add_ln700_95"/></StgValue>
</operation>

<operation id="636" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:249  %add_ln700_97 = add i32 %mul_ln1352_100, %mul_ln1352_99

]]></Node>
<StgValue><ssdm name="add_ln700_97"/></StgValue>
</operation>

<operation id="637" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:250  %add_ln700_98 = add i32 %mul_ln1352_102, %mul_ln1352_101

]]></Node>
<StgValue><ssdm name="add_ln700_98"/></StgValue>
</operation>

<operation id="638" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:254  %add_ln700_102 = add i32 %mul_ln1352_104, %mul_ln1352_103

]]></Node>
<StgValue><ssdm name="add_ln700_102"/></StgValue>
</operation>

<operation id="639" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:255  %add_ln700_103 = add i32 %mul_ln1352_106, %mul_ln1352_105

]]></Node>
<StgValue><ssdm name="add_ln700_103"/></StgValue>
</operation>

<operation id="640" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:256  %add_ln700_104 = add i32 %add_ln700_102, %add_ln700_103

]]></Node>
<StgValue><ssdm name="add_ln700_104"/></StgValue>
</operation>

<operation id="641" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:257  %add_ln700_105 = add i32 %mul_ln1352_108, %mul_ln1352_107

]]></Node>
<StgValue><ssdm name="add_ln700_105"/></StgValue>
</operation>

<operation id="642" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:258  %add_ln700_106 = add i32 %mul_ln1352_110, %mul_ln1352_109

]]></Node>
<StgValue><ssdm name="add_ln700_106"/></StgValue>
</operation>

<operation id="643" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:261  %add_ln700_109 = add i32 %mul_ln1352_112, %mul_ln1352_111

]]></Node>
<StgValue><ssdm name="add_ln700_109"/></StgValue>
</operation>

<operation id="644" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:262  %add_ln700_110 = add i32 %mul_ln1352_114, %mul_ln1352_113

]]></Node>
<StgValue><ssdm name="add_ln700_110"/></StgValue>
</operation>

<operation id="645" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:264  %add_ln700_112 = add i32 %mul_ln1352_116, %mul_ln1352_115

]]></Node>
<StgValue><ssdm name="add_ln700_112"/></StgValue>
</operation>

<operation id="646" st_id="22" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:265  %add_ln700_113 = add i32 %mul_ln1352_118, %mul_ln1352_117

]]></Node>
<StgValue><ssdm name="add_ln700_113"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="647" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:244  %add_ln700_92 = add i32 %add_ln700_90, %add_ln700_91

]]></Node>
<StgValue><ssdm name="add_ln700_92"/></StgValue>
</operation>

<operation id="648" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:245  %add_ln700_93 = add i32 %add_ln700_89, %add_ln700_92

]]></Node>
<StgValue><ssdm name="add_ln700_93"/></StgValue>
</operation>

<operation id="649" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:248  %add_ln700_96 = add i32 %add_ln700_94, %add_ln700_95

]]></Node>
<StgValue><ssdm name="add_ln700_96"/></StgValue>
</operation>

<operation id="650" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:251  %add_ln700_99 = add i32 %add_ln700_97, %add_ln700_98

]]></Node>
<StgValue><ssdm name="add_ln700_99"/></StgValue>
</operation>

<operation id="651" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:252  %add_ln700_100 = add i32 %add_ln700_96, %add_ln700_99

]]></Node>
<StgValue><ssdm name="add_ln700_100"/></StgValue>
</operation>

<operation id="652" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:253  %add_ln700_101 = add i32 %add_ln700_93, %add_ln700_100

]]></Node>
<StgValue><ssdm name="add_ln700_101"/></StgValue>
</operation>

<operation id="653" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:259  %add_ln700_107 = add i32 %add_ln700_105, %add_ln700_106

]]></Node>
<StgValue><ssdm name="add_ln700_107"/></StgValue>
</operation>

<operation id="654" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:260  %add_ln700_108 = add i32 %add_ln700_104, %add_ln700_107

]]></Node>
<StgValue><ssdm name="add_ln700_108"/></StgValue>
</operation>

<operation id="655" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:263  %add_ln700_111 = add i32 %add_ln700_109, %add_ln700_110

]]></Node>
<StgValue><ssdm name="add_ln700_111"/></StgValue>
</operation>

<operation id="656" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:266  %add_ln700_114 = add i32 %add_ln700_112, %add_ln700_113

]]></Node>
<StgValue><ssdm name="add_ln700_114"/></StgValue>
</operation>

<operation id="657" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:267  %add_ln700_115 = add i32 %add_ln700_111, %add_ln700_114

]]></Node>
<StgValue><ssdm name="add_ln700_115"/></StgValue>
</operation>

<operation id="658" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:268  %add_ln700_116 = add i32 %add_ln700_108, %add_ln700_115

]]></Node>
<StgValue><ssdm name="add_ln700_116"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="659" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L3:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="660" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
L3:3  %select_ln127 = select i1 %icmp_ln124, i32 0, i32 %p_0300_0

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="661" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L3:8  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln124"/></StgValue>
</operation>

<operation id="662" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
L3:9  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="663" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L3:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln125"/></StgValue>
</operation>

<operation id="664" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:269  %add_ln700_117 = add nsw i32 %add_ln700_101, %add_ln700_116

]]></Node>
<StgValue><ssdm name="add_ln700_117"/></StgValue>
</operation>

<operation id="665" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
L3:270  %add_ln700_118 = add nsw i32 %add_ln700_117, %select_ln127

]]></Node>
<StgValue><ssdm name="add_ln700_118"/></StgValue>
</operation>

<operation id="666" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L3:271  %empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="667" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %sub_ln1371 = sub i32 0, %add_ln700_118

]]></Node>
<StgValue><ssdm name="sub_ln1371"/></StgValue>
</operation>

<operation id="668" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:2  %tmp_72 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sub_ln1371, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="669" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ifTrue:0  %tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln700_118, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:3  %zext_ln1371 = zext i17 %tmp_72 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="671" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
ifTrue:4  %sub_ln1371_5 = sub i18 0, %zext_ln1371

]]></Node>
<StgValue><ssdm name="sub_ln1371_5"/></StgValue>
</operation>

<operation id="672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="17" op_0_bw="17" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp_73 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %add_ln700_118, i32 15, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="673" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="18" op_0_bw="17">
<![CDATA[
ifTrue:6  %zext_ln1371_5 = zext i17 %tmp_73 to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371_5"/></StgValue>
</operation>

<operation id="674" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
ifTrue:7  %output_data = select i1 %tmp_20, i18 %sub_ln1371_5, i18 %zext_ln1371_5

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="18">
<![CDATA[
ifTrue:8  %tmp_V_349 = sext i18 %output_data to i32

]]></Node>
<StgValue><ssdm name="tmp_V_349"/></StgValue>
</operation>

<operation id="676" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
ifTrue:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_349)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:10  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="678" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
L1_end:0  %empty_169 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_17)

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="679" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0">
<![CDATA[
L1_end:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="680" st_id="27" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %mul_ln75_5 = mul i32 %mul_ln75, %tmp_V_332

]]></Node>
<StgValue><ssdm name="mul_ln75_5"/></StgValue>
</operation>

<operation id="681" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  store i32 %mul_ln75_5, i32* @B_ROW_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="682" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader447

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="683" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="17" op_0_bw="17" op_1_bw="0" op_2_bw="17" op_3_bw="0">
<![CDATA[
.preheader447:0  %indvar_flatten = phi i17 [ 0, %0 ], [ %add_ln78, %hls_label_56_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="684" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader447:1  %i_0 = phi i7 [ 0, %0 ], [ %select_ln78_9, %hls_label_56_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="685" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader447:2  %j_0 = phi i11 [ 0, %0 ], [ %j, %hls_label_56_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="686" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="7">
<![CDATA[
.preheader447:3  %zext_ln78 = zext i7 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="687" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader447:4  %icmp_ln82_5 = icmp ult i32 %zext_ln78, %tmp_V_338

]]></Node>
<StgValue><ssdm name="icmp_ln82_5"/></StgValue>
</operation>

<operation id="688" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader447:5  %icmp_ln78 = icmp eq i17 %indvar_flatten, -65536

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="689" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader447:6  %add_ln78 = add i17 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="690" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader447:7  br i1 %icmp_ln78, label %.loopexit448.loopexit, label %hls_label_56_begin

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="691" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_56_begin:0  %i_10 = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="692" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_56_begin:1  %empty_165 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65536, i64 65536, i64 65536)

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="693" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_56_begin:2  %icmp_ln79 = icmp eq i11 %j_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="694" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_56_begin:3  %select_ln78 = select i1 %icmp_ln79, i11 0, i11 %j_0

]]></Node>
<StgValue><ssdm name="select_ln78"/></StgValue>
</operation>

<operation id="695" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="7">
<![CDATA[
hls_label_56_begin:4  %zext_ln78_5 = zext i7 %i_10 to i32

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="696" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
hls_label_56_begin:5  %select_ln78_9 = select i1 %icmp_ln79, i7 %i_10, i7 %i_0

]]></Node>
<StgValue><ssdm name="select_ln78_9"/></StgValue>
</operation>

<operation id="697" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_56_begin:6  %icmp_ln82_6 = icmp ult i32 %zext_ln78_5, %tmp_V_338

]]></Node>
<StgValue><ssdm name="icmp_ln82_6"/></StgValue>
</operation>

<operation id="698" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_56_begin:7  %select_ln78_10 = select i1 %icmp_ln79, i1 %icmp_ln82_6, i1 %icmp_ln82_5

]]></Node>
<StgValue><ssdm name="select_ln78_10"/></StgValue>
</operation>

<operation id="699" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="11">
<![CDATA[
hls_label_56_begin:8  %zext_ln79 = zext i11 %select_ln78 to i32

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="700" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_56_begin:9  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="701" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_56_begin:10  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln81"/></StgValue>
</operation>

<operation id="702" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_56_begin:11  %icmp_ln82 = icmp ult i32 %zext_ln79, %mul_ln75_5

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="703" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_56_begin:12  %and_ln82 = and i1 %icmp_ln82, %select_ln78_10

]]></Node>
<StgValue><ssdm name="and_ln82"/></StgValue>
</operation>

<operation id="704" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_56_begin:13  br i1 %and_ln82, label %1, label %3

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="705" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %trunc_ln180_4 = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %select_ln78, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln180_4"/></StgValue>
</operation>

<operation id="706" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="11">
<![CDATA[
:1  %trunc_ln180_10 = trunc i11 %select_ln78 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180_10"/></StgValue>
</operation>

<operation id="707" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:36  switch i6 %trunc_ln180_4, label %branch127 [
    i6 0, label %branch96
    i6 1, label %branch97
    i6 2, label %branch98
    i6 3, label %branch99
    i6 4, label %branch100
    i6 5, label %branch101
    i6 6, label %branch102
    i6 7, label %branch103
    i6 8, label %branch104
    i6 9, label %branch105
    i6 10, label %branch106
    i6 11, label %branch107
    i6 12, label %branch108
    i6 13, label %branch109
    i6 14, label %branch110
    i6 15, label %branch111
    i6 16, label %branch112
    i6 17, label %branch113
    i6 18, label %branch114
    i6 19, label %branch115
    i6 20, label %branch116
    i6 21, label %branch117
    i6 22, label %branch118
    i6 23, label %branch119
    i6 24, label %branch120
    i6 25, label %branch121
    i6 26, label %branch122
    i6 27, label %branch123
    i6 28, label %branch124
    i6 29, label %branch125
    i6 30, label %branch126
  ]

]]></Node>
<StgValue><ssdm name="switch_ln89"/></StgValue>
</operation>

<operation id="708" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0">
<![CDATA[
branch126:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="709" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="710" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="711" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="712" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="713" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="714" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="715" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="716" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="717" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
branch117:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="718" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="719" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="720" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="721" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="722" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="723" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="724" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="725" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="726" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
branch108:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="727" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="728" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="729" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="730" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="731" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="732" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="733" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="734" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="735" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0">
<![CDATA[
branch99:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="736" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="737" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="738" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="739" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="!0"/>
<literal name="trunc_ln180_4" val="!1"/>
<literal name="trunc_ln180_4" val="!2"/>
<literal name="trunc_ln180_4" val="!3"/>
<literal name="trunc_ln180_4" val="!4"/>
<literal name="trunc_ln180_4" val="!5"/>
<literal name="trunc_ln180_4" val="!6"/>
<literal name="trunc_ln180_4" val="!7"/>
<literal name="trunc_ln180_4" val="!8"/>
<literal name="trunc_ln180_4" val="!9"/>
<literal name="trunc_ln180_4" val="!10"/>
<literal name="trunc_ln180_4" val="!11"/>
<literal name="trunc_ln180_4" val="!12"/>
<literal name="trunc_ln180_4" val="!13"/>
<literal name="trunc_ln180_4" val="!14"/>
<literal name="trunc_ln180_4" val="!15"/>
<literal name="trunc_ln180_4" val="!16"/>
<literal name="trunc_ln180_4" val="!17"/>
<literal name="trunc_ln180_4" val="!18"/>
<literal name="trunc_ln180_4" val="!19"/>
<literal name="trunc_ln180_4" val="!20"/>
<literal name="trunc_ln180_4" val="!21"/>
<literal name="trunc_ln180_4" val="!22"/>
<literal name="trunc_ln180_4" val="!23"/>
<literal name="trunc_ln180_4" val="!24"/>
<literal name="trunc_ln180_4" val="!25"/>
<literal name="trunc_ln180_4" val="!26"/>
<literal name="trunc_ln180_4" val="!27"/>
<literal name="trunc_ln180_4" val="!28"/>
<literal name="trunc_ln180_4" val="!29"/>
<literal name="trunc_ln180_4" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="740" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="6" op_0_bw="6" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %trunc_ln180_s = call i6 @_ssdm_op_PartSelect.i6.i11.i32.i32(i11 %select_ln78, i32 5, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln180_s"/></StgValue>
</operation>

<operation id="741" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="11">
<![CDATA[
:3  %trunc_ln180 = trunc i11 %select_ln78 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="742" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0" op_4_bw="6" op_5_bw="0" op_6_bw="6" op_7_bw="0" op_8_bw="6" op_9_bw="0" op_10_bw="6" op_11_bw="0" op_12_bw="6" op_13_bw="0" op_14_bw="6" op_15_bw="0" op_16_bw="6" op_17_bw="0" op_18_bw="6" op_19_bw="0" op_20_bw="6" op_21_bw="0" op_22_bw="6" op_23_bw="0" op_24_bw="6" op_25_bw="0" op_26_bw="6" op_27_bw="0" op_28_bw="6" op_29_bw="0" op_30_bw="6" op_31_bw="0" op_32_bw="6" op_33_bw="0" op_34_bw="6" op_35_bw="0" op_36_bw="6" op_37_bw="0" op_38_bw="6" op_39_bw="0" op_40_bw="6" op_41_bw="0" op_42_bw="6" op_43_bw="0" op_44_bw="6" op_45_bw="0" op_46_bw="6" op_47_bw="0" op_48_bw="6" op_49_bw="0" op_50_bw="6" op_51_bw="0" op_52_bw="6" op_53_bw="0" op_54_bw="6" op_55_bw="0" op_56_bw="6" op_57_bw="0" op_58_bw="6" op_59_bw="0" op_60_bw="6" op_61_bw="0" op_62_bw="6" op_63_bw="0">
<![CDATA[
:38  switch i6 %trunc_ln180_s, label %branch95 [
    i6 0, label %branch64
    i6 1, label %branch65
    i6 2, label %branch66
    i6 3, label %branch67
    i6 4, label %branch68
    i6 5, label %branch69
    i6 6, label %branch70
    i6 7, label %branch71
    i6 8, label %branch72
    i6 9, label %branch73
    i6 10, label %branch74
    i6 11, label %branch75
    i6 12, label %branch76
    i6 13, label %branch77
    i6 14, label %branch78
    i6 15, label %branch79
    i6 16, label %branch80
    i6 17, label %branch81
    i6 18, label %branch82
    i6 19, label %branch83
    i6 20, label %branch84
    i6 21, label %branch85
    i6 22, label %branch86
    i6 23, label %branch87
    i6 24, label %branch88
    i6 25, label %branch89
    i6 26, label %branch90
    i6 27, label %branch91
    i6 28, label %branch92
    i6 29, label %branch93
    i6 30, label %branch94
  ]

]]></Node>
<StgValue><ssdm name="switch_ln84"/></StgValue>
</operation>

<operation id="743" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="744" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0">
<![CDATA[
branch90:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="756" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
branch81:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="757" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="758" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="759" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="760" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="761" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="762" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="763" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="764" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="765" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="0">
<![CDATA[
branch72:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="766" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="767" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="768" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="769" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="770" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="771" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="772" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="773" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="774" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
<literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="!0"/>
<literal name="trunc_ln180_s" val="!1"/>
<literal name="trunc_ln180_s" val="!2"/>
<literal name="trunc_ln180_s" val="!3"/>
<literal name="trunc_ln180_s" val="!4"/>
<literal name="trunc_ln180_s" val="!5"/>
<literal name="trunc_ln180_s" val="!6"/>
<literal name="trunc_ln180_s" val="!7"/>
<literal name="trunc_ln180_s" val="!8"/>
<literal name="trunc_ln180_s" val="!9"/>
<literal name="trunc_ln180_s" val="!10"/>
<literal name="trunc_ln180_s" val="!11"/>
<literal name="trunc_ln180_s" val="!12"/>
<literal name="trunc_ln180_s" val="!13"/>
<literal name="trunc_ln180_s" val="!14"/>
<literal name="trunc_ln180_s" val="!15"/>
<literal name="trunc_ln180_s" val="!16"/>
<literal name="trunc_ln180_s" val="!17"/>
<literal name="trunc_ln180_s" val="!18"/>
<literal name="trunc_ln180_s" val="!19"/>
<literal name="trunc_ln180_s" val="!20"/>
<literal name="trunc_ln180_s" val="!21"/>
<literal name="trunc_ln180_s" val="!22"/>
<literal name="trunc_ln180_s" val="!23"/>
<literal name="trunc_ln180_s" val="!24"/>
<literal name="trunc_ln180_s" val="!25"/>
<literal name="trunc_ln180_s" val="!26"/>
<literal name="trunc_ln180_s" val="!27"/>
<literal name="trunc_ln180_s" val="!28"/>
<literal name="trunc_ln180_s" val="!29"/>
<literal name="trunc_ln180_s" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="775" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_56_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="776" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_56_end:1  %j = add i11 %select_ln78, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="777" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="0">
<![CDATA[
hls_label_56_end:2  br label %.preheader447

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="778" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:2  %tmp_71 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln78_9, i5 %trunc_ln180_10)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="779" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
:3  %zext_ln180_16 = zext i12 %tmp_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_16"/></StgValue>
</operation>

<operation id="780" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %B_V_0_addr_1 = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_0_addr_1"/></StgValue>
</operation>

<operation id="781" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %B_V_10_addr_1 = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_10_addr_1"/></StgValue>
</operation>

<operation id="782" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_11_addr_1 = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_11_addr_1"/></StgValue>
</operation>

<operation id="783" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_1127_addr_1 = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_1127_addr_1"/></StgValue>
</operation>

<operation id="784" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_12_addr_1 = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_12_addr_1"/></StgValue>
</operation>

<operation id="785" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_13_addr_1 = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_13_addr_1"/></StgValue>
</operation>

<operation id="786" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_14_addr_1 = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_14_addr_1"/></StgValue>
</operation>

<operation id="787" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_15_addr_1 = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_15_addr_1"/></StgValue>
</operation>

<operation id="788" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_16_addr_1 = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_16_addr_1"/></StgValue>
</operation>

<operation id="789" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_17_addr_1 = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_17_addr_1"/></StgValue>
</operation>

<operation id="790" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_18_addr_1 = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_18_addr_1"/></StgValue>
</operation>

<operation id="791" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_19_addr_1 = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_19_addr_1"/></StgValue>
</operation>

<operation id="792" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_20_addr_1 = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_20_addr_1"/></StgValue>
</operation>

<operation id="793" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_21_addr_1 = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_21_addr_1"/></StgValue>
</operation>

<operation id="794" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_2128_addr_1 = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_2128_addr_1"/></StgValue>
</operation>

<operation id="795" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_22_addr_1 = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_22_addr_1"/></StgValue>
</operation>

<operation id="796" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_V_23_addr_1 = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_23_addr_1"/></StgValue>
</operation>

<operation id="797" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_V_24_addr_1 = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_24_addr_1"/></StgValue>
</operation>

<operation id="798" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %B_V_25_addr_1 = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_25_addr_1"/></StgValue>
</operation>

<operation id="799" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %B_V_26_addr_1 = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_26_addr_1"/></StgValue>
</operation>

<operation id="800" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %B_V_27_addr_1 = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_27_addr_1"/></StgValue>
</operation>

<operation id="801" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %B_V_28_addr_1 = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_28_addr_1"/></StgValue>
</operation>

<operation id="802" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_V_29_addr_1 = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_29_addr_1"/></StgValue>
</operation>

<operation id="803" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %B_V_30_addr_1 = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_30_addr_1"/></StgValue>
</operation>

<operation id="804" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %B_V_31_addr_1 = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_31_addr_1"/></StgValue>
</operation>

<operation id="805" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %B_V_3129_addr_1 = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_3129_addr_1"/></StgValue>
</operation>

<operation id="806" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %B_V_4130_addr_1 = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_4130_addr_1"/></StgValue>
</operation>

<operation id="807" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %B_V_5_addr_1 = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_5_addr_1"/></StgValue>
</operation>

<operation id="808" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %B_V_6_addr_1 = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_6_addr_1"/></StgValue>
</operation>

<operation id="809" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %B_V_7_addr_1 = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_7_addr_1"/></StgValue>
</operation>

<operation id="810" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %B_V_8_addr_1 = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_8_addr_1"/></StgValue>
</operation>

<operation id="811" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %B_V_9_addr_1 = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %zext_ln180_16

]]></Node>
<StgValue><ssdm name="B_V_9_addr_1"/></StgValue>
</operation>

<operation id="812" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch126:0  store i16 0, i16* %B_V_30_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="813" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch125:0  store i16 0, i16* %B_V_29_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="814" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch124:0  store i16 0, i16* %B_V_28_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="815" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch123:0  store i16 0, i16* %B_V_27_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="816" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch122:0  store i16 0, i16* %B_V_26_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="817" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch121:0  store i16 0, i16* %B_V_25_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="818" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch120:0  store i16 0, i16* %B_V_24_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="819" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch119:0  store i16 0, i16* %B_V_23_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="820" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch118:0  store i16 0, i16* %B_V_22_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="821" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch117:0  store i16 0, i16* %B_V_21_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="822" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch116:0  store i16 0, i16* %B_V_20_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="823" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch115:0  store i16 0, i16* %B_V_19_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="824" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch114:0  store i16 0, i16* %B_V_18_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="825" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch113:0  store i16 0, i16* %B_V_17_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="826" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch112:0  store i16 0, i16* %B_V_16_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="827" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch111:0  store i16 0, i16* %B_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="828" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch110:0  store i16 0, i16* %B_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="829" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch109:0  store i16 0, i16* %B_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="830" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch108:0  store i16 0, i16* %B_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="831" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch107:0  store i16 0, i16* %B_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="832" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch106:0  store i16 0, i16* %B_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="833" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch105:0  store i16 0, i16* %B_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="834" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch104:0  store i16 0, i16* %B_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="835" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch103:0  store i16 0, i16* %B_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="836" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch102:0  store i16 0, i16* %B_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="837" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch101:0  store i16 0, i16* %B_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="838" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch100:0  store i16 0, i16* %B_V_4130_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="839" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch99:0  store i16 0, i16* %B_V_3129_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="840" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch98:0  store i16 0, i16* %B_V_2128_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="841" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch97:0  store i16 0, i16* %B_V_1127_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="842" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch96:0  store i16 0, i16* %B_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="843" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
<literal name="trunc_ln180_4" val="!0"/>
<literal name="trunc_ln180_4" val="!1"/>
<literal name="trunc_ln180_4" val="!2"/>
<literal name="trunc_ln180_4" val="!3"/>
<literal name="trunc_ln180_4" val="!4"/>
<literal name="trunc_ln180_4" val="!5"/>
<literal name="trunc_ln180_4" val="!6"/>
<literal name="trunc_ln180_4" val="!7"/>
<literal name="trunc_ln180_4" val="!8"/>
<literal name="trunc_ln180_4" val="!9"/>
<literal name="trunc_ln180_4" val="!10"/>
<literal name="trunc_ln180_4" val="!11"/>
<literal name="trunc_ln180_4" val="!12"/>
<literal name="trunc_ln180_4" val="!13"/>
<literal name="trunc_ln180_4" val="!14"/>
<literal name="trunc_ln180_4" val="!15"/>
<literal name="trunc_ln180_4" val="!16"/>
<literal name="trunc_ln180_4" val="!17"/>
<literal name="trunc_ln180_4" val="!18"/>
<literal name="trunc_ln180_4" val="!19"/>
<literal name="trunc_ln180_4" val="!20"/>
<literal name="trunc_ln180_4" val="!21"/>
<literal name="trunc_ln180_4" val="!22"/>
<literal name="trunc_ln180_4" val="!23"/>
<literal name="trunc_ln180_4" val="!24"/>
<literal name="trunc_ln180_4" val="!25"/>
<literal name="trunc_ln180_4" val="!26"/>
<literal name="trunc_ln180_4" val="!27"/>
<literal name="trunc_ln180_4" val="!28"/>
<literal name="trunc_ln180_4" val="!29"/>
<literal name="trunc_ln180_4" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch127:0  store i16 0, i16* %B_V_31_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="844" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %hls_label_56_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="845" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
:0  %tmp_V_346 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_346"/></StgValue>
</operation>

<operation id="846" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="32">
<![CDATA[
:1  %trunc_ln68 = trunc i32 %tmp_V_346 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln68"/></StgValue>
</operation>

<operation id="847" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
:4  %tmp_70 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln78_9, i5 %trunc_ln180)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="848" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="12">
<![CDATA[
:5  %zext_ln180 = zext i12 %tmp_70 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="849" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %B_V_0_addr = getelementptr [2048 x i16]* @B_V_0, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_0_addr"/></StgValue>
</operation>

<operation id="850" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %B_V_10_addr = getelementptr [2048 x i16]* @B_V_10, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_10_addr"/></StgValue>
</operation>

<operation id="851" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %B_V_11_addr = getelementptr [2048 x i16]* @B_V_11, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_11_addr"/></StgValue>
</operation>

<operation id="852" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %B_V_1127_addr = getelementptr [2048 x i16]* @B_V_1127, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_1127_addr"/></StgValue>
</operation>

<operation id="853" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %B_V_12_addr = getelementptr [2048 x i16]* @B_V_12, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_12_addr"/></StgValue>
</operation>

<operation id="854" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %B_V_13_addr = getelementptr [2048 x i16]* @B_V_13, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_13_addr"/></StgValue>
</operation>

<operation id="855" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %B_V_14_addr = getelementptr [2048 x i16]* @B_V_14, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_14_addr"/></StgValue>
</operation>

<operation id="856" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %B_V_15_addr = getelementptr [2048 x i16]* @B_V_15, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_15_addr"/></StgValue>
</operation>

<operation id="857" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %B_V_16_addr = getelementptr [2048 x i16]* @B_V_16, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_16_addr"/></StgValue>
</operation>

<operation id="858" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %B_V_17_addr = getelementptr [2048 x i16]* @B_V_17, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_17_addr"/></StgValue>
</operation>

<operation id="859" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %B_V_18_addr = getelementptr [2048 x i16]* @B_V_18, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_18_addr"/></StgValue>
</operation>

<operation id="860" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %B_V_19_addr = getelementptr [2048 x i16]* @B_V_19, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_19_addr"/></StgValue>
</operation>

<operation id="861" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %B_V_20_addr = getelementptr [2048 x i16]* @B_V_20, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_20_addr"/></StgValue>
</operation>

<operation id="862" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %B_V_21_addr = getelementptr [2048 x i16]* @B_V_21, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_21_addr"/></StgValue>
</operation>

<operation id="863" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %B_V_2128_addr = getelementptr [2048 x i16]* @B_V_2128, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_2128_addr"/></StgValue>
</operation>

<operation id="864" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %B_V_22_addr = getelementptr [2048 x i16]* @B_V_22, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_22_addr"/></StgValue>
</operation>

<operation id="865" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %B_V_23_addr = getelementptr [2048 x i16]* @B_V_23, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_23_addr"/></StgValue>
</operation>

<operation id="866" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %B_V_24_addr = getelementptr [2048 x i16]* @B_V_24, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_24_addr"/></StgValue>
</operation>

<operation id="867" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %B_V_25_addr = getelementptr [2048 x i16]* @B_V_25, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_25_addr"/></StgValue>
</operation>

<operation id="868" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %B_V_26_addr = getelementptr [2048 x i16]* @B_V_26, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_26_addr"/></StgValue>
</operation>

<operation id="869" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %B_V_27_addr = getelementptr [2048 x i16]* @B_V_27, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_27_addr"/></StgValue>
</operation>

<operation id="870" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %B_V_28_addr = getelementptr [2048 x i16]* @B_V_28, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_28_addr"/></StgValue>
</operation>

<operation id="871" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %B_V_29_addr = getelementptr [2048 x i16]* @B_V_29, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_29_addr"/></StgValue>
</operation>

<operation id="872" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %B_V_30_addr = getelementptr [2048 x i16]* @B_V_30, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_30_addr"/></StgValue>
</operation>

<operation id="873" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %B_V_31_addr = getelementptr [2048 x i16]* @B_V_31, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_31_addr"/></StgValue>
</operation>

<operation id="874" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %B_V_3129_addr = getelementptr [2048 x i16]* @B_V_3129, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_3129_addr"/></StgValue>
</operation>

<operation id="875" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %B_V_4130_addr = getelementptr [2048 x i16]* @B_V_4130, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_4130_addr"/></StgValue>
</operation>

<operation id="876" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %B_V_5_addr = getelementptr [2048 x i16]* @B_V_5, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_5_addr"/></StgValue>
</operation>

<operation id="877" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %B_V_6_addr = getelementptr [2048 x i16]* @B_V_6, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_6_addr"/></StgValue>
</operation>

<operation id="878" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %B_V_7_addr = getelementptr [2048 x i16]* @B_V_7, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_7_addr"/></StgValue>
</operation>

<operation id="879" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %B_V_8_addr = getelementptr [2048 x i16]* @B_V_8, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_8_addr"/></StgValue>
</operation>

<operation id="880" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %B_V_9_addr = getelementptr [2048 x i16]* @B_V_9, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="B_V_9_addr"/></StgValue>
</operation>

<operation id="881" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="30"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch94:0  store i16 %trunc_ln68, i16* %B_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="882" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="29"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch93:0  store i16 %trunc_ln68, i16* %B_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="883" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="28"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch92:0  store i16 %trunc_ln68, i16* %B_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="884" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="27"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch91:0  store i16 %trunc_ln68, i16* %B_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="885" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="26"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch90:0  store i16 %trunc_ln68, i16* %B_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="886" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="25"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch89:0  store i16 %trunc_ln68, i16* %B_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="887" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="24"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch88:0  store i16 %trunc_ln68, i16* %B_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="888" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="23"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch87:0  store i16 %trunc_ln68, i16* %B_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="889" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch86:0  store i16 %trunc_ln68, i16* %B_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="890" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch85:0  store i16 %trunc_ln68, i16* %B_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="891" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch84:0  store i16 %trunc_ln68, i16* %B_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="892" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch83:0  store i16 %trunc_ln68, i16* %B_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="893" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch82:0  store i16 %trunc_ln68, i16* %B_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="894" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch81:0  store i16 %trunc_ln68, i16* %B_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="895" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch80:0  store i16 %trunc_ln68, i16* %B_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="896" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch79:0  store i16 %trunc_ln68, i16* %B_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="897" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch78:0  store i16 %trunc_ln68, i16* %B_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="898" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch77:0  store i16 %trunc_ln68, i16* %B_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="899" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch76:0  store i16 %trunc_ln68, i16* %B_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="900" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch75:0  store i16 %trunc_ln68, i16* %B_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="901" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch74:0  store i16 %trunc_ln68, i16* %B_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="902" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch73:0  store i16 %trunc_ln68, i16* %B_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="903" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch72:0  store i16 %trunc_ln68, i16* %B_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="904" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch71:0  store i16 %trunc_ln68, i16* %B_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="905" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch70:0  store i16 %trunc_ln68, i16* %B_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="906" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch69:0  store i16 %trunc_ln68, i16* %B_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="907" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch68:0  store i16 %trunc_ln68, i16* %B_V_4130_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="908" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch67:0  store i16 %trunc_ln68, i16* %B_V_3129_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="909" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch66:0  store i16 %trunc_ln68, i16* %B_V_2128_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="910" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch65:0  store i16 %trunc_ln68, i16* %B_V_1127_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="911" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch64:0  store i16 %trunc_ln68, i16* %B_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="912" st_id="29" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
<literal name="trunc_ln180_s" val="!0"/>
<literal name="trunc_ln180_s" val="!1"/>
<literal name="trunc_ln180_s" val="!2"/>
<literal name="trunc_ln180_s" val="!3"/>
<literal name="trunc_ln180_s" val="!4"/>
<literal name="trunc_ln180_s" val="!5"/>
<literal name="trunc_ln180_s" val="!6"/>
<literal name="trunc_ln180_s" val="!7"/>
<literal name="trunc_ln180_s" val="!8"/>
<literal name="trunc_ln180_s" val="!9"/>
<literal name="trunc_ln180_s" val="!10"/>
<literal name="trunc_ln180_s" val="!11"/>
<literal name="trunc_ln180_s" val="!12"/>
<literal name="trunc_ln180_s" val="!13"/>
<literal name="trunc_ln180_s" val="!14"/>
<literal name="trunc_ln180_s" val="!15"/>
<literal name="trunc_ln180_s" val="!16"/>
<literal name="trunc_ln180_s" val="!17"/>
<literal name="trunc_ln180_s" val="!18"/>
<literal name="trunc_ln180_s" val="!19"/>
<literal name="trunc_ln180_s" val="!20"/>
<literal name="trunc_ln180_s" val="!21"/>
<literal name="trunc_ln180_s" val="!22"/>
<literal name="trunc_ln180_s" val="!23"/>
<literal name="trunc_ln180_s" val="!24"/>
<literal name="trunc_ln180_s" val="!25"/>
<literal name="trunc_ln180_s" val="!26"/>
<literal name="trunc_ln180_s" val="!27"/>
<literal name="trunc_ln180_s" val="!28"/>
<literal name="trunc_ln180_s" val="!29"/>
<literal name="trunc_ln180_s" val="!30"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
branch95:0  store i16 %trunc_ln68, i16* %B_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="913" st_id="29" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_346)

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="914" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln82" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_56_end

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="915" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
.loopexit448.loopexit:0  br label %.loopexit448

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
