<!--
Devices using this peripheral: 
      MKW41Z4
-->
      <peripheral>
         <?sourceFile "XCVR_PKT_RAM_MKW41Z4" ?>
         <name>XCVR_PKT_RAM</name>
         <description>XCVR_PKT_RAM</description>
         <groupName>XCVR_PKT_RAM</groupName>
         <headerStructName>XCVR_PKT_RAM</headerStructName>
         <baseAddress>0x4005C700</baseAddress>
         <size>32</size>
         <access>read-write</access>
         <resetValue>0x0</resetValue>
         <resetMask>0xFFFFFFFF</resetMask>
         <parameters>
            <parameter> <value>544</value> <name>PACKET_RAM_COUNT</name> <description>Size of packet RAM 0</description></parameter>
         </parameters>
         <addressBlock>
            <?width "16" ?>
            <offset>0x0</offset>
            <size>0x880</size>
            <usage>registers</usage>
         </addressBlock>
         <registers>
            <register>
               <dim>$(PACKET_RAM_COUNT)</dim>
               <dimIncrement>2</dimIncrement>
               <name>PACKET_RAM_0%s</name>
               <description>Shared Packet RAM for multiple Link Layer usage</description>
               <addressOffset>0x0</addressOffset>
               <size>16</size>
               <resetMask>0x0</resetMask>
               <fields>
                  <field>
                     <name>LSBYTE</name>
                     <description>LSBYTE</description>
                     <bitOffset>0</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
                  <field>
                     <name>MSBYTE</name>
                     <description>MSBYTE</description>
                     <bitOffset>8</bitOffset>
                     <bitWidth>8</bitWidth>
                  </field>
               </fields>
            </register>
            <register derivedFrom="PACKET_RAM_0%s"> <name>PACKET_RAM_1%s</name> <addressOffset>0x440</addressOffset> </register>
         </registers>
      </peripheral>
