# Vertical-Edge-Detection-Algorithm-For-Xilinx-FPGA-Board-in-VHDL
It is a 1x3 Vertical Edge detection filter.
