{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1697680936024 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1697680936024 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 09:02:15 2023 " "Processing started: Thu Oct 19 09:02:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1697680936024 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1697680936024 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Cau6 -c Cau6 --generate_functional_sim_netlist " "Command: quartus_map Cau6 -c Cau6 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1697680936024 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1697680936294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cau6.v(25) " "Verilog HDL information at Cau6.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1697680936324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau6.v 1 1 " "Found 1 design units, including 1 entities, in source file cau6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau6 " "Found entity 1: Cau6" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau6_full.v 1 1 " "Found 1 design units, including 1 entities, in source file cau6_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cau6_full " "Found entity 1: Cau6_full" {  } { { "Cau6_full.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936324 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cau6_full " "Elaborating entity \"Cau6_full\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1697680936344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cau6 Cau6:CLOCK " "Elaborating entity \"Cau6\" for hierarchy \"Cau6:CLOCK\"" {  } { { "Cau6_full.v" "CLOCK" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cau6.v(17) " "Verilog HDL assignment warning at Cau6.v(17): truncated value with size 32 to match size of target (1)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936354 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(36) " "Verilog HDL assignment warning at Cau6.v(36): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(39) " "Verilog HDL assignment warning at Cau6.v(39): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Cau6.v(42) " "Verilog HDL assignment warning at Cau6.v(42): truncated value with size 32 to match size of target (5)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(53) " "Verilog HDL assignment warning at Cau6.v(53): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Cau6.v(56) " "Verilog HDL assignment warning at Cau6.v(56): truncated value with size 32 to match size of target (6)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Cau6.v(59) " "Verilog HDL assignment warning at Cau6.v(59): truncated value with size 32 to match size of target (5)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(67) " "Verilog HDL assignment warning at Cau6.v(67): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(67) " "Verilog HDL warning at Cau6.v(67): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(68) " "Verilog HDL assignment warning at Cau6.v(68): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(68) " "Verilog HDL warning at Cau6.v(68): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(69) " "Verilog HDL assignment warning at Cau6.v(69): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(69) " "Verilog HDL warning at Cau6.v(69): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 69 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(70) " "Verilog HDL assignment warning at Cau6.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(70) " "Verilog HDL warning at Cau6.v(70): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 70 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(71) " "Verilog HDL assignment warning at Cau6.v(71): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(71) " "Verilog HDL warning at Cau6.v(71): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936358 "|Cau6_full|Cau6:CLOCK"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Cau6.v(72) " "Verilog HDL assignment warning at Cau6.v(72): truncated value with size 32 to match size of target (4)" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1697680936363 "|Cau6_full|Cau6:CLOCK"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Cau6.v(72) " "Verilog HDL warning at Cau6.v(72): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1697680936363 "|Cau6_full|Cau6:CLOCK"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:LED_DECODER " "Elaborating entity \"decoder\" for hierarchy \"decoder:LED_DECODER\"" {  } { { "Cau6_full.v" "LED_DECODER" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6_full.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936368 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Mod0\"" {  } { { "Cau6.v" "Mod0" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Div0\"" {  } { { "Cau6.v" "Div0" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Mod1\"" {  } { { "Cau6.v" "Mod1" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 69 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Div1\"" {  } { { "Cau6.v" "Div1" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 70 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Mod2\"" {  } { { "Cau6.v" "Mod2" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Cau6:CLOCK\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Cau6:CLOCK\|Div2\"" {  } { { "Cau6.v" "Div2" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1697680936393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cau6:CLOCK\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Cau6:CLOCK\|lpm_divide:Mod0\"" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cau6:CLOCK\|lpm_divide:Mod0 " "Instantiated megafunction \"Cau6:CLOCK\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936432 ""}  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697680936432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cau6:CLOCK\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Cau6:CLOCK\|lpm_divide:Div0\"" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cau6:CLOCK\|lpm_divide:Div0 " "Instantiated megafunction \"Cau6:CLOCK\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936623 ""}  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697680936623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cau6:CLOCK\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Cau6:CLOCK\|lpm_divide:Mod2\"" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cau6:CLOCK\|lpm_divide:Mod2 " "Instantiated megafunction \"Cau6:CLOCK\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936701 ""}  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 71 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697680936701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_15m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_15m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_15m " "Found entity 1: lpm_divide_15m" {  } { { "db/lpm_divide_15m.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/lpm_divide_15m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cau6:CLOCK\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Cau6:CLOCK\|lpm_divide:Div2\"" {  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1697680936796 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cau6:CLOCK\|lpm_divide:Div2 " "Instantiated megafunction \"Cau6:CLOCK\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936796 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1697680936796 ""}  } { { "Cau6.v" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/Cau6.v" 72 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1697680936796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "D:/Homework/CE213/Lab/Lab03/Cau6/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1697680936843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1697680936843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1697680936890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 09:02:16 2023 " "Processing ended: Thu Oct 19 09:02:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1697680936890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1697680936890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1697680936890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1697680936890 ""}
