0.6
2019.1
May 24 2019
14:51:52
/home/it/Vivado_Projects/Lab5_Task1/Lab5_Task1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/it/Vivado_Projects/Lab5_Task1/Lab5_Task1.srcs/sim_1/new/sh_reg_tb.sv,1732087830,systemVerilog,,,,sh_reg_tb,,,,,,,,
/home/it/Vivado_Projects/Lab5_Task1/Lab5_Task1.srcs/sources_1/new/sh_reg.sv,1732087725,systemVerilog,,/home/it/Vivado_Projects/Lab5_Task1/Lab5_Task1.srcs/sim_1/new/sh_reg_tb.sv,,sh_reg,,,,,,,,
