# L1 Cache: 16KB, 4-way, 64B lines (for comparison)
[perf_model/cache]
levels = 3

[perf_model/l1_icache]
perfect = false
cache_size = 16
associativity = 4
cache_block_size = 64
replacement_policy = lru

[perf_model/l1_dcache]
perfect = false
cache_size = 16
associativity = 4
cache_block_size = 64
replacement_policy = lru

[perf_model/l2_cache]
perfect = false
cache_size = 256
associativity = 8
cache_block_size = 64
replacement_policy = lru

[perf_model/l3_cache]
perfect = false
cache_size = 8192
associativity = 16
cache_block_size = 64
replacement_policy = lru

[perf_model/dram]
latency = 100
per_controller_bandwidth = 7.6
num_controllers = 1