{
  "module_name": "nau8810.h",
  "hash_id": "933dadde4d3abaa3923ff1196082cf9f0b6342d845b4278edf33452c98558782",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/nau8810.h",
  "human_readable_source": " \n \n\n#ifndef __NAU8810_H__\n#define __NAU8810_H__\n\n#define NAU8810_REG_RESET\t\t0x00\n#define NAU8810_REG_POWER1\t\t0x01\n#define NAU8810_REG_POWER2\t\t0x02\n#define NAU8810_REG_POWER3\t\t0x03\n#define NAU8810_REG_IFACE\t\t0x04\n#define NAU8810_REG_COMP\t\t0x05\n#define NAU8810_REG_CLOCK\t\t0x06\n#define NAU8810_REG_SMPLR\t\t0x07\n#define NAU8810_REG_DAC\t\t0x0A\n#define NAU8810_REG_DACGAIN\t\t0x0B\n#define NAU8810_REG_ADC\t\t0x0E\n#define NAU8810_REG_ADCGAIN\t\t0x0F\n#define NAU8810_REG_EQ1\t\t0x12\n#define NAU8810_REG_EQ2\t\t0x13\n#define NAU8810_REG_EQ3\t\t0x14\n#define NAU8810_REG_EQ4\t\t0x15\n#define NAU8810_REG_EQ5\t\t0x16\n#define NAU8810_REG_DACLIM1\t\t0x18\n#define NAU8810_REG_DACLIM2\t\t0x19\n#define NAU8810_REG_NOTCH1\t\t0x1B\n#define NAU8810_REG_NOTCH2\t\t0x1C\n#define NAU8810_REG_NOTCH3\t\t0x1D\n#define NAU8810_REG_NOTCH4\t\t0x1E\n#define NAU8810_REG_ALC1\t\t0x20\n#define NAU8810_REG_ALC2\t\t0x21\n#define NAU8810_REG_ALC3\t\t0x22\n#define NAU8810_REG_NOISEGATE\t\t0x23\n#define NAU8810_REG_PLLN\t\t0x24\n#define NAU8810_REG_PLLK1\t\t0x25\n#define NAU8810_REG_PLLK2\t\t0x26\n#define NAU8810_REG_PLLK3\t\t0x27\n#define NAU8810_REG_ATTEN\t\t0x28\n#define NAU8810_REG_INPUT_SIGNAL\t0x2C\n#define NAU8810_REG_PGAGAIN\t\t0x2D\n#define NAU8810_REG_ADCBOOST\t\t0x2F\n#define NAU8810_REG_OUTPUT\t\t0x31\n#define NAU8810_REG_SPKMIX\t\t0x32\n#define NAU8810_REG_SPKGAIN\t\t0x36\n#define NAU8810_REG_MONOMIX\t\t0x38\n#define NAU8810_REG_POWER4\t\t0x3A\n#define NAU8810_REG_TSLOTCTL1\t\t0x3B\n#define NAU8810_REG_TSLOTCTL2\t\t0x3C\n#define NAU8810_REG_DEVICE_REVID\t0x3E\n#define NAU8810_REG_I2C_DEVICEID\t0x3F\n#define NAU8810_REG_ADDITIONID\t0x40\n#define NAU8810_REG_RESERVE\t\t0x41\n#define NAU8810_REG_OUTCTL\t\t0x45\n#define NAU8810_REG_ALC1ENHAN1\t0x46\n#define NAU8810_REG_ALC1ENHAN2\t0x47\n#define NAU8810_REG_MISCCTL\t\t0x49\n#define NAU8810_REG_OUTTIEOFF\t\t0x4B\n#define NAU8810_REG_AGCP2POUT\t0x4C\n#define NAU8810_REG_AGCPOUT\t\t0x4D\n#define NAU8810_REG_AMTCTL\t\t0x4E\n#define NAU8810_REG_OUTTIEOFFMAN\t0x4F\n#define NAU8810_REG_MAX\t\tNAU8810_REG_OUTTIEOFFMAN\n\n\n \n#define NAU8810_DCBUF_EN\t\t(0x1 << 8)\n#define NAU8810_AUX_EN_SFT\t\t6\n#define NAU8810_PLL_EN_SFT\t\t5\n#define NAU8810_MICBIAS_EN_SFT\t4\n#define NAU8810_ABIAS_EN\t\t(0x1 << 3)\n#define NAU8810_IOBUF_EN\t\t(0x1 << 2)\n#define NAU8810_REFIMP_MASK\t\t0x3\n#define NAU8810_REFIMP_DIS\t\t0x0\n#define NAU8810_REFIMP_80K\t\t0x1\n#define NAU8810_REFIMP_300K\t\t0x2\n#define NAU8810_REFIMP_3K\t\t0x3\n\n \n#define NAU8810_BST_EN_SFT\t\t4\n#define NAU8810_PGA_EN_SFT\t\t2\n#define NAU8810_ADC_EN_SFT\t\t0\n\n \n#define NAU8810_DAC_EN_SFT\t\t0\n#define NAU8810_SPKMX_EN_SFT\t\t2\n#define NAU8810_MOUTMX_EN_SFT\t3\n#define NAU8810_PSPK_EN_SFT\t\t5\n#define NAU8810_NSPK_EN_SFT\t\t6\n#define NAU8810_MOUT_EN_SFT\t\t7\n\n \n#define NAU8810_AIFMT_SFT\t\t3\n#define NAU8810_AIFMT_MASK\t\t(0x3 << NAU8810_AIFMT_SFT)\n#define NAU8810_AIFMT_RIGHT\t\t(0x0 << NAU8810_AIFMT_SFT)\n#define NAU8810_AIFMT_LEFT\t\t(0x1 << NAU8810_AIFMT_SFT)\n#define NAU8810_AIFMT_I2S\t\t(0x2 << NAU8810_AIFMT_SFT)\n#define NAU8810_AIFMT_PCM_A\t\t(0x3 << NAU8810_AIFMT_SFT)\n#define NAU8810_WLEN_SFT\t\t5\n#define NAU8810_WLEN_MASK\t\t(0x3 << NAU8810_WLEN_SFT)\n#define NAU8810_WLEN_16\t\t(0x0 << NAU8810_WLEN_SFT)\n#define NAU8810_WLEN_20\t\t(0x1 << NAU8810_WLEN_SFT)\n#define NAU8810_WLEN_24\t\t(0x2 << NAU8810_WLEN_SFT)\n#define NAU8810_WLEN_32\t\t(0x3 << NAU8810_WLEN_SFT)\n#define NAU8810_FSP_IF\t\t\t(0x1 << 7)\n#define NAU8810_BCLKP_IB\t\t(0x1 << 8)\n\n \n#define NAU8810_ADDAP_SFT\t\t0\n#define NAU8810_ADCCM_SFT\t\t1\n#define NAU8810_DACCM_SFT\t\t3\n\n \n#define NAU8810_CLKIO_MASK\t\t0x1\n#define NAU8810_CLKIO_SLAVE\t\t0x0\n#define NAU8810_CLKIO_MASTER\t\t0x1\n#define NAU8810_BCLKSEL_SFT\t\t2\n#define NAU8810_BCLKSEL_MASK\t\t(0x7 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_1\t\t(0x0 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_2\t\t(0x1 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_4\t\t(0x2 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_8\t\t(0x3 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_16\t\t(0x4 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_BCLKDIV_32\t\t(0x5 << NAU8810_BCLKSEL_SFT)\n#define NAU8810_MCLKSEL_SFT\t\t5\n#define NAU8810_MCLKSEL_MASK\t\t(0x7 << NAU8810_MCLKSEL_SFT)\n#define NAU8810_CLKM_SFT\t\t8\n#define NAU8810_CLKM_MASK\t\t(0x1 << NAU8810_CLKM_SFT)\n#define NAU8810_CLKM_MCLK\t\t(0x0 << NAU8810_CLKM_SFT)\n#define NAU8810_CLKM_PLL\t\t(0x1 << NAU8810_CLKM_SFT)\n\n \n#define NAU8810_SMPLR_SFT\t\t1\n#define NAU8810_SMPLR_MASK\t\t(0x7 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_48K\t\t(0x0 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_32K\t\t(0x1 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_24K\t\t(0x2 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_16K\t\t(0x3 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_12K\t\t(0x4 << NAU8810_SMPLR_SFT)\n#define NAU8810_SMPLR_8K\t\t(0x5 << NAU8810_SMPLR_SFT)\n\n \n#define NAU8810_DACPL_SFT\t\t0\n#define NAU8810_DACOS_SFT\t\t3\n#define NAU8810_DEEMP_SFT\t\t4\n\n \n#define NAU8810_DACGAIN_SFT\t\t0\n\n \n#define NAU8810_ADCPL_SFT\t\t0\n#define NAU8810_ADCOS_SFT\t\t3\n#define NAU8810_HPF_SFT\t\t4\n#define NAU8810_HPFEN_SFT\t\t8\n\n \n#define NAU8810_ADCGAIN_SFT\t\t0\n\n \n#define NAU8810_EQ1GC_SFT\t\t0\n#define NAU8810_EQ1CF_SFT\t\t5\n#define NAU8810_EQM_SFT\t\t8\n\n \n#define NAU8810_EQ2GC_SFT\t\t0\n#define NAU8810_EQ2CF_SFT\t\t5\n#define NAU8810_EQ2BW_SFT\t\t8\n\n \n#define NAU8810_EQ3GC_SFT\t\t0\n#define NAU8810_EQ3CF_SFT\t\t5\n#define NAU8810_EQ3BW_SFT\t\t8\n\n \n#define NAU8810_EQ4GC_SFT\t\t0\n#define NAU8810_EQ4CF_SFT\t\t5\n#define NAU8810_EQ4BW_SFT\t\t8\n\n \n#define NAU8810_EQ5GC_SFT\t\t0\n#define NAU8810_EQ5CF_SFT\t\t5\n\n \n#define NAU8810_DACLIMATK_SFT\t\t0\n#define NAU8810_DACLIMDCY_SFT\t\t4\n#define NAU8810_DACLIMEN_SFT\t\t8\n\n \n#define NAU8810_DACLIMBST_SFT\t\t0\n#define NAU8810_DACLIMTHL_SFT\t\t4\n\n \n#define NAU8810_ALCMINGAIN_SFT\t0\n#define NAU8810_ALCMXGAIN_SFT\t\t3\n#define NAU8810_ALCEN_SFT\t\t8\n\n \n#define NAU8810_ALCSL_SFT\t\t0\n#define NAU8810_ALCHT_SFT\t\t4\n#define NAU8810_ALCZC_SFT\t\t8\n\n \n#define NAU8810_ALCATK_SFT\t\t0\n#define NAU8810_ALCDCY_SFT\t\t4\n#define NAU8810_ALCM_SFT\t\t8\n\n \n#define NAU8810_ALCNTH_SFT\t\t0\n#define NAU8810_ALCNEN_SFT\t\t3\n\n \n#define NAU8810_PLLN_MASK\t\t0xF\n#define NAU8810_PLLMCLK_DIV2\t\t(0x1 << 4)\n\n \n#define NAU8810_PLLK1_SFT\t\t18\n#define NAU8810_PLLK1_MASK\t\t0x3F\n\n \n#define NAU8810_PLLK2_SFT\t\t9\n#define NAU8810_PLLK2_MASK\t\t0x1FF\n\n \n#define NAU8810_PLLK3_MASK\t\t0x1FF\n\n \n#define NAU8810_PMICPGA_SFT\t\t0\n#define NAU8810_PMICPGA_EN\t\t(0x1 << NAU8810_PMICPGA_SFT)\n#define NAU8810_NMICPGA_SFT\t\t1\n#define NAU8810_NMICPGA_EN\t\t(0x1 << NAU8810_NMICPGA_SFT)\n#define NAU8810_AUXPGA_SFT\t\t2\n\n \n#define NAU8810_PGAGAIN_SFT\t\t0\n#define NAU8810_PGAMT_SFT\t\t6\n#define NAU8810_PGAZC_SFT\t\t7\n\n \n#define NAU8810_AUXBSTGAIN_SFT\t0\n#define NAU8810_PMICBSTGAIN_SFT\t4\n#define NAU8810_PMICBSTGAIN_MASK\t(0x7 << NAU8810_PMICBSTGAIN_SFT)\n#define NAU8810_PGABST_SFT\t\t8\n\n \n#define NAU8810_DACSPK_SFT\t\t0\n#define NAU8810_BYPSPK_SFT\t\t1\n#define NAU8810_AUXSPK_SFT\t\t5\n\n \n#define NAU8810_SPKGAIN_SFT\t\t0\n#define NAU8810_SPKMT_SFT\t\t6\n#define NAU8810_SPKZC_SFT\t\t7\n\n \n#define NAU8810_DACMOUT_SFT\t\t0\n#define NAU8810_BYPMOUT_SFT\t\t1\n#define NAU8810_AUXMOUT_SFT\t\t2\n#define NAU8810_MOUTMXMT_SFT\t\t6\n\n\n \nenum {\n\tNAU8810_SCLK_MCLK,\n\tNAU8810_SCLK_PLL,\n};\n\nstruct nau8810_pll {\n\tint pre_factor;\n\tint mclk_scaler;\n\tint pll_frac;\n\tint pll_int;\n};\n\nstruct nau8810 {\n\tstruct device *dev;\n\tstruct regmap *regmap;\n\tstruct nau8810_pll pll;\n\tint sysclk;\n\tint clk_id;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}