;redcode
;assert 1
	SPL 0, <-461
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	SPL 0, -2
	SUB @-127, 100
	SUB @-127, 100
	SUB @10, 280
	SUB @10, 280
	ADD 0, @20
	ADD 0, @20
	SUB #3, 0
	SPL 0, <-461
	ADD 100, 9
	SLT 20, @12
	SLT 20, @12
	CMP -702, -10
	ADD #270, <1
	MOV -7, <-20
	SLT @0, 2
	DAT <270, #9
	DAT <270, #1
	DAT <270, #1
	ADD #270, <1
	ADD #270, <1
	ADD 0, 21
	ADD 0, 21
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	ADD 0, 21
	ADD #270, <1
	SUB 0, @20
	SLT @130, 9
	DAT <270, #1
	ADD #270, <1
	ADD #270, <1
	SUB @-201, <-120
	JMP 20, <12
	SLT 20, @12
	SLT 20, @12
	MOV -11, <-20
	SLT @0, 2
	SUB @127, 100
	SUB 0, @20
	JMP 3, 10
	SPL 0, <-461
	SPL 0, <-461
