np	,	V_2
samsung_clk_register_mux	,	F_10
samsung_clk_register_div	,	F_11
__iomem	,	T_2
exynos5420_fixed_factor_clks	,	V_11
exynos5420_gate_clks	,	V_14
device_node	,	V_1
exynos5420_clk_regs	,	V_6
exynos5420_plls	,	V_9
samsung_clk_register_fixed_rate	,	F_8
"%s: unable to determine soc\n"	,	L_2
ext_clk_match	,	V_8
exynos5420_clk_init	,	F_1
reg_base	,	V_3
exynos5420_fixed_rate_clks	,	V_10
samsung_clk_of_register_fixed_ext	,	F_6
ARRAY_SIZE	,	F_5
samsung_clk_init	,	F_4
samsung_clk_register_pll	,	F_7
samsung_clk_register_fixed_factor	,	F_9
panic	,	F_3
"%s: failed to map registers\n"	,	L_1
nr_clks	,	V_5
__func__	,	V_4
__init	,	T_1
of_iomap	,	F_2
samsung_clk_register_gate	,	F_12
exynos5420_fixed_rate_ext_clks	,	V_7
exynos5420_mux_clks	,	V_12
exynos5420_div_clks	,	V_13
