// Seed: 4279444945
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri id_9;
  supply0 id_10 = 1, id_11;
  wire id_12 = 1'b0 == id_10;
  assign id_4 = id_9 == $display(id_3);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  reg id_5;
  initial
    if (1'b0) begin
      id_2 <= id_5;
    end
  module_0(
      id_1, id_1, id_1, id_1, id_4, id_1, id_1, id_1
  );
endmodule
