WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2502136 heartbeat IPC: 3.99659 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2502137 cumulative IPC: 3.99659 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2502137 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 25210804 heartbeat IPC: 0.440361 cumulative IPC: 0.440361 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 47241162 heartbeat IPC: 0.45392 cumulative IPC: 0.447038 (Simulation time: 0 hr 2 min 35 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 68842823 heartbeat IPC: 0.462928 cumulative IPC: 0.452212 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 90870377 heartbeat IPC: 0.453977 cumulative IPC: 0.452652 (Simulation time: 0 hr 4 min 45 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 111376046 heartbeat IPC: 0.487671 cumulative IPC: 0.459247 (Simulation time: 0 hr 5 min 48 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 108873911 cumulative IPC: 0.459247 (Simulation time: 0 hr 5 min 48 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 108873911 (Simulation time: 0 hr 5 min 48 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/620.omnetpp_s-141B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.459247 instructions: 50000004 cycles: 108873911
CPU 0 Branch Prediction Accuracy: 91.4963% MPKI: 17.9017 Average ROB Occupancy at Mispredict: 41.8521
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.83684
BRANCH_INDIRECT: 0.35484
BRANCH_CONDITIONAL: 15.4062
BRANCH_DIRECT_CALL: 0.00142
BRANCH_INDIRECT_CALL: 0.85714
BRANCH_RETURN: 0.44522

LLC TOTAL       ACCESS:    1229016  HIT:     469662  MISS:     759354
LLC LOAD         ACCESS:     627245  HIT:     136115  MISS:     491130
LLC RFO          ACCESS:      89606  HIT:      31099  MISS:      58507
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     280073  HIT:     279360  MISS:        713
LLC TRANSLATION  ACCESS:     232092  HIT:      23088  MISS:     209004
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 202.979 cycles
cpu0_DTLB TOTAL       ACCESS:   18150386  HIT:   16576679  MISS:    1573707
cpu0_DTLB LOAD         ACCESS:   18150386  HIT:   16576679  MISS:    1573707
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 47.1368 cycles
cpu0_ITLB TOTAL       ACCESS:    3935275  HIT:    3820591  MISS:     114684
cpu0_ITLB LOAD         ACCESS:    3935275  HIT:    3820591  MISS:     114684
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 5.15344 cycles
cpu0_L1D TOTAL       ACCESS:   21616217  HIT:   19572584  MISS:    2043633
cpu0_L1D LOAD         ACCESS:   12041048  HIT:   10683232  MISS:    1357816
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    9228909  HIT:    8827904  MISS:     401005
cpu0_L1D TRANSLATION  ACCESS:     346260  HIT:      61448  MISS:     284812
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 91.5131 cycles
cpu0_L1I TOTAL       ACCESS:    4309637  HIT:    4272278  MISS:      37359
cpu0_L1I LOAD         ACCESS:    4309637  HIT:    4272278  MISS:      37359
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 18.5151 cycles
cpu0_L2C TOTAL       ACCESS:    1663859  HIT:     714152  MISS:     949707
cpu0_L2C LOAD         ACCESS:     880342  HIT:     253097  MISS:     627245
cpu0_L2C RFO          ACCESS:     113984  HIT:      24378  MISS:      89606
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     385147  HIT:     384382  MISS:        765
cpu0_L2C TRANSLATION  ACCESS:     284386  HIT:      52295  MISS:     232091
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.081 cycles
cpu0_STLB TOTAL       ACCESS:    1081850  HIT:     836969  MISS:     244881
cpu0_STLB LOAD         ACCESS:    1081850  HIT:     836969  MISS:     244881
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 268.853 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      57131
  ROW_BUFFER_MISS:     701450
 AVG DBUS CONGESTED CYCLE:    3.85095
 WQ ROW_BUFFER_HIT:      67268
  ROW_BUFFER_MISS:     127713  FULL:          0
