#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x144e5e010 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x144e6fa50 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x144ea7060 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144eb1ff0_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x144eb7790_0 .var "out", 31 0;
S_0x144ea5df0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb7850_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144eb78f0_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb79a0_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x144eb7a50_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb7b00_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144eb7be0_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x144ea42f0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb7d20_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x144eb7dd0_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb7e80_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x144eb7f30_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x144eb7fe0_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x144eb1360 .event posedge, v0x144eb7d20_0;
S_0x144e90cd0 .scope module, "sw_tb" "sw_tb" 7 1;
 .timescale 0 0;
v0x144ec4130_0 .net "active", 0 0, L_0x144ecca20;  1 drivers
v0x144ec41e0_0 .var "clk", 0 0;
v0x144ec42f0_0 .var "clk_enable", 0 0;
v0x144ec4380_0 .net "data_address", 31 0, v0x144ec2110_0;  1 drivers
v0x144ec4410_0 .net "data_read", 0 0, L_0x144ecc060;  1 drivers
v0x144ec44a0_0 .var "data_readdata", 31 0;
v0x144ec4530_0 .net "data_write", 0 0, L_0x144ecbaf0;  1 drivers
v0x144ec45c0_0 .net "data_writedata", 31 0, v0x144ebaed0_0;  1 drivers
v0x144ec4690_0 .net "instr_address", 31 0, L_0x144eccb50;  1 drivers
v0x144ec47a0_0 .var "instr_readdata", 31 0;
v0x144ec4830_0 .net "register_v0", 31 0, L_0x144eca3a0;  1 drivers
v0x144ec4900_0 .var "reset", 0 0;
S_0x144eb8140 .scope module, "dut" "mips_cpu_harvard" 7 74, 8 1 0, S_0x144e90cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x144ec5560 .functor OR 1, L_0x144ec5210, L_0x144ec5420, C4<0>, C4<0>;
L_0x144ec5650 .functor BUFZ 1, L_0x144ec4d00, C4<0>, C4<0>, C4<0>;
L_0x144ec5a80 .functor AND 1, L_0x144ec4d00, L_0x144ec5bd0, C4<1>, C4<1>;
L_0x144ec5d50 .functor OR 1, L_0x144ec5a80, L_0x144ec5af0, C4<0>, C4<0>;
L_0x144ec5e80 .functor OR 1, L_0x144ec5d50, L_0x144ec5900, C4<0>, C4<0>;
L_0x144ec5fa0 .functor OR 1, L_0x144ec5e80, L_0x144ec7240, C4<0>, C4<0>;
L_0x144ec6050 .functor OR 1, L_0x144ec5fa0, L_0x144ec6cd0, C4<0>, C4<0>;
L_0x144ec6be0 .functor AND 1, L_0x144ec66f0, L_0x144ec6810, C4<1>, C4<1>;
L_0x144ec6cd0 .functor OR 1, L_0x144ec6490, L_0x144ec6be0, C4<0>, C4<0>;
L_0x144ec7240 .functor AND 1, L_0x144ec69c0, L_0x144ec6ef0, C4<1>, C4<1>;
L_0x144ec77a0 .functor OR 1, L_0x144ec70e0, L_0x144ec7410, C4<0>, C4<0>;
L_0x144ec5820 .functor OR 1, L_0x144ec7b90, L_0x144ec7e40, C4<0>, C4<0>;
L_0x144ec8170 .functor AND 1, L_0x144ec7660, L_0x144ec5820, C4<1>, C4<1>;
L_0x144ec8370 .functor OR 1, L_0x144ec8000, L_0x144ec84b0, C4<0>, C4<0>;
L_0x144ec8800 .functor OR 1, L_0x144ec8370, L_0x144ec86e0, C4<0>, C4<0>;
L_0x144ec8260 .functor AND 1, L_0x144ec4d00, L_0x144ec8800, C4<1>, C4<1>;
L_0x144ec8590 .functor AND 1, L_0x144ec4d00, L_0x144ec89f0, C4<1>, C4<1>;
L_0x144ec88b0 .functor AND 1, L_0x144ec4d00, L_0x144ec6ac0, C4<1>, C4<1>;
L_0x144ec94b0 .functor AND 1, v0x144ec1ff0_0, v0x144ec3e30_0, C4<1>, C4<1>;
L_0x144ec9520 .functor AND 1, L_0x144ec94b0, L_0x144ec6050, C4<1>, C4<1>;
L_0x144ec9650 .functor OR 1, L_0x144ec6cd0, L_0x144ec7240, C4<0>, C4<0>;
L_0x144eca410 .functor BUFZ 32, L_0x144eca000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144eca500 .functor BUFZ 32, L_0x144eca2b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144ecb470 .functor AND 1, v0x144ec42f0_0, L_0x144ec8260, C4<1>, C4<1>;
L_0x144ecb4e0 .functor AND 1, L_0x144ecb470, v0x144ec1ff0_0, C4<1>, C4<1>;
L_0x144ec9d20 .functor AND 1, L_0x144ecb4e0, L_0x144ecb6c0, C4<1>, C4<1>;
L_0x144ecb9a0 .functor AND 1, v0x144ec1ff0_0, v0x144ec3e30_0, C4<1>, C4<1>;
L_0x144ecbaf0 .functor AND 1, L_0x144ecb9a0, L_0x144ec6220, C4<1>, C4<1>;
L_0x144ecb760 .functor OR 1, L_0x144ecbba0, L_0x144ecbc40, C4<0>, C4<0>;
L_0x144ecbff0 .functor AND 1, L_0x144ecb760, L_0x144ecb850, C4<1>, C4<1>;
L_0x144ecc060 .functor OR 1, L_0x144ec5900, L_0x144ecbff0, C4<0>, C4<0>;
L_0x144ecca20 .functor BUFZ 1, v0x144ec1ff0_0, C4<0>, C4<0>, C4<0>;
L_0x144eccb50 .functor BUFZ 32, v0x144ec2080_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144ebd2c0_0 .net *"_ivl_100", 31 0, L_0x144ec6e50;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebd350_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebd3e0_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x144ebd470_0 .net *"_ivl_106", 0 0, L_0x144ec69c0;  1 drivers
v0x144ebd500_0 .net *"_ivl_109", 5 0, L_0x144ec7040;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x144ebd5a0_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x144ebd650_0 .net *"_ivl_112", 0 0, L_0x144ec6ef0;  1 drivers
v0x144ebd6f0_0 .net *"_ivl_116", 31 0, L_0x144ec7370;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebd7a0_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x144ebd8b0_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x144ebd960_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x144ebda10_0 .net *"_ivl_122", 0 0, L_0x144ec70e0;  1 drivers
v0x144ebdab0_0 .net *"_ivl_124", 31 0, L_0x144ec7580;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebdb60_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x144ebdc10_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x144ebdcc0_0 .net *"_ivl_130", 0 0, L_0x144ec7410;  1 drivers
v0x144ebdd60_0 .net *"_ivl_134", 31 0, L_0x144ec78f0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebdef0_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebdf80_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x144ebe030_0 .net *"_ivl_140", 0 0, L_0x144ec7660;  1 drivers
v0x144ebe0d0_0 .net *"_ivl_143", 5 0, L_0x144ec7ca0;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x144ebe180_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x144ebe230_0 .net *"_ivl_146", 0 0, L_0x144ec7b90;  1 drivers
v0x144ebe2d0_0 .net *"_ivl_149", 5 0, L_0x144ec7f60;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x144ebe380_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x144ebe430_0 .net *"_ivl_152", 0 0, L_0x144ec7e40;  1 drivers
v0x144ebe4d0_0 .net *"_ivl_155", 0 0, L_0x144ec5820;  1 drivers
v0x144ebe570_0 .net *"_ivl_159", 1 0, L_0x144ec82d0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x144ebe620_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x144ebe6d0_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x144ebe780_0 .net *"_ivl_162", 0 0, L_0x144ec8000;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x144ebe820_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x144ebe8d0_0 .net *"_ivl_166", 0 0, L_0x144ec84b0;  1 drivers
v0x144ebde00_0 .net *"_ivl_169", 0 0, L_0x144ec8370;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x144ebeb60_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x144ebebf0_0 .net *"_ivl_172", 0 0, L_0x144ec86e0;  1 drivers
v0x144ebec80_0 .net *"_ivl_175", 0 0, L_0x144ec8800;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x144ebed10_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x144ebedb0_0 .net *"_ivl_180", 0 0, L_0x144ec89f0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x144ebee50_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x144ebef00_0 .net *"_ivl_186", 0 0, L_0x144ec6ac0;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x144ebefa0_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x144ebf050_0 .net *"_ivl_197", 4 0, L_0x144ec90e0;  1 drivers
v0x144ebf100_0 .net *"_ivl_199", 4 0, L_0x144ec8f70;  1 drivers
v0x144ebf1b0_0 .net *"_ivl_20", 31 0, L_0x144ec5070;  1 drivers
v0x144ebf260_0 .net *"_ivl_200", 4 0, L_0x144ec9010;  1 drivers
v0x144ebf310_0 .net *"_ivl_205", 0 0, L_0x144ec94b0;  1 drivers
v0x144ebf3b0_0 .net *"_ivl_209", 0 0, L_0x144ec9650;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x144ebf450_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x144ebf500_0 .net *"_ivl_212", 31 0, L_0x144ec8640;  1 drivers
v0x144ebf5b0_0 .net *"_ivl_214", 31 0, L_0x144ec9180;  1 drivers
v0x144ebf660_0 .net *"_ivl_216", 31 0, L_0x144ec99f0;  1 drivers
v0x144ebf710_0 .net *"_ivl_218", 31 0, L_0x144ec98b0;  1 drivers
v0x144ebf7c0_0 .net *"_ivl_227", 0 0, L_0x144ecb470;  1 drivers
v0x144ebf860_0 .net *"_ivl_229", 0 0, L_0x144ecb4e0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebf900_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x144ebf9b0_0 .net *"_ivl_230", 31 0, L_0x144ecb620;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ebfa60_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x144ebfb10_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x144ebfbc0_0 .net *"_ivl_236", 0 0, L_0x144ecb6c0;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x144ebfc60_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x144ebfd10_0 .net *"_ivl_241", 0 0, L_0x144ecb9a0;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x144ebfdb0_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x144ebfe60_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x144ebff10_0 .net *"_ivl_255", 0 0, L_0x144ecb850;  1 drivers
v0x144ebe970_0 .net *"_ivl_257", 0 0, L_0x144ecbff0;  1 drivers
v0x144ebea10_0 .net *"_ivl_26", 0 0, L_0x144ec5210;  1 drivers
v0x144ebeab0_0 .net *"_ivl_261", 15 0, L_0x144ecc490;  1 drivers
v0x144ebffa0_0 .net *"_ivl_262", 17 0, L_0x144ecbd20;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144ec0050_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x144ec0100_0 .net *"_ivl_268", 15 0, L_0x144ecc740;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144ec01b0_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x144ec0260_0 .net *"_ivl_273", 0 0, L_0x144ecc670;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x144ec0310_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec03c0_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x144ec0470_0 .net *"_ivl_278", 13 0, L_0x144ecc7e0;  1 drivers
v0x144ec0520_0 .net *"_ivl_28", 31 0, L_0x144ec5330;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec05d0_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x144ec0680_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x144ec0730_0 .net *"_ivl_34", 0 0, L_0x144ec5420;  1 drivers
v0x144ec07d0_0 .net *"_ivl_4", 31 0, L_0x144ec4bd0;  1 drivers
v0x144ec0880_0 .net *"_ivl_41", 2 0, L_0x144ec5700;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x144ec0930_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x144ec09e0_0 .net *"_ivl_47", 2 0, L_0x144ec59e0;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x144ec0a90_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x144ec0b40_0 .net *"_ivl_53", 0 0, L_0x144ec5bd0;  1 drivers
v0x144ec0be0_0 .net *"_ivl_55", 0 0, L_0x144ec5a80;  1 drivers
v0x144ec0c80_0 .net *"_ivl_57", 0 0, L_0x144ec5d50;  1 drivers
v0x144ec0d20_0 .net *"_ivl_59", 0 0, L_0x144ec5e80;  1 drivers
v0x144ec0dc0_0 .net *"_ivl_61", 0 0, L_0x144ec5fa0;  1 drivers
v0x144ec0e60_0 .net *"_ivl_65", 2 0, L_0x144ec6160;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x144ec0f10_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec0fc0_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x144ec1070_0 .net *"_ivl_70", 31 0, L_0x144ec63f0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec1120_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x144ec11d0_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x144ec1280_0 .net *"_ivl_76", 0 0, L_0x144ec6490;  1 drivers
v0x144ec1320_0 .net *"_ivl_78", 31 0, L_0x144ec6650;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec13d0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec1480_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x144ec1530_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x144ec15e0_0 .net *"_ivl_84", 0 0, L_0x144ec66f0;  1 drivers
v0x144ec1680_0 .net *"_ivl_87", 0 0, L_0x144ec65b0;  1 drivers
v0x144ec1730_0 .net *"_ivl_88", 31 0, L_0x144ec68c0;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144ec17e0_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x144ec1890_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x144ec1940_0 .net *"_ivl_94", 0 0, L_0x144ec6810;  1 drivers
v0x144ec19e0_0 .net *"_ivl_97", 0 0, L_0x144ec6be0;  1 drivers
v0x144ec1a80_0 .net "active", 0 0, L_0x144ecca20;  alias, 1 drivers
v0x144ec1b20_0 .net "alu_op1", 31 0, L_0x144eca410;  1 drivers
v0x144ec1bc0_0 .net "alu_op2", 31 0, L_0x144eca500;  1 drivers
v0x144ec1c60_0 .net "alui_instr", 0 0, L_0x144ec5af0;  1 drivers
v0x144ec1d00_0 .net "b_flag", 0 0, v0x144eb8d90_0;  1 drivers
v0x144ec1db0_0 .net "b_imm", 17 0, L_0x144ecc550;  1 drivers
v0x144ec1e40_0 .net "b_offset", 31 0, L_0x144ecc940;  1 drivers
v0x144ec1ed0_0 .net "clk", 0 0, v0x144ec41e0_0;  1 drivers
v0x144ec1f60_0 .net "clk_enable", 0 0, v0x144ec42f0_0;  1 drivers
v0x144ec1ff0_0 .var "cpu_active", 0 0;
v0x144ec2080_0 .var "curr_addr", 31 0;
v0x144ec2110_0 .var "data_address", 31 0;
v0x144ec21b0_0 .net "data_read", 0 0, L_0x144ecc060;  alias, 1 drivers
v0x144ec2250_0 .net "data_readdata", 31 0, v0x144ec44a0_0;  1 drivers
v0x144ec2330_0 .net "data_write", 0 0, L_0x144ecbaf0;  alias, 1 drivers
v0x144ec23d0_0 .net "data_writedata", 31 0, v0x144ebaed0_0;  alias, 1 drivers
v0x144ec2470_0 .var "delay_slot", 31 0;
v0x144ec2510_0 .net "effective_addr", 31 0, v0x144eb9150_0;  1 drivers
v0x144ec25b0_0 .net "funct_code", 5 0, L_0x144ec4b30;  1 drivers
v0x144ec2660_0 .net "hi_out", 31 0, v0x144ebb2e0_0;  1 drivers
v0x144ec2720_0 .net "hl_reg_enable", 0 0, L_0x144ec9d20;  1 drivers
v0x144ec27f0_0 .net "instr_address", 31 0, L_0x144eccb50;  alias, 1 drivers
v0x144ec2890_0 .net "instr_opcode", 5 0, L_0x144ec4a10;  1 drivers
v0x144ec2930_0 .net "instr_readdata", 31 0, v0x144ec47a0_0;  1 drivers
v0x144ec2a00_0 .net "j_imm", 0 0, L_0x144ec77a0;  1 drivers
v0x144ec2aa0_0 .net "j_reg", 0 0, L_0x144ec8170;  1 drivers
v0x144ec2b40_0 .net "link_const", 0 0, L_0x144ec6cd0;  1 drivers
v0x144ec2be0_0 .net "link_reg", 0 0, L_0x144ec7240;  1 drivers
v0x144ec2c80_0 .net "lo_out", 31 0, v0x144ebba10_0;  1 drivers
v0x144ec2d20_0 .net "load_data", 31 0, v0x144eba240_0;  1 drivers
v0x144ec2dd0_0 .net "load_instr", 0 0, L_0x144ec5900;  1 drivers
v0x144ec2e60_0 .net "lw", 0 0, L_0x144ec4e20;  1 drivers
v0x144ec2f00_0 .net "mfhi", 0 0, L_0x144ec8590;  1 drivers
v0x144ec2fa0_0 .net "mflo", 0 0, L_0x144ec88b0;  1 drivers
v0x144ec3040_0 .net "movefrom", 0 0, L_0x144ec5560;  1 drivers
v0x144ec30e0_0 .net "muldiv", 0 0, L_0x144ec8260;  1 drivers
v0x144ec3180_0 .var "next_delay_slot", 31 0;
v0x144ec3230_0 .net "partial_store", 0 0, L_0x144ecb760;  1 drivers
v0x144ec32d0_0 .net "r_format", 0 0, L_0x144ec4d00;  1 drivers
v0x144ec3370_0 .net "reg_a_read_data", 31 0, L_0x144eca000;  1 drivers
v0x144ec3430_0 .net "reg_a_read_index", 4 0, L_0x144ec8e90;  1 drivers
v0x144ec34e0_0 .net "reg_b_read_data", 31 0, L_0x144eca2b0;  1 drivers
v0x144ec3570_0 .net "reg_b_read_index", 4 0, L_0x144ec8ad0;  1 drivers
v0x144ec3630_0 .net "reg_dst", 0 0, L_0x144ec5650;  1 drivers
v0x144ec36c0_0 .net "reg_write", 0 0, L_0x144ec6050;  1 drivers
v0x144ec3760_0 .net "reg_write_data", 31 0, L_0x144ec9c80;  1 drivers
v0x144ec3820_0 .net "reg_write_enable", 0 0, L_0x144ec9520;  1 drivers
v0x144ec38d0_0 .net "reg_write_index", 4 0, L_0x144ec9350;  1 drivers
v0x144ec3980_0 .net "register_v0", 31 0, L_0x144eca3a0;  alias, 1 drivers
v0x144ec3a30_0 .net "reset", 0 0, v0x144ec4900_0;  1 drivers
v0x144ec3ac0_0 .net "result", 31 0, v0x144eb95a0_0;  1 drivers
v0x144ec3b70_0 .net "result_hi", 31 0, v0x144eb8f40_0;  1 drivers
v0x144ec3c40_0 .net "result_lo", 31 0, v0x144eb90a0_0;  1 drivers
v0x144ec3d10_0 .net "sb", 0 0, L_0x144ecbba0;  1 drivers
v0x144ec3da0_0 .net "sh", 0 0, L_0x144ecbc40;  1 drivers
v0x144ec3e30_0 .var "state", 0 0;
v0x144ec3ed0_0 .net "store_instr", 0 0, L_0x144ec6220;  1 drivers
v0x144ec3f70_0 .net "sw", 0 0, L_0x144ec4f90;  1 drivers
E_0x144eae750/0 .event edge, v0x144eb8d90_0, v0x144ec2470_0, v0x144ec1e40_0, v0x144ec2a00_0;
E_0x144eae750/1 .event edge, v0x144eb8ff0_0, v0x144ec2aa0_0, v0x144ebc6d0_0;
E_0x144eae750 .event/or E_0x144eae750/0, E_0x144eae750/1;
E_0x144eb84c0 .event edge, v0x144ebabb0_0, v0x144eb9150_0;
L_0x144ec4a10 .part v0x144ec47a0_0, 26, 6;
L_0x144ec4b30 .part v0x144ec47a0_0, 0, 6;
L_0x144ec4bd0 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x148088010;
L_0x144ec4d00 .cmp/eq 32, L_0x144ec4bd0, L_0x148088058;
L_0x144ec4e20 .cmp/eq 6, L_0x144ec4a10, L_0x1480880a0;
L_0x144ec4f90 .cmp/eq 6, L_0x144ec4a10, L_0x1480880e8;
L_0x144ec5070 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x148088130;
L_0x144ec5210 .cmp/eq 32, L_0x144ec5070, L_0x148088178;
L_0x144ec5330 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x1480881c0;
L_0x144ec5420 .cmp/eq 32, L_0x144ec5330, L_0x148088208;
L_0x144ec5700 .part L_0x144ec4a10, 3, 3;
L_0x144ec5900 .cmp/eq 3, L_0x144ec5700, L_0x148088250;
L_0x144ec59e0 .part L_0x144ec4a10, 3, 3;
L_0x144ec5af0 .cmp/eq 3, L_0x144ec59e0, L_0x148088298;
L_0x144ec5bd0 .reduce/nor L_0x144ec8260;
L_0x144ec6160 .part L_0x144ec4a10, 3, 3;
L_0x144ec6220 .cmp/eq 3, L_0x144ec6160, L_0x1480882e0;
L_0x144ec63f0 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x148088328;
L_0x144ec6490 .cmp/eq 32, L_0x144ec63f0, L_0x148088370;
L_0x144ec6650 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x1480883b8;
L_0x144ec66f0 .cmp/eq 32, L_0x144ec6650, L_0x148088400;
L_0x144ec65b0 .part v0x144ec47a0_0, 20, 1;
L_0x144ec68c0 .concat [ 1 31 0 0], L_0x144ec65b0, L_0x148088448;
L_0x144ec6810 .cmp/eq 32, L_0x144ec68c0, L_0x148088490;
L_0x144ec6e50 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x1480884d8;
L_0x144ec69c0 .cmp/eq 32, L_0x144ec6e50, L_0x148088520;
L_0x144ec7040 .part v0x144ec47a0_0, 0, 6;
L_0x144ec6ef0 .cmp/eq 6, L_0x144ec7040, L_0x148088568;
L_0x144ec7370 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x1480885b0;
L_0x144ec70e0 .cmp/eq 32, L_0x144ec7370, L_0x1480885f8;
L_0x144ec7580 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x148088640;
L_0x144ec7410 .cmp/eq 32, L_0x144ec7580, L_0x148088688;
L_0x144ec78f0 .concat [ 6 26 0 0], L_0x144ec4a10, L_0x1480886d0;
L_0x144ec7660 .cmp/eq 32, L_0x144ec78f0, L_0x148088718;
L_0x144ec7ca0 .part v0x144ec47a0_0, 0, 6;
L_0x144ec7b90 .cmp/eq 6, L_0x144ec7ca0, L_0x148088760;
L_0x144ec7f60 .part v0x144ec47a0_0, 0, 6;
L_0x144ec7e40 .cmp/eq 6, L_0x144ec7f60, L_0x1480887a8;
L_0x144ec82d0 .part L_0x144ec4b30, 3, 2;
L_0x144ec8000 .cmp/eq 2, L_0x144ec82d0, L_0x1480887f0;
L_0x144ec84b0 .cmp/eq 6, L_0x144ec4b30, L_0x148088838;
L_0x144ec86e0 .cmp/eq 6, L_0x144ec4b30, L_0x148088880;
L_0x144ec89f0 .cmp/eq 6, L_0x144ec4b30, L_0x1480888c8;
L_0x144ec6ac0 .cmp/eq 6, L_0x144ec4b30, L_0x148088910;
L_0x144ec8e90 .part v0x144ec47a0_0, 21, 5;
L_0x144ec8ad0 .part v0x144ec47a0_0, 16, 5;
L_0x144ec90e0 .part v0x144ec47a0_0, 11, 5;
L_0x144ec8f70 .part v0x144ec47a0_0, 16, 5;
L_0x144ec9010 .functor MUXZ 5, L_0x144ec8f70, L_0x144ec90e0, L_0x144ec5650, C4<>;
L_0x144ec9350 .functor MUXZ 5, L_0x144ec9010, L_0x148088958, L_0x144ec6cd0, C4<>;
L_0x144ec8640 .arith/sum 32, v0x144ec2470_0, L_0x1480889a0;
L_0x144ec9180 .functor MUXZ 32, v0x144eb95a0_0, v0x144eba240_0, L_0x144ec5900, C4<>;
L_0x144ec99f0 .functor MUXZ 32, L_0x144ec9180, v0x144ebba10_0, L_0x144ec88b0, C4<>;
L_0x144ec98b0 .functor MUXZ 32, L_0x144ec99f0, v0x144ebb2e0_0, L_0x144ec8590, C4<>;
L_0x144ec9c80 .functor MUXZ 32, L_0x144ec98b0, L_0x144ec8640, L_0x144ec9650, C4<>;
L_0x144ecb620 .concat [ 1 31 0 0], v0x144ec3e30_0, L_0x148088ac0;
L_0x144ecb6c0 .cmp/eq 32, L_0x144ecb620, L_0x148088b08;
L_0x144ecbba0 .cmp/eq 6, L_0x144ec4a10, L_0x148088b50;
L_0x144ecbc40 .cmp/eq 6, L_0x144ec4a10, L_0x148088b98;
L_0x144ecb850 .reduce/nor v0x144ec3e30_0;
L_0x144ecc490 .part v0x144ec47a0_0, 0, 16;
L_0x144ecbd20 .concat [ 16 2 0 0], L_0x144ecc490, L_0x148088c28;
L_0x144ecc740 .part L_0x144ecbd20, 0, 16;
L_0x144ecc550 .concat [ 2 16 0 0], L_0x148088c70, L_0x144ecc740;
L_0x144ecc670 .part L_0x144ecc550, 17, 1;
L_0x144ecc7e0 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x144ecc670, C4<>;
L_0x144ecc940 .concat [ 18 14 0 0], L_0x144ecc550, L_0x144ecc7e0;
S_0x144eb8500 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x144eb8860_0 .net *"_ivl_10", 15 0, L_0x144ecae00;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x144eb8920_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x144eb89d0_0 .net *"_ivl_17", 15 0, L_0x144ecaf40;  1 drivers
v0x144eb8a90_0 .net *"_ivl_5", 0 0, L_0x144eca750;  1 drivers
v0x144eb8b40_0 .net *"_ivl_6", 15 0, L_0x144ec7d40;  1 drivers
v0x144eb8c30_0 .net *"_ivl_9", 15 0, L_0x144ecab00;  1 drivers
v0x144eb8ce0_0 .net "addr_rt", 4 0, L_0x144ecb1b0;  1 drivers
v0x144eb8d90_0 .var "b_flag", 0 0;
v0x144eb8e30_0 .net "funct", 5 0, L_0x144ec9740;  1 drivers
v0x144eb8f40_0 .var "hi", 31 0;
v0x144eb8ff0_0 .net "instructionword", 31 0, v0x144ec47a0_0;  alias, 1 drivers
v0x144eb90a0_0 .var "lo", 31 0;
v0x144eb9150_0 .var "memaddroffset", 31 0;
v0x144eb9200_0 .var "multresult", 63 0;
v0x144eb92b0_0 .net "op1", 31 0, L_0x144eca410;  alias, 1 drivers
v0x144eb9360_0 .net "op2", 31 0, L_0x144eca500;  alias, 1 drivers
v0x144eb9410_0 .net "opcode", 5 0, L_0x144eca6b0;  1 drivers
v0x144eb95a0_0 .var "result", 31 0;
v0x144eb9630_0 .net "shamt", 4 0, L_0x144ecb110;  1 drivers
v0x144eb96e0_0 .net/s "sign_op1", 31 0, L_0x144eca410;  alias, 1 drivers
v0x144eb97a0_0 .net/s "sign_op2", 31 0, L_0x144eca500;  alias, 1 drivers
v0x144eb9830_0 .net "simmediatedata", 31 0, L_0x144ecaea0;  1 drivers
v0x144eb98c0_0 .net "simmediatedatas", 31 0, L_0x144ecaea0;  alias, 1 drivers
v0x144eb9950_0 .net "uimmediatedata", 31 0, L_0x144ecafe0;  1 drivers
v0x144eb99e0_0 .net "unsign_op1", 31 0, L_0x144eca410;  alias, 1 drivers
v0x144eb9ab0_0 .net "unsign_op2", 31 0, L_0x144eca500;  alias, 1 drivers
v0x144eb9b90_0 .var "unsigned_result", 31 0;
E_0x144eb87d0/0 .event edge, v0x144eb9410_0, v0x144eb8e30_0, v0x144eb9360_0, v0x144eb9630_0;
E_0x144eb87d0/1 .event edge, v0x144eb92b0_0, v0x144eb9200_0, v0x144eb8ce0_0, v0x144eb9830_0;
E_0x144eb87d0/2 .event edge, v0x144eb9950_0, v0x144eb9b90_0;
E_0x144eb87d0 .event/or E_0x144eb87d0/0, E_0x144eb87d0/1, E_0x144eb87d0/2;
L_0x144eca6b0 .part v0x144ec47a0_0, 26, 6;
L_0x144ec9740 .part v0x144ec47a0_0, 0, 6;
L_0x144eca750 .part v0x144ec47a0_0, 15, 1;
LS_0x144ec7d40_0_0 .concat [ 1 1 1 1], L_0x144eca750, L_0x144eca750, L_0x144eca750, L_0x144eca750;
LS_0x144ec7d40_0_4 .concat [ 1 1 1 1], L_0x144eca750, L_0x144eca750, L_0x144eca750, L_0x144eca750;
LS_0x144ec7d40_0_8 .concat [ 1 1 1 1], L_0x144eca750, L_0x144eca750, L_0x144eca750, L_0x144eca750;
LS_0x144ec7d40_0_12 .concat [ 1 1 1 1], L_0x144eca750, L_0x144eca750, L_0x144eca750, L_0x144eca750;
L_0x144ec7d40 .concat [ 4 4 4 4], LS_0x144ec7d40_0_0, LS_0x144ec7d40_0_4, LS_0x144ec7d40_0_8, LS_0x144ec7d40_0_12;
L_0x144ecab00 .part v0x144ec47a0_0, 0, 16;
L_0x144ecae00 .concat [ 16 0 0 0], L_0x144ecab00;
L_0x144ecaea0 .concat [ 16 16 0 0], L_0x144ecae00, L_0x144ec7d40;
L_0x144ecaf40 .part v0x144ec47a0_0, 0, 16;
L_0x144ecafe0 .concat [ 16 16 0 0], L_0x144ecaf40, L_0x148088a78;
L_0x144ecb110 .part v0x144ec47a0_0, 6, 5;
L_0x144ecb1b0 .part v0x144ec47a0_0, 16, 5;
S_0x144eb9ce0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x144eb9f80_0 .net "address", 31 0, v0x144eb9150_0;  alias, 1 drivers
v0x144eba030_0 .net "datafromMem", 31 0, v0x144ec44a0_0;  alias, 1 drivers
v0x144eba0d0_0 .net "instr_word", 31 0, v0x144ec47a0_0;  alias, 1 drivers
v0x144eba1a0_0 .net "opcode", 5 0, L_0x144ecb2b0;  1 drivers
v0x144eba240_0 .var "out_transformed", 31 0;
v0x144eba330_0 .net "regword", 31 0, L_0x144eca2b0;  alias, 1 drivers
v0x144eba3e0_0 .net "whichbyte", 1 0, L_0x144ecb350;  1 drivers
E_0x144eb9f20/0 .event edge, v0x144eba1a0_0, v0x144eba030_0, v0x144eba3e0_0, v0x144eb8ff0_0;
E_0x144eb9f20/1 .event edge, v0x144eba330_0;
E_0x144eb9f20 .event/or E_0x144eb9f20/0, E_0x144eb9f20/1;
L_0x144ecb2b0 .part v0x144ec47a0_0, 26, 6;
L_0x144ecb350 .part v0x144eb9150_0, 0, 2;
S_0x144eba510 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x144eba7b0_0 .net *"_ivl_1", 1 0, L_0x144ecc250;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x144eba870_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x144eba920_0 .net "bytenum", 2 0, L_0x144ecbf00;  1 drivers
v0x144eba9e0_0 .net "dataword", 31 0, v0x144ec44a0_0;  alias, 1 drivers
v0x144ebaaa0_0 .net "eff_addr", 31 0, v0x144eb9150_0;  alias, 1 drivers
v0x144ebabb0_0 .net "opcode", 5 0, L_0x144ec4a10;  alias, 1 drivers
v0x144ebac40_0 .net "regbyte", 7 0, L_0x144ecc330;  1 drivers
v0x144ebacf0_0 .net "reghalfword", 15 0, L_0x144ecc3d0;  1 drivers
v0x144ebada0_0 .net "regword", 31 0, L_0x144eca2b0;  alias, 1 drivers
v0x144ebaed0_0 .var "storedata", 31 0;
E_0x144eba750/0 .event edge, v0x144ebabb0_0, v0x144eba330_0, v0x144eba920_0, v0x144ebac40_0;
E_0x144eba750/1 .event edge, v0x144eba030_0, v0x144ebacf0_0;
E_0x144eba750 .event/or E_0x144eba750/0, E_0x144eba750/1;
L_0x144ecc250 .part v0x144eb9150_0, 0, 2;
L_0x144ecbf00 .concat [ 2 1 0 0], L_0x144ecc250, L_0x148088be0;
L_0x144ecc330 .part L_0x144eca2b0, 0, 8;
L_0x144ecc3d0 .part L_0x144eca2b0, 0, 16;
S_0x144ebafa0 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x144ebb230_0 .net "clk", 0 0, v0x144ec41e0_0;  alias, 1 drivers
v0x144ebb2e0_0 .var "data", 31 0;
v0x144ebb390_0 .net "data_in", 31 0, v0x144eb8f40_0;  alias, 1 drivers
v0x144ebb460_0 .net "data_out", 31 0, v0x144ebb2e0_0;  alias, 1 drivers
v0x144ebb500_0 .net "enable", 0 0, L_0x144ec9d20;  alias, 1 drivers
v0x144ebb5e0_0 .net "reset", 0 0, v0x144ec4900_0;  alias, 1 drivers
E_0x144ebb1e0 .event posedge, v0x144ebb230_0;
S_0x144ebb700 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x144ebb980_0 .net "clk", 0 0, v0x144ec41e0_0;  alias, 1 drivers
v0x144ebba10_0 .var "data", 31 0;
v0x144ebbaa0_0 .net "data_in", 31 0, v0x144eb90a0_0;  alias, 1 drivers
v0x144ebbb70_0 .net "data_out", 31 0, v0x144ebba10_0;  alias, 1 drivers
v0x144ebbc10_0 .net "enable", 0 0, L_0x144ec9d20;  alias, 1 drivers
v0x144ebbce0_0 .net "reset", 0 0, v0x144ec4900_0;  alias, 1 drivers
S_0x144ebbdf0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x144eb8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x144eca000 .functor BUFZ 32, L_0x144ec9b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x144eca2b0 .functor BUFZ 32, L_0x144eca0f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144ebca80_2 .array/port v0x144ebca80, 2;
L_0x144eca3a0 .functor BUFZ 32, v0x144ebca80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x144ebc120_0 .net *"_ivl_0", 31 0, L_0x144ec9b90;  1 drivers
v0x144ebc1e0_0 .net *"_ivl_10", 6 0, L_0x144eca190;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144ebc280_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x144ebc320_0 .net *"_ivl_2", 6 0, L_0x144ec9ee0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x144ebc3d0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x144ebc4c0_0 .net *"_ivl_8", 31 0, L_0x144eca0f0;  1 drivers
v0x144ebc570_0 .net "r_clk", 0 0, v0x144ec41e0_0;  alias, 1 drivers
v0x144ebc640_0 .net "r_clk_enable", 0 0, v0x144ec42f0_0;  alias, 1 drivers
v0x144ebc6d0_0 .net "read_data1", 31 0, L_0x144eca000;  alias, 1 drivers
v0x144ebc7e0_0 .net "read_data2", 31 0, L_0x144eca2b0;  alias, 1 drivers
v0x144ebc870_0 .net "read_reg1", 4 0, L_0x144ec8e90;  alias, 1 drivers
v0x144ebc920_0 .net "read_reg2", 4 0, L_0x144ec8ad0;  alias, 1 drivers
v0x144ebc9d0_0 .net "register_v0", 31 0, L_0x144eca3a0;  alias, 1 drivers
v0x144ebca80 .array "registers", 0 31, 31 0;
v0x144ebce20_0 .net "reset", 0 0, v0x144ec4900_0;  alias, 1 drivers
v0x144ebcef0_0 .net "write_control", 0 0, L_0x144ec9520;  alias, 1 drivers
v0x144ebcf80_0 .net "write_data", 31 0, L_0x144ec9c80;  alias, 1 drivers
v0x144ebd110_0 .net "write_reg", 4 0, L_0x144ec9350;  alias, 1 drivers
L_0x144ec9b90 .array/port v0x144ebca80, L_0x144ec9ee0;
L_0x144ec9ee0 .concat [ 5 2 0 0], L_0x144ec8e90, L_0x1480889e8;
L_0x144eca0f0 .array/port v0x144ebca80, L_0x144eca190;
L_0x144eca190 .concat [ 5 2 0 0], L_0x144ec8ad0, L_0x148088a30;
    .scope S_0x144ea42f0;
T_0 ;
    %wait E_0x144eb1360;
    %load/vec4 v0x144eb7fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x144eb7dd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x144eb7e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x144eb7f30_0;
    %assign/vec4 v0x144eb7dd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x144ebbdf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x144ebca80, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x144ebbdf0;
T_2 ;
    %wait E_0x144ebb1e0;
    %load/vec4 v0x144ebce20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x144ebc640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x144ebcef0_0;
    %load/vec4 v0x144ebd110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x144ebcf80_0;
    %load/vec4 v0x144ebd110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x144ebca80, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x144eb8500;
T_3 ;
    %wait E_0x144eb87d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %load/vec4 v0x144eb9410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %jmp T_3.24;
T_3.0 ;
    %load/vec4 v0x144eb8e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.38, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.39, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.40, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.41, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %jmp T_3.46;
T_3.25 ;
    %load/vec4 v0x144eb97a0_0;
    %ix/getv 4, v0x144eb9630_0;
    %shiftl 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.26 ;
    %load/vec4 v0x144eb97a0_0;
    %ix/getv 4, v0x144eb9630_0;
    %shiftr 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.27 ;
    %load/vec4 v0x144eb97a0_0;
    %ix/getv 4, v0x144eb9630_0;
    %shiftr/s 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.28 ;
    %load/vec4 v0x144eb97a0_0;
    %load/vec4 v0x144eb99e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.29 ;
    %load/vec4 v0x144eb97a0_0;
    %load/vec4 v0x144eb99e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.30 ;
    %load/vec4 v0x144eb97a0_0;
    %load/vec4 v0x144eb99e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.31 ;
    %load/vec4 v0x144eb96e0_0;
    %pad/s 64;
    %load/vec4 v0x144eb97a0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x144eb9200_0, 0, 64;
    %load/vec4 v0x144eb9200_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x144eb8f40_0, 0, 32;
    %load/vec4 v0x144eb9200_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x144eb90a0_0, 0, 32;
    %jmp T_3.46;
T_3.32 ;
    %load/vec4 v0x144eb99e0_0;
    %pad/u 64;
    %load/vec4 v0x144eb9ab0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x144eb9200_0, 0, 64;
    %load/vec4 v0x144eb9200_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x144eb8f40_0, 0, 32;
    %load/vec4 v0x144eb9200_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x144eb90a0_0, 0, 32;
    %jmp T_3.46;
T_3.33 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb97a0_0;
    %mod/s;
    %store/vec4 v0x144eb8f40_0, 0, 32;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb97a0_0;
    %div/s;
    %store/vec4 v0x144eb90a0_0, 0, 32;
    %jmp T_3.46;
T_3.34 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %mod;
    %store/vec4 v0x144eb8f40_0, 0, 32;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %div;
    %store/vec4 v0x144eb90a0_0, 0, 32;
    %jmp T_3.46;
T_3.35 ;
    %load/vec4 v0x144eb92b0_0;
    %store/vec4 v0x144eb8f40_0, 0, 32;
    %jmp T_3.46;
T_3.36 ;
    %load/vec4 v0x144eb92b0_0;
    %store/vec4 v0x144eb90a0_0, 0, 32;
    %jmp T_3.46;
T_3.37 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb97a0_0;
    %add;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.38 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %add;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.39 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %sub;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.40 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %and;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.41 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %or;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.42 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %xor;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.43 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %or;
    %inv;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.44 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb97a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.48, 8;
T_3.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.48, 8;
 ; End of false expr.
    %blend;
T_3.48;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9ab0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.50, 8;
T_3.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.50, 8;
 ; End of false expr.
    %blend;
T_3.50;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.46;
T_3.46 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.1 ;
    %load/vec4 v0x144eb8ce0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.51 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.57 ;
    %jmp T_3.55;
T_3.52 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.59 ;
    %jmp T_3.55;
T_3.53 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.61 ;
    %jmp T_3.55;
T_3.54 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.63 ;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.2 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb97a0_0;
    %cmp/e;
    %jmp/0xz  T_3.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.65;
T_3.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.65 ;
    %jmp T_3.24;
T_3.3 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9360_0;
    %cmp/ne;
    %jmp/0xz  T_3.66, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.67;
T_3.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.67 ;
    %jmp T_3.24;
T_3.4 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.69;
T_3.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.69 ;
    %jmp T_3.24;
T_3.5 ;
    %load/vec4 v0x144eb96e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.70, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
    %jmp T_3.71;
T_3.70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144eb8d90_0, 0, 1;
T_3.71 ;
    %jmp T_3.24;
T_3.6 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.7 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.8 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.73, 8;
T_3.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.73, 8;
 ; End of false expr.
    %blend;
T_3.73;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.9 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb98c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.74, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.75, 8;
T_3.74 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.75, 8;
 ; End of false expr.
    %blend;
T_3.75;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.10 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9950_0;
    %and;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.11 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9950_0;
    %or;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.12 ;
    %load/vec4 v0x144eb99e0_0;
    %load/vec4 v0x144eb9950_0;
    %xor;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x144eb9950_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x144eb9b90_0, 0, 32;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.23 ;
    %load/vec4 v0x144eb96e0_0;
    %load/vec4 v0x144eb9830_0;
    %add;
    %store/vec4 v0x144eb9150_0, 0, 32;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
    %load/vec4 v0x144eb9b90_0;
    %store/vec4 v0x144eb95a0_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x144eb9ce0;
T_4 ;
    %wait E_0x144eb9f20;
    %load/vec4 v0x144eba1a0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x144eba030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x144eba030_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x144eba030_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x144eba030_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x144eba0d0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x144eba330_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x144eba330_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x144eba330_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x144eba3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba330_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba330_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x144eba030_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x144eba330_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144eba240_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x144ebb700;
T_5 ;
    %wait E_0x144ebb1e0;
    %load/vec4 v0x144ebbce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144ebba10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x144ebbc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x144ebbaa0_0;
    %assign/vec4 v0x144ebba10_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x144ebafa0;
T_6 ;
    %wait E_0x144ebb1e0;
    %load/vec4 v0x144ebb5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x144ebb2e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x144ebb500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x144ebb390_0;
    %assign/vec4 v0x144ebb2e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x144eba510;
T_7 ;
    %wait E_0x144eba750;
    %load/vec4 v0x144ebabb0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x144ebada0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ebaed0_0, 4, 8;
    %load/vec4 v0x144ebada0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ebaed0_0, 4, 8;
    %load/vec4 v0x144ebada0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ebaed0_0, 4, 8;
    %load/vec4 v0x144ebada0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x144ebaed0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x144ebabb0_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x144eba920_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x144ebac40_0;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x144ebac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba9e0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x144ebac40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x144eba9e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x144ebac40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x144ebabb0_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x144eba920_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x144ebacf0_0;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x144eba9e0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x144ebacf0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x144ebaed0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x144eb8140;
T_8 ;
    %wait E_0x144eb84c0;
    %load/vec4 v0x144ec2890_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x144ec2510_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x144ec2110_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x144eb8140;
T_9 ;
    %wait E_0x144eae750;
    %load/vec4 v0x144ec1d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x144ec2470_0;
    %load/vec4 v0x144ec1e40_0;
    %add;
    %store/vec4 v0x144ec3180_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x144ec2a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x144ec2470_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x144ec2930_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x144ec3180_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x144ec2aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x144ec3370_0;
    %store/vec4 v0x144ec3180_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x144ec2470_0;
    %addi 4, 0, 32;
    %store/vec4 v0x144ec3180_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x144eb8140;
T_10 ;
    %wait E_0x144ebb1e0;
    %load/vec4 v0x144ec1f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x144ec3a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x144ec2080_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x144ec2470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144ec1ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144ec3e30_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x144ec1ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x144ec3e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x144ec3e30_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x144ec3e30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144ec3e30_0, 0;
    %load/vec4 v0x144ec2470_0;
    %assign/vec4 v0x144ec2080_0, 0;
    %load/vec4 v0x144ec3180_0;
    %assign/vec4 v0x144ec2470_0, 0;
    %load/vec4 v0x144ec2080_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x144ec1ff0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x144e90cd0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144ec41e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x144ec41e0_0;
    %inv;
    %store/vec4 v0x144ec41e0_0, 0, 1;
    %delay 1, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x144e90cd0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144ec4900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x144ec42f0_0, 0, 1;
    %wait E_0x144ebb1e0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x144ec4900_0, 0, 1;
    %wait E_0x144ebb1e0;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x144ec47a0_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x144ec44a0_0, 0, 32;
    %wait E_0x144ebb1e0;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x144ec47a0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x144ec44a0_0, 0, 32;
    %wait E_0x144ebb1e0;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x144ec47a0_0, 0, 32;
    %wait E_0x144ebb1e0;
    %delay 1, 0;
    %vpi_call/w 7 64 "$display", v0x144ec4830_0 {0 0 0};
    %load/vec4 v0x144ec4530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_12.1 ;
    %load/vec4 v0x144ec4410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x144ec4380_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x144ec4380_0 {0 0 0};
T_12.5 ;
    %load/vec4 v0x144ec45c0_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x144ec45c0_0 {0 0 0};
T_12.7 ;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
