#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 15:47:22 2024
# Process ID: 4952
# Current directory: /home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.runs/synth_1
# Command line: vivado -log top_bresenham.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_bresenham.tcl
# Log file: /home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.runs/synth_1/top_bresenham.vds
# Journal file: /home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_bresenham.tcl -notrace
Command: synth_design -top top_bresenham -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5012 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.703 ; gain = 155.719 ; free physical = 26587 ; free virtual = 37077
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_bresenham' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/top_bresenam.sv:23]
INFO: [Synth 8-6157] synthesizing module 'control_bresenham' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:1]
WARNING: [Synth 8-87] always_comb on 'plotOut_reg' did not result in combinational logic [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:36]
WARNING: [Synth 8-87] always_comb on 'clearOut_reg' did not result in combinational logic [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:37]
WARNING: [Synth 8-87] always_comb on 'done_reg' did not result in combinational logic [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'control_bresenham' (1#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:1]
INFO: [Synth 8-6157] synthesizing module 'data_bresenham' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:1]
WARNING: [Synth 8-6014] Unused sequential element r_reg was removed.  [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:27]
WARNING: [Synth 8-5788] Register y_reg in module data_bresenham is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:28]
WARNING: [Synth 8-5788] Register x_out_reg in module data_bresenham is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:40]
WARNING: [Synth 8-5788] Register y_out_reg in module data_bresenham is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:41]
INFO: [Synth 8-6155] done synthesizing module 'data_bresenham' (2#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/data_bresenham.sv:1]
INFO: [Synth 8-6157] synthesizing module 'vga_core' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_core.sv:1]
	Parameter MEM_INIT_FILE bound to: default.mem - type: string 
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_controller.v:21]
	Parameter HD bound to: 640 - type: integer 
	Parameter HF bound to: 48 - type: integer 
	Parameter HB bound to: 16 - type: integer 
	Parameter HR bound to: 96 - type: integer 
	Parameter HMAX bound to: 799 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VF bound to: 10 - type: integer 
	Parameter VB bound to: 33 - type: integer 
	Parameter VR bound to: 2 - type: integer 
	Parameter VMAX bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (3#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_controller.v:21]
WARNING: [Synth 8-7023] instance 'vga_timing' of module 'vga_controller' has 8 connections declared, but only 7 given [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_core.sv:23]
INFO: [Synth 8-6157] synthesizing module 'video_memory' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/video_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_memory' (4#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/video_memory.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'write_address' does not match port width (15) of module 'video_memory' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_core.sv:49]
WARNING: [Synth 8-689] width (16) of port connection 'read_address' does not match port width (15) of module 'video_memory' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_core.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'vga_core' (5#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/imports/vga-core-main/vga_core.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_bresenham' (6#1) [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/top_bresenam.sv:23]
WARNING: [Synth 8-3917] design top_bresenham has port LED[15] driven by constant 1
WARNING: [Synth 8-3331] design video_memory has unconnected port resetn
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[14]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[13]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[12]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[11]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[10]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[9]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[8]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[7]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[6]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[5]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[4]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[3]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[2]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[1]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[15]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[14]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[13]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[12]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[11]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[10]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[9]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.453 ; gain = 210.469 ; free physical = 26567 ; free virtual = 37059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.391 ; gain = 216.406 ; free physical = 26569 ; free virtual = 37061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1838.391 ; gain = 216.406 ; free physical = 26569 ; free virtual = 37061
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-507] No nets matched 'nBC/CA_OBUF_inst_i_2'. [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_bresenham_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_bresenham_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.047 ; gain = 0.000 ; free physical = 26511 ; free virtual = 37010
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2009.047 ; gain = 0.000 ; free physical = 26511 ; free virtual = 37010
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26524 ; free virtual = 37014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26524 ; free virtual = 37014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26524 ; free virtual = 37014
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'done_reg' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:45]
WARNING: [Synth 8-327] inferring latch for variable 'plotOut_reg' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'clearOut_reg' [/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.srcs/sources_1/imports/sources_1/new/control_bresnham.sv:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26523 ; free virtual = 37014
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_bresenham 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module data_bresenham 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module vga_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top_bresenham has port LED[15] driven by constant 1
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[14]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[13]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[12]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[11]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[10]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[9]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[8]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[7]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[6]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[5]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[4]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[3]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[2]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port LED[1]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[15]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[14]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[13]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[12]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[11]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[10]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[9]
WARNING: [Synth 8-3331] design top_bresenham has unconnected port SW[8]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26486 ; free virtual = 36998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-----------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+--------------+-----------------------+-----------+----------------------+----------------+
|top_bresenham | VGA/video_mem/ram_reg | Implied   | 32 K x 3             | RAM64M x 300   | 
+--------------+-----------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26391 ; free virtual = 36927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26392 ; free virtual = 36912
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+--------------+-----------------------+-----------+----------------------+----------------+
|Module Name   | RTL Object            | Inference | Size (Depth x Width) | Primitives     | 
+--------------+-----------------------+-----------+----------------------+----------------+
|top_bresenham | VGA/video_mem/ram_reg | Implied   | 32 K x 3             | RAM64M x 300   | 
+--------------+-----------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (DUTctrl/done_reg) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTctrl/plotOut_reg) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[4]_LDC) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[4]_C) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[4]_P) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[3]_LDC) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[3]_C) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[3]_P) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[2]_LDC) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[2]_C) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[2]_P) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[1]_LDC) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[1]_C) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[1]_P) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[0]_LDC) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[0]_C) is unused and will be removed from module top_bresenham.
WARNING: [Synth 8-3332] Sequential element (DUTdata/y_reg[0]_P) is unused and will be removed from module top_bresenham.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DUTctrl/clearOut_reg )
WARNING: [Synth 8-3332] Sequential element (DUTctrl/clearOut_reg) is unused and will be removed from module top_bresenham.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26392 ; free virtual = 36916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26403 ; free virtual = 36926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26403 ; free virtual = 36926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26399 ; free virtual = 36925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26399 ; free virtual = 36925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26399 ; free virtual = 36925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26399 ; free virtual = 36925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     7|
|4     |LUT2   |    82|
|5     |LUT3   |    14|
|6     |LUT4   |    42|
|7     |LUT5   |    23|
|8     |LUT6   |   565|
|9     |MUXF7  |   114|
|10    |MUXF8  |    51|
|11    |RAM64M |   300|
|12    |FDCE   |    80|
|13    |FDRE   |    31|
|14    |IBUF   |     2|
|15    |OBUF   |    16|
|16    |OBUFT  |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------------+------+
|      |Instance       |Module         |Cells |
+------+---------------+---------------+------+
|1     |top            |               |  1354|
|2     |  DUTdata      |data_bresenham |   429|
|3     |  VGA          |vga_core       |   892|
|4     |    vga_timing |vga_controller |   124|
|5     |    video_mem  |video_memory   |   737|
+------+---------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26399 ; free virtual = 36925
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2009.047 ; gain = 216.406 ; free physical = 26399 ; free virtual = 36925
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2009.047 ; gain = 387.062 ; free physical = 26413 ; free virtual = 36939
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 477 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.953 ; gain = 0.000 ; free physical = 26418 ; free virtual = 36940
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 300 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 300 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 79 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2018.953 ; gain = 635.883 ; free physical = 26418 ; free virtual = 36940
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.953 ; gain = 0.000 ; free physical = 26418 ; free virtual = 36940
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nsh1/NSHcx203/Assignment2Part3/Assignment2Part3.runs/synth_1/top_bresenham.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_bresenham_utilization_synth.rpt -pb top_bresenham_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 15:47:41 2024...
