<stg><name>dma_master_test_Pipeline_VITIS_LOOP_43_1</name>


<trans_list>

<trans id="773" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp23

]]></Node>
<StgValue><ssdm name="tmp23_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %tmp22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp22

]]></Node>
<StgValue><ssdm name="tmp22_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %tmp20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp20

]]></Node>
<StgValue><ssdm name="tmp20_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %pz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %pz

]]></Node>
<StgValue><ssdm name="pz_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %add2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add2

]]></Node>
<StgValue><ssdm name="add2_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %py_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %py

]]></Node>
<StgValue><ssdm name="py_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %add1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add1

]]></Node>
<StgValue><ssdm name="add1_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %add_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %add

]]></Node>
<StgValue><ssdm name="add_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %px_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %px

]]></Node>
<StgValue><ssdm name="px_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %tmp9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp9

]]></Node>
<StgValue><ssdm name="tmp9_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %tmp4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp4

]]></Node>
<StgValue><ssdm name="tmp4_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %dz_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dz

]]></Node>
<StgValue><ssdm name="dz_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %dx_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dx

]]></Node>
<StgValue><ssdm name="dx_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %dy_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %dy

]]></Node>
<StgValue><ssdm name="dy_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %tmp1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:16 %trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1

]]></Node>
<StgValue><ssdm name="trunc_ln1_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i31 0, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.body:0 %x_1 = load i31 %x

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body:1 %icmp_ln43 = icmp_eq  i31 %x_1, i31 %trunc_ln1_read

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body:2 %add_ln43 = add i31 %x_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:3 %br_ln43 = br i1 %icmp_ln43, void %for.body.split, void %for.body157.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="31">
<![CDATA[
for.body.split:4 %trunc_ln47 = trunc i31 %x_1

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
for.body.split:5 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln47, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:10 %add_ln48 = add i7 %shl_ln, i7 3

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:11 %zext_ln48 = zext i7 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:14 %buff_1_addr = getelementptr i32 %buff_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buff_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:15 %c = load i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:0 %store_ln43 = store i31 %add_ln43, i31 %x

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
for.inc:1 %br_ln43 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="127" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:15 %c = load i7 %buff_1_addr

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="128" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:36 %mul9 = fmul i32 %c, i32 2

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:52 %mul12 = fmul i32 %c, i32 %add1_read

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="130" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:36 %mul9 = fmul i32 %c, i32 2

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:52 %mul12 = fmul i32 %c, i32 %add1_read

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:22 %add_ln53 = add i7 %shl_ln, i7 4

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:23 %zext_ln53 = zext i7 %add_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:26 %buff_1_addr_1 = getelementptr i32 %buff_1, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="buff_1_addr_1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:27 %h = load i7 %buff_1_addr_1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:36 %mul9 = fmul i32 %c, i32 2

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:52 %mul12 = fmul i32 %c, i32 %add1_read

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:12 %buff_addr = getelementptr i32 %buff, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buff_addr"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:13 %b = load i7 %buff_addr

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:20 %buff_4_addr_1 = getelementptr i32 %buff_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buff_4_addr_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:21 %f = load i7 %buff_4_addr_1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:27 %h = load i7 %buff_1_addr_1

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:36 %mul9 = fmul i32 %c, i32 2

]]></Node>
<StgValue><ssdm name="mul9"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:52 %mul12 = fmul i32 %c, i32 %add1_read

]]></Node>
<StgValue><ssdm name="mul12"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="145" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:13 %b = load i7 %buff_addr

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:21 %f = load i7 %buff_4_addr_1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:43 %mul4 = fmul i32 %tmp9_read, i32 %h

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:58 %mul18 = fmul i32 %h, i32 %pz_read

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:73 %tmp18 = fmul i32 %pz_read, i32 %mul9

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="150" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:33 %mul8 = fmul i32 %b, i32 2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:37 %tmp3 = fmul i32 %dx_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:40 %mul2 = fmul i32 %f, i32 2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:43 %mul4 = fmul i32 %tmp9_read, i32 %h

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:51 %mul11 = fmul i32 %b, i32 %add_read

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:56 %mul16 = fmul i32 %f, i32 %add2_read

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:58 %mul18 = fmul i32 %h, i32 %pz_read

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:73 %tmp18 = fmul i32 %pz_read, i32 %mul9

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:16 %buff_2_addr = getelementptr i32 %buff_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buff_2_addr"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:17 %d = load i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:28 %buff_2_addr_1 = getelementptr i32 %buff_2, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="buff_2_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:29 %i = load i7 %buff_2_addr_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:33 %mul8 = fmul i32 %b, i32 2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:37 %tmp3 = fmul i32 %dx_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:40 %mul2 = fmul i32 %f, i32 2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:43 %mul4 = fmul i32 %tmp9_read, i32 %h

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:51 %mul11 = fmul i32 %b, i32 %add_read

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:56 %mul16 = fmul i32 %f, i32 %add2_read

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:58 %mul18 = fmul i32 %h, i32 %pz_read

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:73 %tmp18 = fmul i32 %pz_read, i32 %mul9

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="170" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body.split:6 %add_ln47 = add i7 %shl_ln, i7 2

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
for.body.split:7 %zext_ln47 = zext i7 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:8 %buff_4_addr = getelementptr i32 %buff_4, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="buff_4_addr"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:9 %a = load i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:17 %d = load i7 %buff_2_addr

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:18 %buff_3_addr = getelementptr i32 %buff_3, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buff_3_addr"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:19 %e = load i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:29 %i = load i7 %buff_2_addr_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:33 %mul8 = fmul i32 %b, i32 2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:37 %tmp3 = fmul i32 %dx_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:40 %mul2 = fmul i32 %f, i32 2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:43 %mul4 = fmul i32 %tmp9_read, i32 %h

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:51 %mul11 = fmul i32 %b, i32 %add_read

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:56 %mul16 = fmul i32 %f, i32 %add2_read

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:58 %mul18 = fmul i32 %h, i32 %pz_read

]]></Node>
<StgValue><ssdm name="mul18"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:73 %tmp18 = fmul i32 %pz_read, i32 %mul9

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="186" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:9 %a = load i7 %buff_4_addr

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:19 %e = load i7 %buff_3_addr

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:33 %mul8 = fmul i32 %b, i32 2

]]></Node>
<StgValue><ssdm name="mul8"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:37 %tmp3 = fmul i32 %dx_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:40 %mul2 = fmul i32 %f, i32 2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:41 %tmp5 = fmul i32 %dy_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:51 %mul11 = fmul i32 %b, i32 %add_read

]]></Node>
<StgValue><ssdm name="mul11"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:53 %mul13 = fmul i32 %d, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:56 %mul16 = fmul i32 %f, i32 %add2_read

]]></Node>
<StgValue><ssdm name="mul16"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:59 %mul19 = fmul i32 %dz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:60 %mul20 = fmul i32 %i, i32 %dz_read

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:74 %mul23 = fmul i32 %tmp18, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:75 %mul24 = fmul i32 %tmp20_read, i32 %d

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:80 %mul28 = fmul i32 %pz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:81 %mul29 = fmul i32 %tmp23_read, i32 %i

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="201" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:32 %mul7 = fmul i32 %tmp1_read, i32 %a

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:34 %tmp2 = fmul i32 %dy_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:38 %mul = fmul i32 %tmp3, i32 %mul9

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:39 %mul1 = fmul i32 %tmp4_read, i32 %e

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:41 %tmp5 = fmul i32 %dy_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:49 %mul5 = fmul i32 %a, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:53 %mul13 = fmul i32 %d, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:54 %mul14 = fmul i32 %e, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:59 %mul19 = fmul i32 %dz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:60 %mul20 = fmul i32 %i, i32 %dz_read

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:71 %tmp17 = fmul i32 %py_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:74 %mul23 = fmul i32 %tmp18, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:75 %mul24 = fmul i32 %tmp20_read, i32 %d

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:77 %tmp19 = fmul i32 %pz_read, i32 %mul2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:80 %mul28 = fmul i32 %pz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:81 %mul29 = fmul i32 %tmp23_read, i32 %i

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="217" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:32 %mul7 = fmul i32 %tmp1_read, i32 %a

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:34 %tmp2 = fmul i32 %dy_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:38 %mul = fmul i32 %tmp3, i32 %mul9

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:39 %mul1 = fmul i32 %tmp4_read, i32 %e

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:41 %tmp5 = fmul i32 %dy_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:49 %mul5 = fmul i32 %a, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:53 %mul13 = fmul i32 %d, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:54 %mul14 = fmul i32 %e, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:59 %mul19 = fmul i32 %dz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:60 %mul20 = fmul i32 %i, i32 %dz_read

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:71 %tmp17 = fmul i32 %py_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:74 %mul23 = fmul i32 %tmp18, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="229" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:75 %mul24 = fmul i32 %tmp20_read, i32 %d

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="230" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:77 %tmp19 = fmul i32 %pz_read, i32 %mul2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:80 %mul28 = fmul i32 %pz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:81 %mul29 = fmul i32 %tmp23_read, i32 %i

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:24 %buff_addr_1 = getelementptr i32 %buff, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="buff_addr_1"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:25 %g = load i7 %buff_addr_1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:32 %mul7 = fmul i32 %tmp1_read, i32 %a

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:34 %tmp2 = fmul i32 %dy_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:38 %mul = fmul i32 %tmp3, i32 %mul9

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:39 %mul1 = fmul i32 %tmp4_read, i32 %e

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:41 %tmp5 = fmul i32 %dy_read, i32 %dz_read

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:49 %mul5 = fmul i32 %a, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:53 %mul13 = fmul i32 %d, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul13"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:54 %mul14 = fmul i32 %e, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:59 %mul19 = fmul i32 %dz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul19"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:60 %mul20 = fmul i32 %i, i32 %dz_read

]]></Node>
<StgValue><ssdm name="mul20"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:71 %tmp17 = fmul i32 %py_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:74 %mul23 = fmul i32 %tmp18, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul23"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:75 %mul24 = fmul i32 %tmp20_read, i32 %d

]]></Node>
<StgValue><ssdm name="mul24"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:77 %tmp19 = fmul i32 %pz_read, i32 %mul2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:80 %mul28 = fmul i32 %pz_read, i32 %mul18

]]></Node>
<StgValue><ssdm name="mul28"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:81 %mul29 = fmul i32 %tmp23_read, i32 %i

]]></Node>
<StgValue><ssdm name="mul29"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="251" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:25 %g = load i7 %buff_addr_1

]]></Node>
<StgValue><ssdm name="g"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:32 %mul7 = fmul i32 %tmp1_read, i32 %a

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:34 %tmp2 = fmul i32 %dy_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:38 %mul = fmul i32 %tmp3, i32 %mul9

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:39 %mul1 = fmul i32 %tmp4_read, i32 %e

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:42 %mul3 = fmul i32 %tmp5, i32 %mul2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:49 %mul5 = fmul i32 %a, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:54 %mul14 = fmul i32 %e, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul14"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:62 %tmp11 = fadd i32 %mul12, i32 %mul13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:65 %tmp14 = fadd i32 %mul19, i32 %mul20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:71 %tmp17 = fmul i32 %py_read, i32 %mul8

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:77 %tmp19 = fmul i32 %pz_read, i32 %mul2

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:83 %tmp24 = fadd i32 %mul23, i32 %mul24

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:87 %tmp28 = fadd i32 %mul28, i32 %mul29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="265" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:35 %mul6 = fmul i32 %tmp2, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:42 %mul3 = fmul i32 %tmp5, i32 %mul2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="267" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:44 %tmp6 = fadd i32 %mul1, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:45 %tmp8 = fadd i32 %mul7, i32 %mul4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="269" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:50 %mul10 = fmul i32 %dx_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:55 %mul15 = fmul i32 %dy_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:57 %mul17 = fmul i32 %g, i32 %dy_read

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:62 %tmp11 = fadd i32 %mul12, i32 %mul13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:65 %tmp14 = fadd i32 %mul19, i32 %mul20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:70 %mul21 = fmul i32 %px_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:72 %mul22 = fmul i32 %tmp17, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:76 %mul25 = fmul i32 %py_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:78 %mul26 = fmul i32 %tmp19, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:79 %mul27 = fmul i32 %tmp22_read, i32 %g

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:83 %tmp24 = fadd i32 %mul23, i32 %mul24

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:87 %tmp28 = fadd i32 %mul28, i32 %mul29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="281" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:35 %mul6 = fmul i32 %tmp2, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="282" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:42 %mul3 = fmul i32 %tmp5, i32 %mul2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="283" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:44 %tmp6 = fadd i32 %mul1, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="284" st_id="17" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:45 %tmp8 = fadd i32 %mul7, i32 %mul4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:50 %mul10 = fmul i32 %dx_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:55 %mul15 = fmul i32 %dy_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:57 %mul17 = fmul i32 %g, i32 %dy_read

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:62 %tmp11 = fadd i32 %mul12, i32 %mul13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:65 %tmp14 = fadd i32 %mul19, i32 %mul20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:70 %mul21 = fmul i32 %px_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:72 %mul22 = fmul i32 %tmp17, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:76 %mul25 = fmul i32 %py_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:78 %mul26 = fmul i32 %tmp19, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:79 %mul27 = fmul i32 %tmp22_read, i32 %g

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:83 %tmp24 = fadd i32 %mul23, i32 %mul24

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="296" st_id="17" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:87 %tmp28 = fadd i32 %mul28, i32 %mul29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:30 %buff_3_addr_1 = getelementptr i32 %buff_3, i64 0, i64 %zext_ln53

]]></Node>
<StgValue><ssdm name="buff_3_addr_1"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:31 %j = load i7 %buff_3_addr_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:35 %mul6 = fmul i32 %tmp2, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:42 %mul3 = fmul i32 %tmp5, i32 %mul2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:44 %tmp6 = fadd i32 %mul1, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:45 %tmp8 = fadd i32 %mul7, i32 %mul4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:50 %mul10 = fmul i32 %dx_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:55 %mul15 = fmul i32 %dy_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:57 %mul17 = fmul i32 %g, i32 %dy_read

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:62 %tmp11 = fadd i32 %mul12, i32 %mul13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:65 %tmp14 = fadd i32 %mul19, i32 %mul20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:70 %mul21 = fmul i32 %px_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:72 %mul22 = fmul i32 %tmp17, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:76 %mul25 = fmul i32 %py_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:78 %mul26 = fmul i32 %tmp19, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:79 %mul27 = fmul i32 %tmp22_read, i32 %g

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:83 %tmp24 = fadd i32 %mul23, i32 %mul24

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:87 %tmp28 = fadd i32 %mul28, i32 %mul29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="315" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="7">
<![CDATA[
for.body.split:31 %j = load i7 %buff_3_addr_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:35 %mul6 = fmul i32 %tmp2, i32 %dx_read

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:44 %tmp6 = fadd i32 %mul1, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:45 %tmp8 = fadd i32 %mul7, i32 %mul4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:50 %mul10 = fmul i32 %dx_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul10"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:55 %mul15 = fmul i32 %dy_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul15"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:57 %mul17 = fmul i32 %g, i32 %dy_read

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:62 %tmp11 = fadd i32 %mul12, i32 %mul13

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:65 %tmp14 = fadd i32 %mul19, i32 %mul20

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:70 %mul21 = fmul i32 %px_read, i32 %mul5

]]></Node>
<StgValue><ssdm name="mul21"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:72 %mul22 = fmul i32 %tmp17, i32 %px_read

]]></Node>
<StgValue><ssdm name="mul22"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:76 %mul25 = fmul i32 %py_read, i32 %mul14

]]></Node>
<StgValue><ssdm name="mul25"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:78 %mul26 = fmul i32 %tmp19, i32 %py_read

]]></Node>
<StgValue><ssdm name="mul26"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:79 %mul27 = fmul i32 %tmp22_read, i32 %g

]]></Node>
<StgValue><ssdm name="mul27"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:83 %tmp24 = fadd i32 %mul23, i32 %mul24

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:87 %tmp28 = fadd i32 %mul28, i32 %mul29

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="331" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:44 %tmp6 = fadd i32 %mul1, i32 %mul

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:45 %tmp8 = fadd i32 %mul7, i32 %mul4

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:61 %tmp10 = fadd i32 %mul10, i32 %mul11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:64 %tmp13 = fadd i32 %mul15, i32 %mul16

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:66 %tmp15 = fadd i32 %tmp14, i32 %mul17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:82 %tmp21 = fadd i32 %j, i32 %mul21

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:84 %tmp25 = fadd i32 %tmp24, i32 %mul22

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:86 %tmp27 = fadd i32 %mul25, i32 %mul26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:88 %tmp29 = fadd i32 %tmp28, i32 %mul27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="340" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:46 %tmp = fadd i32 %tmp8, i32 %mul6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:47 %tmp7 = fadd i32 %tmp6, i32 %mul3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:61 %tmp10 = fadd i32 %mul10, i32 %mul11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:64 %tmp13 = fadd i32 %mul15, i32 %mul16

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:66 %tmp15 = fadd i32 %tmp14, i32 %mul17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="345" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:82 %tmp21 = fadd i32 %j, i32 %mul21

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:84 %tmp25 = fadd i32 %tmp24, i32 %mul22

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:86 %tmp27 = fadd i32 %mul25, i32 %mul26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:88 %tmp29 = fadd i32 %tmp28, i32 %mul27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="349" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:46 %tmp = fadd i32 %tmp8, i32 %mul6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:47 %tmp7 = fadd i32 %tmp6, i32 %mul3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:61 %tmp10 = fadd i32 %mul10, i32 %mul11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:64 %tmp13 = fadd i32 %mul15, i32 %mul16

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:66 %tmp15 = fadd i32 %tmp14, i32 %mul17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:82 %tmp21 = fadd i32 %j, i32 %mul21

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:84 %tmp25 = fadd i32 %tmp24, i32 %mul22

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:86 %tmp27 = fadd i32 %mul25, i32 %mul26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:88 %tmp29 = fadd i32 %tmp28, i32 %mul27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="358" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:46 %tmp = fadd i32 %tmp8, i32 %mul6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:47 %tmp7 = fadd i32 %tmp6, i32 %mul3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:61 %tmp10 = fadd i32 %mul10, i32 %mul11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:64 %tmp13 = fadd i32 %mul15, i32 %mul16

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:66 %tmp15 = fadd i32 %tmp14, i32 %mul17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:82 %tmp21 = fadd i32 %j, i32 %mul21

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:84 %tmp25 = fadd i32 %tmp24, i32 %mul22

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:86 %tmp27 = fadd i32 %mul25, i32 %mul26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:88 %tmp29 = fadd i32 %tmp28, i32 %mul27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="367" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:46 %tmp = fadd i32 %tmp8, i32 %mul6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="368" st_id="24" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:47 %tmp7 = fadd i32 %tmp6, i32 %mul3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="369" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:61 %tmp10 = fadd i32 %mul10, i32 %mul11

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="370" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:64 %tmp13 = fadd i32 %mul15, i32 %mul16

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="371" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:66 %tmp15 = fadd i32 %tmp14, i32 %mul17

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="372" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:82 %tmp21 = fadd i32 %j, i32 %mul21

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:84 %tmp25 = fadd i32 %tmp24, i32 %mul22

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:86 %tmp27 = fadd i32 %mul25, i32 %mul26

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:88 %tmp29 = fadd i32 %tmp28, i32 %mul27

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="376" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:46 %tmp = fadd i32 %tmp8, i32 %mul6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="377" st_id="25" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:47 %tmp7 = fadd i32 %tmp6, i32 %mul3

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="378" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:63 %tmp12 = fadd i32 %tmp11, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="379" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:67 %tmp16 = fadd i32 %tmp15, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:85 %tmp26 = fadd i32 %tmp25, i32 %tmp21

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:89 %tmp30 = fadd i32 %tmp29, i32 %tmp27

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="382" st_id="26" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:48 %A = fadd i32 %tmp7, i32 %tmp

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:63 %tmp12 = fadd i32 %tmp11, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:67 %tmp16 = fadd i32 %tmp15, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:85 %tmp26 = fadd i32 %tmp25, i32 %tmp21

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:89 %tmp30 = fadd i32 %tmp29, i32 %tmp27

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="387" st_id="27" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:48 %A = fadd i32 %tmp7, i32 %tmp

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="388" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:63 %tmp12 = fadd i32 %tmp11, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="389" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:67 %tmp16 = fadd i32 %tmp15, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="390" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:85 %tmp26 = fadd i32 %tmp25, i32 %tmp21

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="391" st_id="27" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:89 %tmp30 = fadd i32 %tmp29, i32 %tmp27

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="392" st_id="28" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:48 %A = fadd i32 %tmp7, i32 %tmp

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:63 %tmp12 = fadd i32 %tmp11, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:67 %tmp16 = fadd i32 %tmp15, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:85 %tmp26 = fadd i32 %tmp25, i32 %tmp21

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:89 %tmp30 = fadd i32 %tmp29, i32 %tmp27

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="397" st_id="29" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:48 %A = fadd i32 %tmp7, i32 %tmp

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="398" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:63 %tmp12 = fadd i32 %tmp11, i32 %tmp10

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="399" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:67 %tmp16 = fadd i32 %tmp15, i32 %tmp13

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:85 %tmp26 = fadd i32 %tmp25, i32 %tmp21

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:89 %tmp30 = fadd i32 %tmp29, i32 %tmp27

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="402" st_id="30" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:48 %A = fadd i32 %tmp7, i32 %tmp

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="403" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:68 %add3 = fadd i32 %tmp16, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="404" st_id="30" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:90 %C = fadd i32 %tmp30, i32 %tmp26

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="405" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:68 %add3 = fadd i32 %tmp16, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:90 %C = fadd i32 %tmp30, i32 %tmp26

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:91 %cmp = fcmp_oeq  i32 %A, i32 0

]]></Node>
<StgValue><ssdm name="cmp"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="408" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:68 %add3 = fadd i32 %tmp16, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="409" st_id="32" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:90 %C = fadd i32 %tmp30, i32 %tmp26

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>

<operation id="410" st_id="32" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:91 %cmp = fcmp_oeq  i32 %A, i32 0

]]></Node>
<StgValue><ssdm name="cmp"/></StgValue>
</operation>

<operation id="411" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:92 %br_ln88 = br i1 %cmp, void %if.end, void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>

<operation id="412" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
cleanup140:0 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="413" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:68 %add3 = fadd i32 %tmp16, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="414" st_id="33" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:90 %C = fadd i32 %tmp30, i32 %tmp26

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="415" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:68 %add3 = fadd i32 %tmp16, i32 %tmp12

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="416" st_id="34" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:90 %C = fadd i32 %tmp30, i32 %tmp26

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="417" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:69 %B = fmul i32 %add3, i32 2

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="418" st_id="35" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %tmp31 = fmul i32 %C, i32 4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="419" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:69 %B = fmul i32 %add3, i32 2

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="420" st_id="36" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %tmp31 = fmul i32 %C, i32 4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="421" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:69 %B = fmul i32 %add3, i32 2

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %tmp31 = fmul i32 %C, i32 4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="423" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:69 %B = fmul i32 %add3, i32 2

]]></Node>
<StgValue><ssdm name="B"/></StgValue>
</operation>

<operation id="424" st_id="38" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %tmp31 = fmul i32 %C, i32 4

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="425" st_id="39" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %mul30 = fmul i32 %B, i32 %B

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="426" st_id="39" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %mul31 = fmul i32 %tmp31, i32 %A

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="427" st_id="40" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %mul30 = fmul i32 %B, i32 %B

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="428" st_id="40" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %mul31 = fmul i32 %tmp31, i32 %A

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="429" st_id="41" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %mul30 = fmul i32 %B, i32 %B

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="430" st_id="41" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %mul31 = fmul i32 %tmp31, i32 %A

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="431" st_id="42" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %mul30 = fmul i32 %B, i32 %B

]]></Node>
<StgValue><ssdm name="mul30"/></StgValue>
</operation>

<operation id="432" st_id="42" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %mul31 = fmul i32 %tmp31, i32 %A

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="433" st_id="43" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %disc = fsub i32 %mul30, i32 %mul31

]]></Node>
<StgValue><ssdm name="disc"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="434" st_id="44" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %disc = fsub i32 %mul30, i32 %mul31

]]></Node>
<StgValue><ssdm name="disc"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="435" st_id="45" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %disc = fsub i32 %mul30, i32 %mul31

]]></Node>
<StgValue><ssdm name="disc"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="436" st_id="46" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %disc = fsub i32 %mul30, i32 %mul31

]]></Node>
<StgValue><ssdm name="disc"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="437" st_id="47" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %disc = fsub i32 %mul30, i32 %mul31

]]></Node>
<StgValue><ssdm name="disc"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="438" st_id="48" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %cmp1 = fcmp_olt  i32 %disc, i32 0

]]></Node>
<StgValue><ssdm name="cmp1"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="439" st_id="49" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:4 %cmp1 = fcmp_olt  i32 %disc, i32 0

]]></Node>
<StgValue><ssdm name="cmp1"/></StgValue>
</operation>

<operation id="440" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:5 %br_ln94 = br i1 %cmp1, void %if.end120, void %cleanup140

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="441" st_id="49" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>

<operation id="442" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
cleanup:0 %br_ln0 = br void %cleanup140

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="443" st_id="50" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="444" st_id="51" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="445" st_id="52" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="446" st_id="53" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="447" st_id="54" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="448" st_id="55" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="449" st_id="56" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="450" st_id="57" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="451" st_id="58" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="452" st_id="59" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="453" st_id="60" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="454" st_id="61" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="455" st_id="62" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="456" st_id="63" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="457" st_id="64" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:0 %ds = fsqrt i32 @llvm.sqrt.f32, i32 %disc

]]></Node>
<StgValue><ssdm name="ds"/></StgValue>
</operation>

<operation id="458" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
if.end120:1 %bitcast_ln100 = bitcast i32 %B

]]></Node>
<StgValue><ssdm name="bitcast_ln100"/></StgValue>
</operation>

<operation id="459" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:2 %xor_ln100 = xor i32 %bitcast_ln100, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln100"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="460" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
if.end120:3 %bitcast_ln100_1 = bitcast i32 %xor_ln100

]]></Node>
<StgValue><ssdm name="bitcast_ln100_1"/></StgValue>
</operation>

<operation id="461" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:4 %sub1 = fsub i32 %bitcast_ln100_1, i32 %ds

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="462" st_id="65" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:7 %add4 = fsub i32 %ds, i32 %B

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="463" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:4 %sub1 = fsub i32 %bitcast_ln100_1, i32 %ds

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="464" st_id="66" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:5 %mul32 = fmul i32 %A, i32 2

]]></Node>
<StgValue><ssdm name="mul32"/></StgValue>
</operation>

<operation id="465" st_id="66" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:7 %add4 = fsub i32 %ds, i32 %B

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="466" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:4 %sub1 = fsub i32 %bitcast_ln100_1, i32 %ds

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:5 %mul32 = fmul i32 %A, i32 2

]]></Node>
<StgValue><ssdm name="mul32"/></StgValue>
</operation>

<operation id="468" st_id="67" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:7 %add4 = fsub i32 %ds, i32 %B

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="469" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:4 %sub1 = fsub i32 %bitcast_ln100_1, i32 %ds

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="470" st_id="68" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:5 %mul32 = fmul i32 %A, i32 2

]]></Node>
<StgValue><ssdm name="mul32"/></StgValue>
</operation>

<operation id="471" st_id="68" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:7 %add4 = fsub i32 %ds, i32 %B

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="472" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:4 %sub1 = fsub i32 %bitcast_ln100_1, i32 %ds

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="473" st_id="69" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:5 %mul32 = fmul i32 %A, i32 2

]]></Node>
<StgValue><ssdm name="mul32"/></StgValue>
</operation>

<operation id="474" st_id="69" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:7 %add4 = fsub i32 %ds, i32 %B

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="475" st_id="70" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="476" st_id="70" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="477" st_id="71" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="478" st_id="71" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="479" st_id="72" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="480" st_id="72" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="481" st_id="73" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="482" st_id="73" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="483" st_id="74" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="484" st_id="74" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="485" st_id="75" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="486" st_id="75" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="487" st_id="76" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="488" st_id="76" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="489" st_id="77" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="490" st_id="77" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="491" st_id="78" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="492" st_id="78" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="493" st_id="79" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="494" st_id="79" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="495" st_id="80" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="496" st_id="80" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="497" st_id="81" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="498" st_id="81" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="499" st_id="82" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="500" st_id="82" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="501" st_id="83" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="502" st_id="83" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="503" st_id="84" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="504" st_id="84" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="505" st_id="85" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:6 %t0 = fdiv i32 %sub1, i32 %mul32

]]></Node>
<StgValue><ssdm name="t0"/></StgValue>
</operation>

<operation id="506" st_id="85" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end120:8 %t1 = fdiv i32 %add4, i32 %mul32

]]></Node>
<StgValue><ssdm name="t1"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="507" st_id="86" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
if.end120:9 %conv = fpext i32 %t1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="508" st_id="87" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="32">
<![CDATA[
if.end120:9 %conv = fpext i32 %t1

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="509" st_id="88" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end120:10 %cmp4 = fcmp_olt  i64 %conv, i64 0.0008

]]></Node>
<StgValue><ssdm name="cmp4"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="510" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="31">
<![CDATA[
for.body.split:0 %zext_ln43 = zext i31 %x_1

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="511" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:1 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="512" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.split:2 %speclooptripcount_ln45 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 50, i64 25

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln45"/></StgValue>
</operation>

<operation id="513" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="514" st_id="89" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end120:10 %cmp4 = fcmp_olt  i64 %conv, i64 0.0008

]]></Node>
<StgValue><ssdm name="cmp4"/></StgValue>
</operation>

<operation id="515" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end120:11 %br_ln103 = br i1 %cmp4, void %if.end130, void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="516" st_id="89" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
if.end130:0 %conv1 = fpext i32 %t0

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="517" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end130:2 %t_finals_addr = getelementptr i32 %t_finals, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="t_finals_addr"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="518" st_id="90" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="32">
<![CDATA[
if.end130:0 %conv1 = fpext i32 %t0

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="519" st_id="91" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end130:1 %cmp5 = fcmp_ogt  i64 %conv1, i64 0.0008

]]></Node>
<StgValue><ssdm name="cmp5"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="520" st_id="92" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
if.end130:1 %cmp5 = fcmp_ogt  i64 %conv1, i64 0.0008

]]></Node>
<StgValue><ssdm name="cmp5"/></StgValue>
</operation>

<operation id="521" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end130:3 %br_ln107 = br i1 %cmp5, void %if.else, void %if.then133

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>

<operation id="526" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0">
<![CDATA[
for.body157.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="522" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
<literal name="cmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
if.else:0 %store_ln112 = store i32 %t1, i6 %t_finals_addr

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="523" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
<literal name="cmp5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln113 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln113"/></StgValue>
</operation>

<operation id="524" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
<literal name="cmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
if.then133:0 %store_ln108 = store i32 %t0, i6 %t_finals_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="525" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp" val="0"/>
<literal name="cmp1" val="0"/>
<literal name="cmp4" val="0"/>
<literal name="cmp5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0">
<![CDATA[
if.then133:1 %br_ln109 = br void %cleanup

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
