<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Yaul: SMPC I/O Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Yaul
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SMPC I/O Registers</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga54dcb69c90fcbdfa9b4c1bda4c0ba860">IREG</a>(x)&#160;&#160;&#160;(0x20100001UL + ((x) &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC 7 IREG I/O registers.  <a href="group__SMPC__IO__REGISTERS.html#ga54dcb69c90fcbdfa9b4c1bda4c0ba860">More...</a><br /></td></tr>
<tr class="separator:ga54dcb69c90fcbdfa9b4c1bda4c0ba860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#gafb6e640cae4663b0aa6e2ef55426e76b">OREG</a>(x)&#160;&#160;&#160;(0x20100021UL + ((x) &lt;&lt; 1))</td></tr>
<tr class="memdesc:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC 32 OREG I/O registers.  <a href="group__SMPC__IO__REGISTERS.html#gafb6e640cae4663b0aa6e2ef55426e76b">More...</a><br /></td></tr>
<tr class="separator:gafb6e640cae4663b0aa6e2ef55426e76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcdf6654942d055f66f72da44a62e314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314">SMPC</a>(x)&#160;&#160;&#160;(0x20100000UL + (x))</td></tr>
<tr class="memdesc:gadcdf6654942d055f66f72da44a62e314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access the SMPC I/O registers.  <a href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314">More...</a><br /></td></tr>
<tr class="separator:gadcdf6654942d055f66f72da44a62e314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17860ca5b160ca96af6c5bf5b3198a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga17860ca5b160ca96af6c5bf5b3198a7e">COMREG</a>&#160;&#160;&#160;0x01FUL</td></tr>
<tr class="memdesc:ga17860ca5b160ca96af6c5bf5b3198a7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga17860ca5b160ca96af6c5bf5b3198a7e">More...</a><br /></td></tr>
<tr class="separator:ga17860ca5b160ca96af6c5bf5b3198a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaed93a16a0cde13f32bc4dc48b96804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#gabaed93a16a0cde13f32bc4dc48b96804">SR</a>&#160;&#160;&#160;0x061UL</td></tr>
<tr class="memdesc:gabaed93a16a0cde13f32bc4dc48b96804"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#gabaed93a16a0cde13f32bc4dc48b96804">More...</a><br /></td></tr>
<tr class="separator:gabaed93a16a0cde13f32bc4dc48b96804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1022bf161d0791b616eb885b56a04934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga1022bf161d0791b616eb885b56a04934">SF</a>&#160;&#160;&#160;0x063UL</td></tr>
<tr class="memdesc:ga1022bf161d0791b616eb885b56a04934"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga1022bf161d0791b616eb885b56a04934">More...</a><br /></td></tr>
<tr class="separator:ga1022bf161d0791b616eb885b56a04934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dba01360ec7e7e8115c05231ebbb68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga9dba01360ec7e7e8115c05231ebbb68a">PDR1</a>&#160;&#160;&#160;0x075UL</td></tr>
<tr class="memdesc:ga9dba01360ec7e7e8115c05231ebbb68a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga9dba01360ec7e7e8115c05231ebbb68a">More...</a><br /></td></tr>
<tr class="separator:ga9dba01360ec7e7e8115c05231ebbb68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a20a76234588d55c944a3d59e8f0c4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga5a20a76234588d55c944a3d59e8f0c4d">PDR2</a>&#160;&#160;&#160;0x077UL</td></tr>
<tr class="memdesc:ga5a20a76234588d55c944a3d59e8f0c4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga5a20a76234588d55c944a3d59e8f0c4d">More...</a><br /></td></tr>
<tr class="separator:ga5a20a76234588d55c944a3d59e8f0c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463e760bc0012ae9f9e997a620a4fb0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga463e760bc0012ae9f9e997a620a4fb0a">DDR1</a>&#160;&#160;&#160;0x079UL</td></tr>
<tr class="memdesc:ga463e760bc0012ae9f9e997a620a4fb0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga463e760bc0012ae9f9e997a620a4fb0a">More...</a><br /></td></tr>
<tr class="separator:ga463e760bc0012ae9f9e997a620a4fb0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa199a228bf69225ca8bc7e1773c54d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#gafa199a228bf69225ca8bc7e1773c54d7">DDR2</a>&#160;&#160;&#160;0x07BUL</td></tr>
<tr class="memdesc:gafa199a228bf69225ca8bc7e1773c54d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#gafa199a228bf69225ca8bc7e1773c54d7">More...</a><br /></td></tr>
<tr class="separator:gafa199a228bf69225ca8bc7e1773c54d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea04a27f31826f7efe8a960f3542fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga23ea04a27f31826f7efe8a960f3542fb">IOSEL1</a>&#160;&#160;&#160;0x07DUL</td></tr>
<tr class="memdesc:ga23ea04a27f31826f7efe8a960f3542fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga23ea04a27f31826f7efe8a960f3542fb">More...</a><br /></td></tr>
<tr class="separator:ga23ea04a27f31826f7efe8a960f3542fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2f51c0572402906c344c99ed6d84e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga2d2f51c0572402906c344c99ed6d84e2">IOSEL2</a>&#160;&#160;&#160;0x07DUL</td></tr>
<tr class="memdesc:ga2d2f51c0572402906c344c99ed6d84e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga2d2f51c0572402906c344c99ed6d84e2">More...</a><br /></td></tr>
<tr class="separator:ga2d2f51c0572402906c344c99ed6d84e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0408e6e207c3c9e9b5ad459875e78ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#ga0408e6e207c3c9e9b5ad459875e78ca5">EXLE1</a>&#160;&#160;&#160;0x07FUL</td></tr>
<tr class="memdesc:ga0408e6e207c3c9e9b5ad459875e78ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#ga0408e6e207c3c9e9b5ad459875e78ca5">More...</a><br /></td></tr>
<tr class="separator:ga0408e6e207c3c9e9b5ad459875e78ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc139f1f71fa8f101f180850450d236d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SMPC__IO__REGISTERS.html#gafc139f1f71fa8f101f180850450d236d">EXLE2</a>&#160;&#160;&#160;0x07FUL</td></tr>
<tr class="memdesc:gafc139f1f71fa8f101f180850450d236d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMPC I/O register.  <a href="group__SMPC__IO__REGISTERS.html#gafc139f1f71fa8f101f180850450d236d">More...</a><br /></td></tr>
<tr class="separator:gafc139f1f71fa8f101f180850450d236d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga17860ca5b160ca96af6c5bf5b3198a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17860ca5b160ca96af6c5bf5b3198a7e">&#9670;&nbsp;</a></span>COMREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define COMREG&#160;&#160;&#160;0x01FUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga463e760bc0012ae9f9e997a620a4fb0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga463e760bc0012ae9f9e997a620a4fb0a">&#9670;&nbsp;</a></span>DDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDR1&#160;&#160;&#160;0x079UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafa199a228bf69225ca8bc7e1773c54d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafa199a228bf69225ca8bc7e1773c54d7">&#9670;&nbsp;</a></span>DDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DDR2&#160;&#160;&#160;0x07BUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga0408e6e207c3c9e9b5ad459875e78ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0408e6e207c3c9e9b5ad459875e78ca5">&#9670;&nbsp;</a></span>EXLE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXLE1&#160;&#160;&#160;0x07FUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gafc139f1f71fa8f101f180850450d236d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc139f1f71fa8f101f180850450d236d">&#9670;&nbsp;</a></span>EXLE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXLE2&#160;&#160;&#160;0x07FUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga23ea04a27f31826f7efe8a960f3542fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23ea04a27f31826f7efe8a960f3542fb">&#9670;&nbsp;</a></span>IOSEL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOSEL1&#160;&#160;&#160;0x07DUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga2d2f51c0572402906c344c99ed6d84e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d2f51c0572402906c344c99ed6d84e2">&#9670;&nbsp;</a></span>IOSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOSEL2&#160;&#160;&#160;0x07DUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga54dcb69c90fcbdfa9b4c1bda4c0ba860"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54dcb69c90fcbdfa9b4c1bda4c0ba860">&#9670;&nbsp;</a></span>IREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100001UL + ((x) &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC 7 IREG I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The IREG number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Byte access writes only.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd></dl>

</div>
</div>
<a id="gafb6e640cae4663b0aa6e2ef55426e76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb6e640cae4663b0aa6e2ef55426e76b">&#9670;&nbsp;</a></span>OREG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define OREG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100021UL + ((x) &lt;&lt; 1))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC 32 OREG I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The OREG number.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section warning"><dt>Warning</dt><dd>Byte access reads only.</dd></dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga9dba01360ec7e7e8115c05231ebbb68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9dba01360ec7e7e8115c05231ebbb68a">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDR1&#160;&#160;&#160;0x075UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga5a20a76234588d55c944a3d59e8f0c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a20a76234588d55c944a3d59e8f0c4d">&#9670;&nbsp;</a></span>PDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PDR2&#160;&#160;&#160;0x077UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="ga1022bf161d0791b616eb885b56a04934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1022bf161d0791b616eb885b56a04934">&#9670;&nbsp;</a></span>SF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SF&#160;&#160;&#160;0x063UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
<a id="gadcdf6654942d055f66f72da44a62e314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadcdf6654942d055f66f72da44a62e314">&#9670;&nbsp;</a></span>SMPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SMPC</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(0x20100000UL + (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Access the SMPC I/O registers. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">x</td><td>The byte offset.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd></dl>

</div>
</div>
<a id="gabaed93a16a0cde13f32bc4dc48b96804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaed93a16a0cde13f32bc4dc48b96804">&#9670;&nbsp;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SR&#160;&#160;&#160;0x061UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SMPC I/O register. </p>
<dl class="section see"><dt>See also</dt><dd><a class="el" href="group__SMPC__IO__REGISTERS.html#gadcdf6654942d055f66f72da44a62e314" title="Access the SMPC I/O registers.">SMPC</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#ga945642431974707252514869a35ab184">MEMORY_WRITE</a> </dd>
<dd>
<a class="el" href="group__SCU__IO__REGISTERS.html#gaf09c30d8473de6a63a4143f2e07f917c">MEMORY_READ</a> </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
