-- Test Bench VHDL for IBM SMS ALD page 15.49.02.1
-- Title: A CHANNEL ASSEMBLY CONTROL-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/12/2020 5:27:44 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC_tb is
end ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC_tb;

architecture behavioral of ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE:	 in STD_LOGIC;
		PS_DATA_MOVE_OP_CODE:	 in STD_LOGIC;
		PS_B_CYCLE_1:	 in STD_LOGIC;
		PS_OP_MOD_REG_4_BIT:	 in STD_LOGIC;
		MS_I_CYCLE:	 in STD_LOGIC;
		PS_LOAD_CYCLE:	 in STD_LOGIC;
		MS_CONTROL_REG_DISABLE:	 in STD_LOGIC;
		PS_BLOCK_USE_A_CH_WM:	 in STD_LOGIC;
		MV_ASTERISK_INS_CONSOLE_SW_OFF:	 in STD_LOGIC;
		MS_A_CH_VALID:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR:	 in STD_LOGIC;
		MS_E_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		MS_F_CH_LAST_INPUT_CYCLE:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_2:	 in STD_LOGIC;
		PS_E_CH_UNIT_NUMBER_1:	 in STD_LOGIC;
		PB_USE_A_CH_WM:	 out STD_LOGIC;
		PS_A_CH_VALID_OR_AST_SWITCH_OFF:	 out STD_LOGIC;
		PB_OUTPUT_WM_CYCLE:	 out STD_LOGIC;
		PS_INPUT_CYCLE_NOT_LAST_INPUT:	 out STD_LOGIC;
		PS_OUTPUT_WM_CYCLE:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MS_STD_A_CYCLE_OPS_DOT_A_CYCLE: STD_LOGIC := '1';
	signal PS_DATA_MOVE_OP_CODE: STD_LOGIC := '0';
	signal PS_B_CYCLE_1: STD_LOGIC := '0';
	signal PS_OP_MOD_REG_4_BIT: STD_LOGIC := '0';
	signal MS_I_CYCLE: STD_LOGIC := '1';
	signal PS_LOAD_CYCLE: STD_LOGIC := '0';
	signal MS_CONTROL_REG_DISABLE: STD_LOGIC := '1';
	signal PS_BLOCK_USE_A_CH_WM: STD_LOGIC := '0';
	signal MV_ASTERISK_INS_CONSOLE_SW_OFF: STD_LOGIC := '1';
	signal MS_A_CH_VALID: STD_LOGIC := '1';
	signal PS_INPUT_CYCLE: STD_LOGIC := '0';
	signal MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR: STD_LOGIC := '1';
	signal MS_E_CH_LAST_INPUT_CYCLE: STD_LOGIC := '1';
	signal MS_F_CH_LAST_INPUT_CYCLE: STD_LOGIC := '1';
	signal PS_E_CYCLE: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_UNIT_2: STD_LOGIC := '0';
	signal PS_E_CH_UNIT_NUMBER_1: STD_LOGIC := '0';

	-- Outputs

	signal PB_USE_A_CH_WM: STD_LOGIC;
	signal PS_A_CH_VALID_OR_AST_SWITCH_OFF: STD_LOGIC;
	signal PB_OUTPUT_WM_CYCLE: STD_LOGIC;
	signal PS_INPUT_CYCLE_NOT_LAST_INPUT: STD_LOGIC;
	signal PS_OUTPUT_WM_CYCLE: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

   constant MX_X1A_POS: integer := 7;
   constant MX_X6A_POS: integer := 8;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_15_49_02_1_A_CHANNEL_ASSEMBLY_CONTROL_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MS_STD_A_CYCLE_OPS_DOT_A_CYCLE => MS_STD_A_CYCLE_OPS_DOT_A_CYCLE,
		PS_DATA_MOVE_OP_CODE => PS_DATA_MOVE_OP_CODE,
		PS_B_CYCLE_1 => PS_B_CYCLE_1,
		PS_OP_MOD_REG_4_BIT => PS_OP_MOD_REG_4_BIT,
		MS_I_CYCLE => MS_I_CYCLE,
		PS_LOAD_CYCLE => PS_LOAD_CYCLE,
		MS_CONTROL_REG_DISABLE => MS_CONTROL_REG_DISABLE,
		PS_BLOCK_USE_A_CH_WM => PS_BLOCK_USE_A_CH_WM,
		MV_ASTERISK_INS_CONSOLE_SW_OFF => MV_ASTERISK_INS_CONSOLE_SW_OFF,
		MS_A_CH_VALID => MS_A_CH_VALID,
		PS_INPUT_CYCLE => PS_INPUT_CYCLE,
		MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR => MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR,
		MS_E_CH_LAST_INPUT_CYCLE => MS_E_CH_LAST_INPUT_CYCLE,
		MS_F_CH_LAST_INPUT_CYCLE => MS_F_CH_LAST_INPUT_CYCLE,
		PS_E_CYCLE => PS_E_CYCLE,
		PS_E_CH_SELECT_UNIT_2 => PS_E_CH_SELECT_UNIT_2,
		PS_E_CH_UNIT_NUMBER_1 => PS_E_CH_UNIT_NUMBER_1,
		PB_USE_A_CH_WM => PB_USE_A_CH_WM,
		PS_A_CH_VALID_OR_AST_SWITCH_OFF => PS_A_CH_VALID_OR_AST_SWITCH_OFF,
		PB_OUTPUT_WM_CYCLE => PB_OUTPUT_WM_CYCLE,
		PS_INPUT_CYCLE_NOT_LAST_INPUT => PS_INPUT_CYCLE_NOT_LAST_INPUT,
		PS_OUTPUT_WM_CYCLE => PS_OUTPUT_WM_CYCLE);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(16 downto 0);
   variable a,b,c,d,e,f,g,h,i,j,k,l,m,n,o,p,q: std_logic;
   variable g1, g2, g3, g4, g5, g6: std_logic;

   begin

   -- Your test bench code
   
   testName := "15.49.02.1        ";

   for tt in 0 to 2**17 loop
      tv := std_logic_vector(to_unsigned(tt,tv'Length));
      a := tv(0);
      b := tv(1);
      c := tv(2);
      d := tv(3);
      e := tv(4);
      f := tv(5);
      g := tv(6);
      h := tv(7);
      i := tv(8);
      j := tv(9);
      k := tv(10);
      l := tv(11);
      m := tv(12);
      n := tv(13);
      o := tv(14);
      p := tv(15);
      q := tv(16);
      
      g1 := k and not m and not n;
      g2 := i or j;
      g3 := f and g1 and g2 and not h;
      g4 := b and d and c;      
      
	   MS_STD_A_CYCLE_OPS_DOT_A_CYCLE <= not a;
      PS_DATA_MOVE_OP_CODE <= b;
      PS_B_CYCLE_1 <= c;
      PS_OP_MOD_REG_4_BIT <= d;
      MS_I_CYCLE <= not e;
      PS_LOAD_CYCLE <= f;
      MS_CONTROL_REG_DISABLE <= not g;
      PS_BLOCK_USE_A_CH_WM <= h;
      MV_ASTERISK_INS_CONSOLE_SW_OFF <= not i;
      MS_A_CH_VALID <= not j;
      PS_INPUT_CYCLE <= k;
      MS_F_CH_OUTPUT_WM_CYCLE_STAR_1414_STAR <= not l;
      MS_E_CH_LAST_INPUT_CYCLE <= not m;
      MS_F_CH_LAST_INPUT_CYCLE <= not n;
      PS_E_CYCLE <= o;
      PS_E_CH_SELECT_UNIT_2 <= p;
      PS_E_CH_UNIT_NUMBER_1 <= q;
      
      wait for 30 ns;
      
      check1(PS_INPUT_CYCLE_NOT_LAST_INPUT,g1,testName,"Input Cycle . Not Last Input");
      check1(PS_A_CH_VALID_OR_AST_SWITCH_OFF,g2,testName,"A Ch Valid + Ast Ins Sw Off");
      check1(PB_USE_A_CH_WM,a or e or g or g4 or g3,TestName,"Use A CH WM");
      check1(PS_OUTPUT_WM_CYCLE,l or (o and p and q),testName,"+S Output WM Cycle");
      check1(PB_OUTPUT_WM_CYCLE,l or (o and p and q),testName,"+B Output WM Cycle");
      
   end loop;


   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 20 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
