#include "hw_interface.hpp"

namespace hw_interface {

static const std::vector<switch_translation> hsd_sta_ref_diag_sel = {
  { "HSD_STA_REF_DIAG_SEL_RESERVE", HSD_STA_REF_DIAG_SEL_RESERVE, 0x0000 },
  { "HSD_STA_REF_DIAG_SEL_NET_CLK_1_OSZ_CTRL_VOLTAGE", HSD_STA_REF_DIAG_SEL_NET_CLK_1_OSZ_CTRL_VOLTAGE, 0x0001 },
  { "HSD_STA_REF_DIAG_SEL_NET_CLK_2_OSZ_CTRL_VOLTAGE", HSD_STA_REF_DIAG_SEL_NET_CLK_2_OSZ_CTRL_VOLTAGE, 0x0002 },
  { "HSD_STA_REF_DIAG_SEL_110_8_OSZ_CTRL_VOLTAGE", HSD_STA_REF_DIAG_SEL_110_8_OSZ_CTRL_VOLTAGE, 0x0003 },
  { "HSD_STA_REF_DIAG_SEL_110_8_OSZ_AMPL_VOLTAGE", HSD_STA_REF_DIAG_SEL_110_8_OSZ_AMPL_VOLTAGE, 0x0004 },
  { "HSD_STA_REF_DIAG_SEL_3_3_V_POWER_SUPPLY", HSD_STA_REF_DIAG_SEL_3_3_V_POWER_SUPPLY, 0x0005 },
  { "HSD_STA_REF_DIAG_SEL_5_V_REF_VOLTAGE", HSD_STA_REF_DIAG_SEL_5_V_REF_VOLTAGE, 0x0006 },
  { "HSD_STA_REF_DIAG_SEL_TEMPERATURE", HSD_STA_REF_DIAG_SEL_TEMPERATURE, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_enable_disable = {
  { "HSD_STA_ENABLE", HSD_STA_ENABLE, 0x0001 },
  { "HSD_STA_DISABLE", HSD_STA_DISABLE, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_on_off = {
  { "HSD_STA_ON", HSD_STA_ON, 0x0000 },
  { "HSD_STA_OFF", HSD_STA_OFF, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_ref_ref_freq_input_sel = {
  { "HSD_STA_REF_REF_FREQ_INPUT_SEL_TCXO", HSD_STA_REF_REF_FREQ_INPUT_SEL_TCXO, 0x0000 },
  { "HSD_STA_REF_REF_FREQ_INPUT_SEL_REFIN_10KHZ_52MHZ", HSD_STA_REF_REF_FREQ_INPUT_SEL_REFIN_10KHZ_52MHZ, 0x0001 },
  { "HSD_STA_REF_REF_FREQ_INPUT_SEL_OCXO", HSD_STA_REF_REF_FREQ_INPUT_SEL_OCXO, 0x0002 },
  { "HSD_STA_REF_REF_FREQ_INPUT_SEL_ABISSYNCOUT", HSD_STA_REF_REF_FREQ_INPUT_SEL_ABISSYNCOUT, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_off_on = {
  { "HSD_STA_OFF", HSD_STA_OFF, 0x0000 },
  { "HSD_STA_ON", HSD_STA_ON, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_ref_time_sel = {
  { "HSD_STA_REF_TIME_SEL_0", HSD_STA_REF_TIME_SEL_0, 0x0000 },
  { "HSD_STA_REF_TIME_SEL_1", HSD_STA_REF_TIME_SEL_1, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_ref_net_clk_1_dds_freq_reg_activate = {
  { "HSD_STA_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE_0", HSD_STA_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE_0, 0x0000 },
  { "HSD_STA_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE_1", HSD_STA_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE_1, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_ref_net_clk_1_dds_phase_reg_activate = {
  { "HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_0", HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_0, 0x0000 },
  { "HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_1", HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_1, 0x0001 },
  { "HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_2", HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_2, 0x0002 },
  { "HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_3", HSD_STA_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE_3, 0x0003 },
};

static const std::vector<switch_translation> hsd_switch_state_max = {
  { "HSD_SWITCH_STATE_MAX", HSD_SWITCH_STATE_MAX, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_ref_net_clk_2_dds_freq_reg_activate = {
  { "HSD_STA_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE_0", HSD_STA_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE_0, 0x0000 },
  { "HSD_STA_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE_1", HSD_STA_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE_1, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_ref_net_clk_2_dds_phase_reg_activate = {
  { "HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_0", HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_0, 0x0000 },
  { "HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_1", HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_1, 0x0001 },
  { "HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_2", HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_2, 0x0002 },
  { "HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_3", HSD_STA_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE_3, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_ref_net_clk_dds_adr_sel = {
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_0_LOW_WORD", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_0_LOW_WORD, 0x0000 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_0_HIGH_WORD", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_0_HIGH_WORD, 0x0001 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_1_LOW_WORD", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_1_LOW_WORD, 0x0002 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_1_HIGH_WORD", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_FREQ_1_HIGH_WORD, 0x0003 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_0", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_0, 0x0004 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_1", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_1, 0x0005 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_2", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_2, 0x0006 },
  { "HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_3", HSD_STA_REF_NET_CLK_DDS_ADR_SEL_PHASE_3, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_low_high = {
  { "HSD_STA_LOW", HSD_STA_LOW, 0x0000 },
  { "HSD_STA_HIGH", HSD_STA_HIGH, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_high_low = {
  { "HSD_STA_HIGH", HSD_STA_HIGH, 0x0000 },
  { "HSD_STA_LOW", HSD_STA_LOW, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_locked_unlocked = {
  { "HSD_STA_LOCKED", HSD_STA_LOCKED, 0x0000 },
  { "HSD_STA_UNLOCKED", HSD_STA_UNLOCKED, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_not_present_present = {
  { "HSD_STA_NOT_PRESENT", HSD_STA_NOT_PRESENT, 0x0001 },
  { "HSD_STA_PRESENT", HSD_STA_PRESENT, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_ref_rg = {
  { "HSD_STA_REF_RG_SINGLE_MODE", HSD_STA_REF_RG_SINGLE_MODE, 0x0000 },
  { "HSD_STA_REF_RG_DUAL_MODE", HSD_STA_REF_RG_DUAL_MODE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_on_off_1 = {
  { "HSD_STA_ON", HSD_STA_ON, 0x0000 },
  { "HSD_STA_OFF", HSD_STA_OFF, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_con_1_sel = {
  { "HSD_STA_FE_CON_1_SEL_NONE_ACTIVE", HSD_STA_FE_CON_1_SEL_NONE_ACTIVE, 0x0001 },
  { "HSD_STA_FE_CON_1_SEL_RF2", HSD_STA_FE_CON_1_SEL_RF2, 0x0000 },
  { "HSD_STA_FE_CON_1_SEL_RF4IN", HSD_STA_FE_CON_1_SEL_RF4IN, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_con_2_sel = {
  { "HSD_STA_FE_CON_2_SEL_NONE_ACTIVE", HSD_STA_FE_CON_2_SEL_NONE_ACTIVE, 0x0001 },
  { "HSD_STA_FE_CON_2_SEL_RF1", HSD_STA_FE_CON_2_SEL_RF1, 0x0000 },
  { "HSD_STA_FE_CON_2_SEL_RF3OUT", HSD_STA_FE_CON_2_SEL_RF3OUT, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_rf_tx_1_sel = {
  { "HSD_STA_FE_RF_TX_1_SEL_NONE_ACTIVE", HSD_STA_FE_RF_TX_1_SEL_NONE_ACTIVE, 0x0003 },
  { "HSD_STA_FE_RF_TX_1_SEL_CON_1", HSD_STA_FE_RF_TX_1_SEL_CON_1, 0x0006 },
  { "HSD_STA_FE_RF_TX_1_SEL_CON_2", HSD_STA_FE_RF_TX_1_SEL_CON_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_rf_tx_2_sel = {
  { "HSD_STA_FE_RF_TX_2_SEL_NONE_ACTIVE", HSD_STA_FE_RF_TX_2_SEL_NONE_ACTIVE, 0x0001 },
  { "HSD_STA_FE_RF_TX_2_SEL_CON_1", HSD_STA_FE_RF_TX_2_SEL_CON_1, 0x0003 },
  { "HSD_STA_FE_RF_TX_2_SEL_CON_2", HSD_STA_FE_RF_TX_2_SEL_CON_2, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_fe_rf_rx_1_sel = {
  { "HSD_STA_FE_RF_RX_1_SEL_NONE_ACTIVE", HSD_STA_FE_RF_RX_1_SEL_NONE_ACTIVE, 0x0003 },
  { "HSD_STA_FE_RF_RX_1_SEL_CON_1", HSD_STA_FE_RF_RX_1_SEL_CON_1, 0x0006 },
  { "HSD_STA_FE_RF_RX_1_SEL_CON_2", HSD_STA_FE_RF_RX_1_SEL_CON_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_rf_rx_2_sel = {
  { "HSD_STA_FE_RF_RX_2_SEL_NONE_ACTIVE", HSD_STA_FE_RF_RX_2_SEL_NONE_ACTIVE, 0x0003 },
  { "HSD_STA_FE_RF_RX_2_SEL_CON_1", HSD_STA_FE_RF_RX_2_SEL_CON_1, 0x0006 },
  { "HSD_STA_FE_RF_RX_2_SEL_CON_2", HSD_STA_FE_RF_RX_2_SEL_CON_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_diode_sel = {
  { "HSD_STA_FE_DIODE_SEL_1", HSD_STA_FE_DIODE_SEL_1, 0x0000 },
  { "HSD_STA_FE_DIODE_SEL_2", HSD_STA_FE_DIODE_SEL_2, 0x0001 },
  { "HSD_STA_FE_DIODE_SEL_OFF_5_V_REF", HSD_STA_FE_DIODE_SEL_OFF_5_V_REF, 0x0002 },
  { "HSD_STA_FE_DIODE_SEL_OFF_2_5_V_REF", HSD_STA_FE_DIODE_SEL_OFF_2_5_V_REF, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_peak_det_ctrl = {
  { "HSD_STA_FE_PEAK_DET_CTRL_BYPASS", HSD_STA_FE_PEAK_DET_CTRL_BYPASS, 0x0002 },
  { "HSD_STA_FE_PEAK_DET_CTRL_PEAK", HSD_STA_FE_PEAK_DET_CTRL_PEAK, 0x0000 },
  { "HSD_STA_FE_PEAK_DET_CTRL_RESET", HSD_STA_FE_PEAK_DET_CTRL_RESET, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_s_h_ctrl = {
  { "HSD_STA_FE_S_H_CTRL_HOLD", HSD_STA_FE_S_H_CTRL_HOLD, 0x0000 },
  { "HSD_STA_FE_S_H_CTRL_SAMPLE", HSD_STA_FE_S_H_CTRL_SAMPLE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_diode_time_const_sel_2 = {
  { "HSD_STA_FE_DIODE_TIME_CONST_SEL_2_US", HSD_STA_FE_DIODE_TIME_CONST_SEL_2_US, 0x0000 },
  { "HSD_STA_FE_DIODE_TIME_CONST_SEL_2_MS", HSD_STA_FE_DIODE_TIME_CONST_SEL_2_MS, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_diag_sel = {
  { "HSD_STA_FE_DIAG_SEL_M_8_V", HSD_STA_FE_DIAG_SEL_M_8_V, 0x0010 },
  { "HSD_STA_FE_DIAG_SEL_RESET", HSD_STA_FE_DIAG_SEL_RESET, 0x0011 },
  { "HSD_STA_FE_DIAG_SEL_5_V_REF", HSD_STA_FE_DIAG_SEL_5_V_REF, 0x0012 },
  { "HSD_STA_FE_DIAG_SEL_16_V", HSD_STA_FE_DIAG_SEL_16_V, 0x0013 },
  { "HSD_STA_FE_DIAG_SEL_SAMPLE", HSD_STA_FE_DIAG_SEL_SAMPLE, 0x0014 },
  { "HSD_STA_FE_DIAG_SEL_0_25_V_REF", HSD_STA_FE_DIAG_SEL_0_25_V_REF, 0x0015 },
  { "HSD_STA_FE_DIAG_SEL_M_10_V", HSD_STA_FE_DIAG_SEL_M_10_V, 0x0016 },
  { "HSD_STA_FE_DIAG_SEL_M_5_V", HSD_STA_FE_DIAG_SEL_M_5_V, 0x0017 },
  { "HSD_STA_FE_DIAG_SEL_SH", HSD_STA_FE_DIAG_SEL_SH, 0x0008 },
  { "HSD_STA_FE_DIAG_SEL_TEMP_SW_CORR", HSD_STA_FE_DIAG_SEL_TEMP_SW_CORR, 0x0009 },
  { "HSD_STA_FE_DIAG_SEL_THRESHOLD", HSD_STA_FE_DIAG_SEL_THRESHOLD, 0x000A },
  { "HSD_STA_FE_DIAG_SEL_3_3_V", HSD_STA_FE_DIAG_SEL_3_3_V, 0x000B },
  { "HSD_STA_FE_DIAG_SEL_TEMP_FAN_CTRL", HSD_STA_FE_DIAG_SEL_TEMP_FAN_CTRL, 0x000C },
  { "HSD_STA_FE_DIAG_SEL_MULTPLX", HSD_STA_FE_DIAG_SEL_MULTPLX, 0x000D },
  { "HSD_STA_FE_DIAG_SEL_PEAK_DETECT", HSD_STA_FE_DIAG_SEL_PEAK_DETECT, 0x000E },
  { "HSD_STA_FE_DIAG_SEL_POWER_ADC", HSD_STA_FE_DIAG_SEL_POWER_ADC, 0x000F },
  { "HSD_STA_FE_DIAG_SEL_TRISTATE", HSD_STA_FE_DIAG_SEL_TRISTATE, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_fe_fan = {
  { "HSD_STA_FE_FAN_TEMP_CTRL", HSD_STA_FE_FAN_TEMP_CTRL, 0x0000 },
  { "HSD_STA_FE_FAN_ON", HSD_STA_FE_FAN_ON, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_att_ctrl = {
  { "HSD_STA_FE_ATT_CTRL_EXTERNAL", HSD_STA_FE_ATT_CTRL_EXTERNAL, 0x0000 },
  { "HSD_STA_FE_ATT_CTRL_STATIC", HSD_STA_FE_ATT_CTRL_STATIC, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_prg_run = {
  { "HSD_STA_DIG_PRG", HSD_STA_DIG_PRG, 0x0000 },
  { "HSD_STA_DIG_RUN", HSD_STA_DIG_RUN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_reset_run = {
  { "HSD_STA_DIG_RESET", HSD_STA_DIG_RESET, 0x0000 },
  { "HSD_STA_DIG_RUN", HSD_STA_DIG_RUN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dif_prg_run_1 = {
  { "HSD_STA_DIG_PRG", HSD_STA_DIG_PRG, 0x0001 },
  { "HSD_STA_DIG_RUN", HSD_STA_DIG_RUN, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_dig_reset_run_1 = {
  { "HSD_STA_DIG_RESET", HSD_STA_DIG_RESET, 0x0001 },
  { "HSD_STA_DIG_RUN", HSD_STA_DIG_RUN, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_dig_special_clk_src = {
  { "HSD_STA_DIG_NONE", HSD_STA_DIG_NONE, 0x0000 },
  { "HSD_STA_DIG_XIL", HSD_STA_DIG_XIL, 0x0001 },
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0002 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0004 },
};

static const std::vector<switch_translation> hsd_sw_dig_sel_audio_net_clk_src = {
  { "HSD_STA_DIG_NONE", HSD_STA_DIG_NONE, 0x0000 },
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0001 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0002 },
};

static const std::vector<switch_translation> hsd_sta_dig_n = {
  { "HSD_STA_DIG_NONE", HSD_STA_DIG_NONE, 0x0000 },
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0001 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0002 },
};

static const std::vector<switch_translation> hsd_sw_dig_adc_sel = {
  { "HSD_STA_DIG_ADC_SEL_BOTH_ADC_TO_DDC", HSD_STA_DIG_ADC_SEL_BOTH_ADC_TO_DDC, 0x0000 },
  { "HSD_STA_DIG_ADC_SEL_ADC_2_TO_BOTH_DCC", HSD_STA_DIG_ADC_SEL_ADC_2_TO_BOTH_DCC, 0x0001 },
  { "HSD_STA_DIG_ADC_SEL_ADC_1_TO_BOTH_DCC", HSD_STA_DIG_ADC_SEL_ADC_1_TO_BOTH_DCC, 0x0002 },
};

static const std::vector<switch_translation> hsd_sw_dig_dem_ser_route = {
  { "HSD_STA_DIG_DEM_SER_ROUTE_BOTH_DDC_TO_LH", HSD_STA_DIG_DEM_SER_ROUTE_BOTH_DDC_TO_LH, 0x0000 },
  { "HSD_STA_DIG_DEM_SER_ROUTE_REVERSE_DDC_TO_LH", HSD_STA_DIG_DEM_SER_ROUTE_REVERSE_DDC_TO_LH, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_ddc_1_net_clk_src = {
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0001 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0000 },
};

static const std::vector<switch_translation> hsd_sw_dig_ddc_2_net_clk_src = {
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0000 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_adc_cal = {
  { "HSD_STA_DIG_MEAS", HSD_STA_DIG_MEAS, 0x0000 },
  { "HSD_STA_DIG_CAL", HSD_STA_DIG_CAL, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_adc_conv = {
  { "HSD_STA_DIG_IDLE", HSD_STA_DIG_IDLE, 0x0000 },
  { "HSD_STA_DIG_START_CONV", HSD_STA_DIG_START_CONV, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_diag_adc_pol = {
  { "HSD_STA_DIG_UNI_POL", HSD_STA_DIG_UNI_POL, 0x0000 },
  { "HSD_STA_DIG_BI_POL", HSD_STA_DIG_BI_POL, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_fm_enable = {
  { "HSD_STA_DIG_ZF", HSD_STA_DIG_ZF, 0x0000 },
  { "HSD_STA_DIG_FM", HSD_STA_DIG_FM, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_diag_sel = {
  { "HSD_STA_DIG_DIAG", HSD_STA_DIG_DIAG, 0x0000 },
  { "HSD_STA_DIG_TEMP", HSD_STA_DIG_TEMP, 0x0004 },
  { "HSD_STA_DIG_DIAG_REG_VOLT", HSD_STA_DIG_DIAG_REG_VOLT, 0x0005 },
  { "HSD_STA_DIG_GND", HSD_STA_DIG_GND, 0x0007 },
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0009 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0012 },
  { "HSD_STA_DIG_REF_CLK", HSD_STA_DIG_REF_CLK, 0x0023 },
};

static const std::vector<switch_translation> hsd_sw_dig_diag_line_reset = {
  { "HSD_STA_DIG_DIAG_LINE_RELEASE", HSD_STA_DIG_DIAG_LINE_RELEASE, 0x0000 },
  { "HSD_STA_DIG_DIAG_LINE_GND", HSD_STA_DIG_DIAG_LINE_GND, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_iq_src_auc_mux = {
  { "HSD_STA_DIG_LH_1_PRI_TX", HSD_STA_DIG_LH_1_PRI_TX, 0x0000 },
  { "HSD_STA_DIG_LH_1_SEC_TX", HSD_STA_DIG_LH_1_SEC_TX, 0x0001 },
  { "HSD_STA_DIG_LH_2_PRI_TX", HSD_STA_DIG_LH_2_PRI_TX, 0x0002 },
  { "HSD_STA_DIG_LH_2_SEC_TX", HSD_STA_DIG_LH_2_SEC_TX, 0x0003 },
  { "HSD_STA_DIG_TX_DSP_1", HSD_STA_DIG_TX_DSP_1, 0x0004 },
  { "HSD_STA_DIG_TX_DSP_2", HSD_STA_DIG_TX_DSP_2, 0x0005 },
  { "HSD_STA_DIG_MOD_TO_AUC1", HSD_STA_DIG_MOD_TO_AUC1, 0x0006 },
  { "HSD_STA_DIG_MOD_TO_AUC2", HSD_STA_DIG_MOD_TO_AUC2, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_dig_auc_filt_sel = {
  { "HSD_STA_DIG_UNFILTERED_REG_BAND", HSD_STA_DIG_UNFILTERED_REG_BAND, 0x0000 },
  { "HSD_STA_DIG_30_KHZ_REG_BAND", HSD_STA_DIG_30_KHZ_REG_BAND, 0x0001 },
  { "HSD_STA_DIG_300_KHZ_REG_BAND", HSD_STA_DIG_300_KHZ_REG_BAND, 0x0002 },
  { "HSD_STA_DIG_CARRIER_ONLY", HSD_STA_DIG_CARRIER_ONLY, 0x0003 },
  { "HSD_STA_DIG_UNFILTERED_INV_BAND", HSD_STA_DIG_UNFILTERED_INV_BAND, 0x0004 },
  { "HSD_STA_DIG_30_KHZ_INV_BAND", HSD_STA_DIG_30_KHZ_INV_BAND, 0x0005 },
  { "HSD_STA_DIG_300_KHZ_INV_BAND", HSD_STA_DIG_300_KHZ_INV_BAND, 0x0006 },
  { "HSD_STA_DIG_NO_IF_OUT_SIGNAL", HSD_STA_DIG_NO_IF_OUT_SIGNAL, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_dig_auc_iq_inv_sel = {
  { "HSD_STA_DIG_SWITCH", HSD_STA_DIG_SWITCH, 0x0000 },
  { "HSD_STA_DIG_NCO", HSD_STA_DIG_NCO, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_tx_dsp_sample_clk = {
  { "HSD_STA_DIG_NONE", HSD_STA_DIG_NONE, 0x0000 },
  { "HSD_STA_DIG_NET_CLK_1", HSD_STA_DIG_NET_CLK_1, 0x0001 },
  { "HSD_STA_DIG_NET_CLK_2", HSD_STA_DIG_NET_CLK_2, 0x0002 },
  { "HSD_STA_DIG_FIXED_CLK", HSD_STA_DIG_FIXED_CLK, 0x0004 },
};

static const std::vector<switch_translation> hsd_sta_dig_lh_1_src_route = {
  { "HSD_STA_DIG_DDC_1", HSD_STA_DIG_DDC_1, 0x0000 },
  { "HSD_STA_DIG_DDC_2", HSD_STA_DIG_DDC_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_lh_2_src_route = {
  { "HSD_STA_DIG_DDC_1", HSD_STA_DIG_DDC_1, 0x0001 },
  { "HSD_STA_DIG_DDC_2", HSD_STA_DIG_DDC_2, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_dig_lh_clk_sel = {
  { "HSD_STA_DIG_IQ_CLK", HSD_STA_DIG_IQ_CLK, 0x0000 },
  { "HSD_STA_DIG_NET_CLK", HSD_STA_DIG_NET_CLK, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_duc_1_src_route = {
  { "HSD_STA_DIG_LH_1", HSD_STA_DIG_LH_1, 0x0000 },
  { "HSD_STA_DIG_LH_2", HSD_STA_DIG_LH_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_duc_2_src_route = {
  { "HSD_STA_DIG_LH_1", HSD_STA_DIG_LH_1, 0x0001 },
  { "HSD_STA_DIG_LH_2", HSD_STA_DIG_LH_2, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_dig_not_quit_quit = {
  { "HSD_STA_DIG_NOT_QUIT", HSD_STA_DIG_NOT_QUIT, 0x0000 },
  { "HSD_STA_DIG_QUIT", HSD_STA_DIG_QUIT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_sample_clk_src = {
  { "HSD_STA_DIG_SAMPLE_CLK_SRC_NONE", HSD_STA_DIG_SAMPLE_CLK_SRC_NONE, 0x0000 },
  { "HSD_STA_DIG_SAMPLE_CLK_SRC_NETCLK1", HSD_STA_DIG_SAMPLE_CLK_SRC_NETCLK1, 0x0001 },
  { "HSD_STA_DIG_SAMPLE_CLK_SRC_NETCLK2", HSD_STA_DIG_SAMPLE_CLK_SRC_NETCLK2, 0x0002 },
  { "HSD_STA_DIG_SAMPLE_CLK_SRC_FIXED", HSD_STA_DIG_SAMPLE_CLK_SRC_FIXED, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_not_present_present_1 = {
  { "HSD_STA_NOT_PRESENT", HSD_STA_NOT_PRESENT, 0x0000 },
  { "HSD_STA_PRESENT", HSD_STA_PRESENT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_lh_sci_sel = {
  { "HSD_STA_DIG_LH1_SCI_SEL", HSD_STA_DIG_LH1_SCI_SEL, 0x0000 },
  { "HSD_STA_DIG_LH2_SCI_SEL", HSD_STA_DIG_LH2_SCI_SEL, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_duc = {
  { "HSD_STA_DIG_DUC_NOT_PRESENT", HSD_STA_DIG_DUC_NOT_PRESENT, 0x0000 },
  { "HSD_STA_DIG_DUC_PRESENT", HSD_STA_DIG_DUC_PRESENT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_xref_out_2_clk_src = {
  { "HSD_STA_DIG_CLK_SRC_NONE", HSD_STA_DIG_CLK_SRC_NONE, 0x0000 },
  { "HSD_STA_DIG_CLK_SRC_NETCLK1", HSD_STA_DIG_CLK_SRC_NETCLK1, 0x0001 },
  { "HSD_STA_DIG_CLK_SRC_NETCLK2", HSD_STA_DIG_CLK_SRC_NETCLK2, 0x0002 },
  { "HSD_STA_DIG_CLK_SRC_FIXEDCLK", HSD_STA_DIG_CLK_SRC_FIXEDCLK, 0x0003 },
};

static const std::vector<switch_translation> hsd_sw_dig_xprog_net_clk_src = {
  { "HSD_STA_DIG_CLK_SRC_NONE", HSD_STA_DIG_CLK_SRC_NONE, 0x0000 },
  { "HSD_STA_DIG_CLK_SRC_NETCLK1", HSD_STA_DIG_CLK_SRC_NETCLK1, 0x0001 },
  { "HSD_STA_DIG_CLK_SRC_NETCLK2", HSD_STA_DIG_CLK_SRC_NETCLK2, 0x0002 },
  { "HSD_STA_DIG_CLK_SRC_FIXEDCLK", HSD_STA_DIG_CLK_SRC_FIXEDCLK, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_dig_not_ready_done = {
  { "HSD_STA_DIG_NOT_READY", HSD_STA_DIG_NOT_READY, 0x0000 },
  { "HSD_STA_DIG_DONE", HSD_STA_DIG_DONE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_init_not_init = {
  { "HSD_STA_DIG_INIT", HSD_STA_DIG_INIT, 0x0000 },
  { "HSD_STA_DIG_NOT_INIT", HSD_STA_DIG_NOT_INIT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_busy_not_busy = {
  { "HSD_STA_DIG_BUSY", HSD_STA_DIG_BUSY, 0x0000 },
  { "HSD_STA_DIG_NOT_BUSY", HSD_STA_DIG_NOT_BUSY, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_pending_not_pending = {
  { "HSD_STA_DIG_PENDING", HSD_STA_DIG_PENDING, 0x0001 },
  { "HSD_STA_DIG_NOT_PENDING", HSD_STA_DIG_NOT_PENDING, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_dig_ready_busy = {
  { "HSD_STA_DIG_READY", HSD_STA_DIG_READY, 0x0000 },
  { "HSD_STA_DIG_BUSY", HSD_STA_DIG_BUSY, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_lh_r = {
  { "HSD_STA_LH_RESET", HSD_STA_LH_RESET, 0x0000 },
  { "HSD_STA_LH_RUN", HSD_STA_LH_RUN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_lh_enable = {
  { "HSD_STA_LH_DPRAM", HSD_STA_LH_DPRAM, 0x0000 },
  { "HSD_STA_LH_XILINX", HSD_STA_LH_XILINX, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_lh_disable_enable = {
  { "HSD_STA_LH_DISABLE", HSD_STA_LH_DISABLE, 0x0000 },
  { "HSD_STA_LH_ENABLE", HSD_STA_LH_ENABLE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_host_fifo_empty = {
  { "HSD_STA_DIG_HOST_FIFO_NOT_EMPTY", HSD_STA_DIG_HOST_FIFO_NOT_EMPTY, 0x0000 },
  { "HSD_STA_DIG_HOST_FIFO_EMPTY", HSD_STA_DIG_HOST_FIFO_EMPTY, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_host_fifo_almost_empty = {
  { "HSD_STA_DIG_HOST_FIFO_OVER_ALMOST_EMPTY", HSD_STA_DIG_HOST_FIFO_OVER_ALMOST_EMPTY, 0x0000 },
  { "HSD_STA_DIG_HOST_FIFO_UNDER_ALMOST_EMPTY", HSD_STA_DIG_HOST_FIFO_UNDER_ALMOST_EMPTY, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_host_fifo_almost_full = {
  { "HSD_STA_DIG_HOST_FIFO_UNDER_ALMOST_FULL", HSD_STA_DIG_HOST_FIFO_UNDER_ALMOST_FULL, 0x0000 },
  { "HSD_STA_DIG_HOST_FIFO_OVER_ALMOST_FULL", HSD_STA_DIG_HOST_FIFO_OVER_ALMOST_FULL, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_host_fifo_full = {
  { "HSD_STA_DIG_HOST_FIFO_NOT_FULL", HSD_STA_DIG_HOST_FIFO_NOT_FULL, 0x0000 },
  { "HSD_STA_DIG_HOST_FIFO_FULL", HSD_STA_DIG_HOST_FIFO_FULL, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_sampletrig_sel = {
  { "HSD_STA_DIG_WIDEBAND_POWER_1_TRIGGER", HSD_STA_DIG_WIDEBAND_POWER_1_TRIGGER, 0x0000 },
  { "HSD_STA_DIG_WIDEBAND_POWER_2_TRIGGER", HSD_STA_DIG_WIDEBAND_POWER_2_TRIGGER, 0x0001 },
  { "HSD_STA_DIG_RXTX1_TRIGGER", HSD_STA_DIG_RXTX1_TRIGGER, 0x0002 },
  { "HSD_STA_DIG_RXTX2_TRIGGER", HSD_STA_DIG_RXTX2_TRIGGER, 0x0003 },
  { "HSD_STA_DIG_TBUS_TRIGGER", HSD_STA_DIG_TBUS_TRIGGER, 0x0004 },
  { "HSD_STA_DISABLE", HSD_STA_DISABLE, 0x0005 },
  { "HSD_STA_DIG_SLOT_CLK_1_TRIGGER", HSD_STA_DIG_SLOT_CLK_1_TRIGGER, 0x0006 },
  { "HSD_STA_DIG_SLOT_CLK_2_TRIGGER", HSD_STA_DIG_SLOT_CLK_2_TRIGGER, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_dig_ser_disable_enable = {
  { "HSD_STA_DIG_SER_DISABLE", HSD_STA_DIG_SER_DISABLE, 0x0000 },
  { "HSD_STA_DIG_SER_ENABLE", HSD_STA_DIG_SER_ENABLE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_dig_dsp_rx_ser_route = {
  { "HSD_STA_DIG_SER_ROUTE_A", HSD_STA_DIG_SER_ROUTE_A, 0x0000 },
  { "HSD_STA_DIG_SER_ROUTE_B", HSD_STA_DIG_SER_ROUTE_B, 0x0001 },
  { "HSD_STA_DIG_SER_ROUTE_C", HSD_STA_DIG_SER_ROUTE_C, 0x0010 },
};

static const std::vector<switch_translation> hsd_sw_dig_dsp_tx_ser_route = {
  { "HSD_STA_DIG_SER_ROUTE_D", HSD_STA_DIG_SER_ROUTE_D, 0x0000 },
  { "HSD_STA_DIG_SER_ROUTE_E", HSD_STA_DIG_SER_ROUTE_E, 0x0001 },
  { "HSD_STA_DIG_SER_ROUTE_F", HSD_STA_DIG_SER_ROUTE_F, 0x0010 },
  { "HSD_STA_DIG_SER_ROUTE_G", HSD_STA_DIG_SER_ROUTE_G, 0x0011 },
};

static const std::vector<switch_translation> hsd_sta_dig_ser_lh1_sel = {
  { "HSD_STA_DIG_SER_DISABLE", HSD_STA_DIG_SER_DISABLE, 0x0000 },
  { "HSD_STA_DIG_SER_RXTX1", HSD_STA_DIG_SER_RXTX1, 0x0001 },
  { "HSD_STA_DIG_SER_RXTX2", HSD_STA_DIG_SER_RXTX2, 0x0002 },
};

static const std::vector<switch_translation> hsd_sta_dig_ser_lh2_sel = {
  { "HSD_STA_DIG_SER_DISABLE", HSD_STA_DIG_SER_DISABLE, 0x0000 },
  { "HSD_STA_DIG_SER_RXTX1", HSD_STA_DIG_SER_RXTX1, 0x0001 },
  { "HSD_STA_DIG_SER_RXTX2", HSD_STA_DIG_SER_RXTX2, 0x0002 },
};

static const std::vector<switch_translation> hsd_sw_ab_reset = {
  { "HSD_STA_DIG_RESET", HSD_STA_DIG_RESET, 0x0000 },
  { "HSD_STA_DIG_RUN", HSD_STA_DIG_RUN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_cbt_audio = {
  { "HSD_STA_CBT_AUDIO_OFF", HSD_STA_CBT_AUDIO_OFF, 0x0000 },
  { "HSD_STA_CBT_AUDIO_FPGA", HSD_STA_CBT_AUDIO_FPGA, 0x0001 },
  { "HSD_STA_CBT_AUDIO_SPDIF_RX", HSD_STA_CBT_AUDIO_SPDIF_RX, 0x0002 },
  { "HSD_STA_CBT_AUDIO_DSP_ESSI1", HSD_STA_CBT_AUDIO_DSP_ESSI1, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_not_present_present_2 = {
  { "HSD_STA_NOT_PRESENT", HSD_STA_NOT_PRESENT, 0x0000 },
  { "HSD_STA_PRESENT", HSD_STA_PRESENT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_audio_i2c = {
  { "HSD_STA_AUDIO_I2C_NOT_BUSY", HSD_STA_AUDIO_I2C_NOT_BUSY, 0x0000 },
  { "HSD_STA_AUDIO_I2C_BUSY", HSD_STA_AUDIO_I2C_BUSY, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_crtc_lh_1_diag_sel = {
  { "HSD_STA_CRTC_LH_DIAG_OFF", HSD_STA_CRTC_LH_DIAG_OFF, 0x0000 },
  { "HSD_STA_CRTC_LH_DIAG_TEMP_1", HSD_STA_CRTC_LH_DIAG_TEMP_1, 0x0008 },
  { "HSD_STA_CRTC_LH_DIAG_2_5_V", HSD_STA_CRTC_LH_DIAG_2_5_V, 0x0009 },
  { "HSD_STA_CRTC_LH_DIAG_3_3_V", HSD_STA_CRTC_LH_DIAG_3_3_V, 0x000A },
  { "HSD_STA_CRTC_LH_DIAG_1_8_V", HSD_STA_CRTC_LH_DIAG_1_8_V, 0x000B },
  { "HSD_STA_CRTC_LH_DIAG_VREF", HSD_STA_CRTC_LH_DIAG_VREF, 0x000C },
  { "HSD_STA_CRTC_LH_DIAG_TEMP_2", HSD_STA_CRTC_LH_DIAG_TEMP_2, 0x000D },
  { "HSD_STA_CRTC_LH_DIAG_GND", HSD_STA_CRTC_LH_DIAG_GND, 0x000E },
  { "HSD_STA_CRTC_LH_DIAG_POS_PRIM_IQOUT", HSD_STA_CRTC_LH_DIAG_POS_PRIM_IQOUT, 0x0010 },
  { "HSD_STA_CRTC_LH_DIAG_NEG_PRIM_IQOUT", HSD_STA_CRTC_LH_DIAG_NEG_PRIM_IQOUT, 0x0011 },
  { "HSD_STA_CRTC_LH_DIAG_POS_SEC_IQOUT", HSD_STA_CRTC_LH_DIAG_POS_SEC_IQOUT, 0x0012 },
  { "HSD_STA_CRTC_LH_DIAG_NEG_SEC_IQOUT", HSD_STA_CRTC_LH_DIAG_NEG_SEC_IQOUT, 0x0013 },
};

static const std::vector<switch_translation> hsd_sta_crtc_lh_i2c_src = {
  { "HSD_STA_CRTC_LH_I2C_SRC_MC", HSD_STA_CRTC_LH_I2C_SRC_MC, 0x0000 },
  { "HSD_STA_CRTC_LH_I2C_SRC_NONE", HSD_STA_CRTC_LH_I2C_SRC_NONE, 0x0001 },
  { "HSD_STA_CRTC_LH_I2C_SRC_EXT", HSD_STA_CRTC_LH_I2C_SRC_EXT, 0x0002 },
  { "HSD_STA_CRTC_LH_I2C_SRC_FPGA", HSD_STA_CRTC_LH_I2C_SRC_FPGA, 0x0003 },
};

static const std::vector<switch_translation> hsd_sw_crtc_lh_2_diag_sel = {
  { "HSD_STA_CRTC_LH_DIAG_OFF", HSD_STA_CRTC_LH_DIAG_OFF, 0x0000 },
  { "HSD_STA_CRTC_LH_DIAG_TEMP_1", HSD_STA_CRTC_LH_DIAG_TEMP_1, 0x0008 },
  { "HSD_STA_CRTC_LH_DIAG_2_5_V", HSD_STA_CRTC_LH_DIAG_2_5_V, 0x0009 },
  { "HSD_STA_CRTC_LH_DIAG_3_3_V", HSD_STA_CRTC_LH_DIAG_3_3_V, 0x000A },
  { "HSD_STA_CRTC_LH_DIAG_1_8_V", HSD_STA_CRTC_LH_DIAG_1_8_V, 0x000B },
  { "HSD_STA_CRTC_LH_DIAG_VREF", HSD_STA_CRTC_LH_DIAG_VREF, 0x000C },
  { "HSD_STA_CRTC_LH_DIAG_TEMP_2", HSD_STA_CRTC_LH_DIAG_TEMP_2, 0x000D },
  { "HSD_STA_CRTC_LH_DIAG_GND", HSD_STA_CRTC_LH_DIAG_GND, 0x000E },
  { "HSD_STA_CRTC_LH_DIAG_POS_PRIM_IQOUT", HSD_STA_CRTC_LH_DIAG_POS_PRIM_IQOUT, 0x0010 },
  { "HSD_STA_CRTC_LH_DIAG_NEG_PRIM_IQOUT", HSD_STA_CRTC_LH_DIAG_NEG_PRIM_IQOUT, 0x0011 },
  { "HSD_STA_CRTC_LH_DIAG_POS_SEC_IQOUT", HSD_STA_CRTC_LH_DIAG_POS_SEC_IQOUT, 0x0012 },
  { "HSD_STA_CRTC_LH_DIAG_NEG_SEC_IQOUT", HSD_STA_CRTC_LH_DIAG_NEG_SEC_IQOUT, 0x0013 },
};

static const std::vector<switch_translation> hsd_sta_mac_diag = {
  { "HSD_STA_MAC_DIAG_TEMP", HSD_STA_MAC_DIAG_TEMP, 0x0000 },
  { "HSD_STA_MAC_DIAG_VCO_CTRL", HSD_STA_MAC_DIAG_VCO_CTRL, 0x0001 },
  { "HSD_STA_MAC_DIAG_CODEC_REF", HSD_STA_MAC_DIAG_CODEC_REF, 0x0002 },
  { "HSD_STA_MAC_DIAG_3_3_V", HSD_STA_MAC_DIAG_3_3_V, 0x0003 },
  { "HSD_STA_MAC_DIAG_5_V", HSD_STA_MAC_DIAG_5_V, 0x0004 },
  { "HSD_STA_MAC_DIAG_VREF", HSD_STA_MAC_DIAG_VREF, 0x0005 },
  { "HSD_STA_MAC_DIAG_12_V_POS", HSD_STA_MAC_DIAG_12_V_POS, 0x0006 },
  { "HSD_STA_MAC_DIAG_12_V_NEG", HSD_STA_MAC_DIAG_12_V_NEG, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_not_present_present_3 = {
  { "HSD_STA_NOT_PRESENT", HSD_STA_NOT_PRESENT, 0x0001 },
  { "HSD_STA_PRESENT", HSD_STA_PRESENT, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_iqif_rx_mod_filt_sel = {
  { "HSD_STA_IQIF_FILT_SEL_2_5_MHZ", HSD_STA_IQIF_FILT_SEL_2_5_MHZ, 0x0000 },
  { "HSD_STA_IQIF_FILT_SEL_300_KHZ", HSD_STA_IQIF_FILT_SEL_300_KHZ, 0x0001 },
  { "HSD_STA_IQIF_FILT_SEL_30_KHZ", HSD_STA_IQIF_FILT_SEL_30_KHZ, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_iqif_tx_mod_filt_sel = {
  { "HSD_STA_IQIF_FILT_SEL_30_KHZ", HSD_STA_IQIF_FILT_SEL_30_KHZ, 0x0000 },
  { "HSD_STA_IQIF_FILT_SEL_2_5_MHZ", HSD_STA_IQIF_FILT_SEL_2_5_MHZ, 0x0001 },
  { "HSD_STA_IQIF_FILT_SEL_300_KHZ", HSD_STA_IQIF_FILT_SEL_300_KHZ, 0x0002 },
};

static const std::vector<switch_translation> hsd_sta_iqif_rx_if_in = {
  { "HSD_STA_IQIF_RX_EXT_IF_IN", HSD_STA_IQIF_RX_EXT_IF_IN, 0x0000 },
  { "HSD_STA_IQIF_RX_INT_IF_IN", HSD_STA_IQIF_RX_INT_IF_IN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_rx_demod_in = {
  { "HSD_STA_IQIF_RX_EXT_DEMOD_IN", HSD_STA_IQIF_RX_EXT_DEMOD_IN, 0x0000 },
  { "HSD_STA_IQIF_RX_INT_DEMOD_IN", HSD_STA_IQIF_RX_INT_DEMOD_IN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_tx_if_in = {
  { "HSD_STA_IQIF_TX_EXT_IF_IN", HSD_STA_IQIF_TX_EXT_IF_IN, 0x0000 },
  { "HSD_STA_IQIF_TX_INT_IF_IN", HSD_STA_IQIF_TX_INT_IF_IN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_tx_mod_in = {
  { "HSD_STA_IQIF_TX_EXT_MOD_IN", HSD_STA_IQIF_TX_EXT_MOD_IN, 0x0000 },
  { "HSD_STA_IQIF_TX_INT_MOD_IN", HSD_STA_IQIF_TX_INT_MOD_IN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sw_iqif_diag_sel = {
  { "HSD_STA_IQIF_DIAG_SEL_28_V_POS", HSD_STA_IQIF_DIAG_SEL_28_V_POS, 0x0000 },
  { "HSD_STA_IQIF_DIAG_SEL_12_V_POS", HSD_STA_IQIF_DIAG_SEL_12_V_POS, 0x0001 },
  { "HSD_STA_IQIF_DIAG_SEL_5_V_NEG", HSD_STA_IQIF_DIAG_SEL_5_V_NEG, 0x0002 },
  { "HSD_STA_IQIF_DIAG_SEL_5_V_POS", HSD_STA_IQIF_DIAG_SEL_5_V_POS, 0x0003 },
  { "HSD_STA_IQIF_DIAG_SEL_8_V_POS", HSD_STA_IQIF_DIAG_SEL_8_V_POS, 0x0004 },
  { "HSD_STA_IQIF_DIAG_SEL_12_V_NEG", HSD_STA_IQIF_DIAG_SEL_12_V_NEG, 0x0005 },
  { "HSD_STA_IQIF_DIAG_SEL_REF_5_V_POS", HSD_STA_IQIF_DIAG_SEL_REF_5_V_POS, 0x0006 },
  { "HSD_STA_IQIF_DIAG_SEL_REF_5_V_NEG", HSD_STA_IQIF_DIAG_SEL_REF_5_V_NEG, 0x0007 },
  { "HSD_STA_IQIF_DIAG_SEL_TX_TEMP", HSD_STA_IQIF_DIAG_SEL_TX_TEMP, 0x0008 },
  { "HSD_STA_IQIF_DIAG_SEL_RX_TEMP", HSD_STA_IQIF_DIAG_SEL_RX_TEMP, 0x0009 },
  { "HSD_STA_IQIF_DIAG_SEL_10_M_REG_LEV", HSD_STA_IQIF_DIAG_SEL_10_M_REG_LEV, 0x000A },
  { "HSD_STA_IQIF_DIAG_SEL_10_M_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_10_M_LO_TUNE, 0x000B },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_TX1_OUT_I_OFS, 0x0010 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_OUT_Q_OFS", HSD_STA_IQIF_DIAG_SEL_TX1_OUT_Q_OFS, 0x0011 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_IN_I_OFS", HSD_STA_IQIF_DIAG_SEL_TX1_IN_I_OFS, 0x0012 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_IN_Q_OFS", HSD_STA_IQIF_DIAG_SEL_TX1_IN_Q_OFS, 0x0013 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_RX1_OUT_I_OFS, 0x0014 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_OUT_Q_OFS", HSD_STA_IQIF_DIAG_SEL_RX1_OUT_Q_OFS, 0x0015 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_IN_I_OFS", HSD_STA_IQIF_DIAG_SEL_RX1_IN_I_OFS, 0x0016 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_IN_Q_OFS", HSD_STA_IQIF_DIAG_SEL_RX1_IN_Q_OFS, 0x0017 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_TX1_OUT_I_GAIN, 0x0018 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_OUT_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_TX1_OUT_Q_GAIN, 0x0019 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_IN_I_GAIN", HSD_STA_IQIF_DIAG_SEL_TX1_IN_I_GAIN, 0x001A },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_IN_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_TX1_IN_Q_GAIN, 0x001B },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_RX1_OUT_I_GAIN, 0x001C },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_OUT_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_RX1_OUT_Q_GAIN, 0x001D },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_IN_I_GAIN", HSD_STA_IQIF_DIAG_SEL_RX1_IN_I_GAIN, 0x001E },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_IN_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_RX1_IN_Q_GAIN, 0x001F },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_OUT_PH", HSD_STA_IQIF_DIAG_SEL_TX1_OUT_PH, 0x0020 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_IN_PH", HSD_STA_IQIF_DIAG_SEL_TX1_IN_PH, 0x0021 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_OUT_PH", HSD_STA_IQIF_DIAG_SEL_RX1_OUT_PH, 0x0022 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_IN_PH", HSD_STA_IQIF_DIAG_SEL_RX1_IN_PH, 0x0023 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_REG_LEV", HSD_STA_IQIF_DIAG_SEL_TX1_REG_LEV, 0x0024 },
  { "HSD_STA_IQIF_DIAG_SEL_TX1_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_TX1_LO_TUNE, 0x0025 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_REG_LEV", HSD_STA_IQIF_DIAG_SEL_RX1_REG_LEV, 0x0026 },
  { "HSD_STA_IQIF_DIAG_SEL_RX1_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_RX1_LO_TUNE, 0x0027 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_TX2_OUT_I_OFS, 0x0028 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_OUT_Q_OFS", HSD_STA_IQIF_DIAG_SEL_TX2_OUT_Q_OFS, 0x0029 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_IN_I_OFS", HSD_STA_IQIF_DIAG_SEL_TX2_IN_I_OFS, 0x002A },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_IN_Q_OFS", HSD_STA_IQIF_DIAG_SEL_TX2_IN_Q_OFS, 0x002B },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_RX2_OUT_I_OFS, 0x002C },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_OUT_Q_OFS", HSD_STA_IQIF_DIAG_SEL_RX2_OUT_Q_OFS, 0x002D },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_IN_I_OFS", HSD_STA_IQIF_DIAG_SEL_RX2_IN_I_OFS, 0x002E },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_IN_Q_OFS", HSD_STA_IQIF_DIAG_SEL_RX2_IN_Q_OFS, 0x002F },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_TX2_OUT_I_GAIN, 0x0030 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_OUT_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_TX2_OUT_Q_GAIN, 0x0031 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_IN_I_GAIN", HSD_STA_IQIF_DIAG_SEL_TX2_IN_I_GAIN, 0x0032 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_IN_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_TX2_IN_Q_GAIN, 0x0033 },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_RX2_OUT_I_GAIN, 0x0034 },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_OUT_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_RX2_OUT_Q_GAIN, 0x0035 },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_IN_I_GAIN", HSD_STA_IQIF_DIAG_SEL_RX2_IN_I_GAIN, 0x0036 },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_IN_Q_GAIN", HSD_STA_IQIF_DIAG_SEL_RX2_IN_Q_GAIN, 0x0037 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_OUT_PH", HSD_STA_IQIF_DIAG_SEL_TX2_OUT_PH, 0x0038 },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_IN_PH", HSD_STA_IQIF_DIAG_SEL_TX2_IN_PH, 0x0039 },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_OUT_PH", HSD_STA_IQIF_DIAG_SEL_RX2_OUT_PH, 0x003A },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_IN_PH", HSD_STA_IQIF_DIAG_SEL_RX2_IN_PH, 0x003B },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_REG_LEV", HSD_STA_IQIF_DIAG_SEL_TX2_REG_LEV, 0x003C },
  { "HSD_STA_IQIF_DIAG_SEL_TX2_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_TX2_LO_TUNE, 0x003D },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_REG_LEV", HSD_STA_IQIF_DIAG_SEL_RX2_REG_LEV, 0x003E },
  { "HSD_STA_IQIF_DIAG_SEL_RX2_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_RX2_LO_TUNE, 0x003F },
};

static const std::vector<switch_translation> hsd_sta_iqif_filt_sel_bp = {
  { "HSD_STA_IQIF_FILT_SEL_BP_0", HSD_STA_IQIF_FILT_SEL_BP_0, 0x0003 },
  { "HSD_STA_IQIF_FILT_SEL_BP_1", HSD_STA_IQIF_FILT_SEL_BP_1, 0x0001 },
  { "HSD_STA_IQIF_FILT_SEL_BP_2", HSD_STA_IQIF_FILT_SEL_BP_2, 0x0002 },
  { "HSD_STA_IQIF_FILT_SEL_BP_3", HSD_STA_IQIF_FILT_SEL_BP_3, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_fe_trig_0_sel = {
  { "HSD_STA_FE_TRIG_0_SEL_1", HSD_STA_FE_TRIG_0_SEL_1, 0x0000 },
  { "HSD_STA_FE_TRIG_0_SEL_2", HSD_STA_FE_TRIG_0_SEL_2, 0x0002 },
  { "HSD_STA_FE_TRIG_0_SEL_MEASDIODE", HSD_STA_FE_TRIG_0_SEL_MEASDIODE, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_fe_trig_1_sel = {
  { "HSD_STA_FE_TRIG_1_SEL_1", HSD_STA_FE_TRIG_1_SEL_1, 0x0000 },
  { "HSD_STA_FE_TRIG_1_SEL_2", HSD_STA_FE_TRIG_1_SEL_2, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_fe_threshold_diag_mux_int = {
  { "HSD_STA_FE_THRESHOLD_DIAG_MUX_INT_1", HSD_STA_FE_THRESHOLD_DIAG_MUX_INT_1, 0x0000 },
  { "HSD_STA_FE_THRESHOLD_DIAG_MUX_INT_0", HSD_STA_FE_THRESHOLD_DIAG_MUX_INT_0, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_not_present_present_4 = {
  { "HSD_STA_NOT_PRESENT", HSD_STA_NOT_PRESENT, 0x0000 },
  { "HSD_STA_PRESENT", HSD_STA_PRESENT, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_busy_not_busy = {
  { "HSD_STA_BUSY", HSD_STA_BUSY, 0x0001 },
  { "HSD_STA_NOT_BUSY", HSD_STA_NOT_BUSY, 0x0000 },
};

static const std::vector<switch_translation> hsd_sta_iqif_dac_scr_pd_pwr = {
  { "HSD_STA_IQIF_DAC_SCR_PD_PWR_DOWN", HSD_STA_IQIF_DAC_SCR_PD_PWR_DOWN, 0x0000 },
  { "HSD_STA_IQIF_DAC_SCR_PD_PWR_UP", HSD_STA_IQIF_DAC_SCR_PD_PWR_UP, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_dac_scr_cod = {
  { "HSD_STA_IQIF_DAC_SCR_COD_COMP", HSD_STA_IQIF_DAC_SCR_COD_COMP, 0x0000 },
  { "HSD_STA_IQIF_DAC_SCR_COD_BIN", HSD_STA_IQIF_DAC_SCR_COD_BIN, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_dac_scr_datfmt = {
  { "HSD_STA_IQIF_DAC_SCR_DATFMT_PAR", HSD_STA_IQIF_DAC_SCR_DATFMT_PAR, 0x0000 },
  { "HSD_STA_IQIF_DAC_SCR_DATFMT_BYTE", HSD_STA_IQIF_DAC_SCR_DATFMT_BYTE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_enable_disable_1 = {
  { "HSD_STA_ENABLE", HSD_STA_ENABLE, 0x0000 },
  { "HSD_STA_DISABLE", HSD_STA_DISABLE, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_dac_ccr_dac_sel = {
  { "HSD_STA_IQIF_DAC_CCR_DAC_SEL_MAIN", HSD_STA_IQIF_DAC_CCR_DAC_SEL_MAIN, 0x0000 },
  { "HSD_STA_IQIF_DAC_CCR_DAC_SEL_SUB", HSD_STA_IQIF_DAC_CCR_DAC_SEL_SUB, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_iqif_dac_ccr_mx = {
  { "HSD_STA_IQIF_DAC_CCR_MX_VDD", HSD_STA_IQIF_DAC_CCR_MX_VDD, 0x0000 },
  { "HSD_STA_IQIF_DAC_CCR_MX_INT_REF", HSD_STA_IQIF_DAC_CCR_MX_INT_REF, 0x0001 },
  { "HSD_STA_IQIF_DAC_CCR_MX_EXT_REF", HSD_STA_IQIF_DAC_CCR_MX_EXT_REF, 0x0002 },
};

static const std::vector<switch_translation> hsd_sw_dig_tbus_reg_sel = {
  { "HSD_STA_DIG_EXTTBUS_1_SEL", HSD_STA_DIG_EXTTBUS_1_SEL, 0x0000 },
  { "HSD_STA_DIG_EXTTBUS_2_SEL", HSD_STA_DIG_EXTTBUS_2_SEL, 0x0001 },
  { "HSD_STA_DIG_EXTTBUS_3_SEL", HSD_STA_DIG_EXTTBUS_3_SEL, 0x0002 },
  { "HSD_STA_DIG_EXTTBUS_4_SEL", HSD_STA_DIG_EXTTBUS_4_SEL, 0x0003 },
  { "HSD_STA_DIG_RXDSP_1_TRIG_TBUS_SEL", HSD_STA_DIG_RXDSP_1_TRIG_TBUS_SEL, 0x0004 },
  { "HSD_STA_DIG_RXDSP_2_TRIG_TBUS_SEL", HSD_STA_DIG_RXDSP_2_TRIG_TBUS_SEL, 0x0005 },
  { "HSD_STA_DIG_LH_1_TRIG_SEL", HSD_STA_DIG_LH_1_TRIG_SEL, 0x0006 },
  { "HSD_STA_DIG_LH_2_TRIG_SEL", HSD_STA_DIG_LH_2_TRIG_SEL, 0x0007 },
  { "HSD_STA_DIG_EXTTBUS_DLY_CNT_SRC", HSD_STA_DIG_EXTTBUS_DLY_CNT_SRC, 0x0008 },
  { "HSD_STA_DIG_EXTTBUS_13_SEL", HSD_STA_DIG_EXTTBUS_13_SEL, 0x000E },
  { "HSD_STA_DIG_EXTTBUS_14_SEL", HSD_STA_DIG_EXTTBUS_14_SEL, 0x000F },
  { "HSD_STA_DIG_EXTTBUS_DELAY_1_VALUE", HSD_STA_DIG_EXTTBUS_DELAY_1_VALUE, 0x0010 },
  { "HSD_STA_DIG_EXTTBUS_DELAY_1_PULSE_LEN", HSD_STA_DIG_EXTTBUS_DELAY_1_PULSE_LEN, 0x0011 },
  { "HSD_STA_DIG_EXTTBUS_DELAY_2_VALUE", HSD_STA_DIG_EXTTBUS_DELAY_2_VALUE, 0x0012 },
  { "HSD_STA_DIG_EXTTBUS_DELAY_2_PULSE_LEN", HSD_STA_DIG_EXTTBUS_DELAY_2_PULSE_LEN, 0x0013 },
  { "HSD_STA_DIG_RXDSP_1_DELAY_VALUE", HSD_STA_DIG_RXDSP_1_DELAY_VALUE, 0x0014 },
  { "HSD_STA_DIG_RXDSP_2_DELAY_VALUE", HSD_STA_DIG_RXDSP_2_DELAY_VALUE, 0x0015 },
  { "HSD_STA_DIG_LH_1_DELAY_VALUE", HSD_STA_DIG_LH_1_DELAY_VALUE, 0x0016 },
  { "HSD_STA_DIG_LH_2_DELAY_VALUE", HSD_STA_DIG_LH_2_DELAY_VALUE, 0x0017 },
};

static const std::vector<switch_translation> hsd_sta_dig_extbus_src_sel = {
  { "HSD_STA_DIG_LH_1_TBUS_1", HSD_STA_DIG_LH_1_TBUS_1, 0x0000 },
  { "HSD_STA_DIG_LH_1_TBUS_2", HSD_STA_DIG_LH_1_TBUS_2, 0x0001 },
  { "HSD_STA_DIG_LH_1_TBUS_3", HSD_STA_DIG_LH_1_TBUS_3, 0x0002 },
  { "HSD_STA_DIG_LH_1_TBUS_4", HSD_STA_DIG_LH_1_TBUS_4, 0x0003 },
  { "HSD_STA_DIG_LH_1_TBUS_5", HSD_STA_DIG_LH_1_TBUS_5, 0x0004 },
  { "HSD_STA_DIG_LH_1_TBUS_6", HSD_STA_DIG_LH_1_TBUS_6, 0x0005 },
  { "HSD_STA_DIG_LH_1_TBUS_8", HSD_STA_DIG_LH_1_TBUS_8, 0x0006 },
  { "HSD_STA_DIG_LH_1_SIGINT", HSD_STA_DIG_LH_1_SIGINT, 0x0007 },
  { "HSD_STA_DIG_LH_2_TBUS_1", HSD_STA_DIG_LH_2_TBUS_1, 0x0008 },
  { "HSD_STA_DIG_LH_2_TBUS_2", HSD_STA_DIG_LH_2_TBUS_2, 0x0009 },
  { "HSD_STA_DIG_LH_2_TBUS_3", HSD_STA_DIG_LH_2_TBUS_3, 0x000A },
  { "HSD_STA_DIG_LH_2_TBUS_4", HSD_STA_DIG_LH_2_TBUS_4, 0x000B },
  { "HSD_STA_DIG_LH_2_TBUS_5", HSD_STA_DIG_LH_2_TBUS_5, 0x000C },
  { "HSD_STA_DIG_LH_2_TBUS_6", HSD_STA_DIG_LH_2_TBUS_6, 0x000D },
  { "HSD_STA_DIG_LH_2_TBUS_8", HSD_STA_DIG_LH_2_TBUS_8, 0x000E },
  { "HSD_STA_DIG_LH_2_SIGINT", HSD_STA_DIG_LH_2_SIGINT, 0x000F },
  { "HSD_STA_DIG_TXDSP_1_FRAME", HSD_STA_DIG_TXDSP_1_FRAME, 0x0010 },
  { "HSD_STA_DIG_TXDSP_2_FRAME", HSD_STA_DIG_TXDSP_2_FRAME, 0x0011 },
  { "HSD_STA_DIG_LH_1_RXSET", HSD_STA_DIG_LH_1_RXSET, 0x0012 },
  { "HSD_STA_DIG_LH_2_RXSET", HSD_STA_DIG_LH_2_RXSET, 0x0013 },
  { "HSD_STA_DIG_EXTTBUS_5", HSD_STA_DIG_EXTTBUS_5, 0x001E },
  { "HSD_STA_DIG_EXTTBUS_10", HSD_STA_DIG_EXTTBUS_10, 0x001F },
};

static const std::vector<switch_translation> hsd_sta_dig_extbus_delay_sel = {
  { "HSD_STA_DIG_UNDELAYED", HSD_STA_DIG_UNDELAYED, 0x0000 },
  { "HSD_STA_DIG_EXTTBUS_DELAY_1", HSD_STA_DIG_EXTTBUS_DELAY_1, 0x0001 },
  { "HSD_STA_DIG_EXTTBUS_DELAY_2", HSD_STA_DIG_EXTTBUS_DELAY_2, 0x0002 },
  { "HSD_STA_DISABLE", HSD_STA_DISABLE, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_dig_rxdsp_rbus_trig_src_sel = {
  { "HSD_STA_DIG_LH_1_TBUS_1", HSD_STA_DIG_LH_1_TBUS_1, 0x0000 },
  { "HSD_STA_DIG_LH_1_TBUS_2", HSD_STA_DIG_LH_1_TBUS_2, 0x0001 },
  { "HSD_STA_DIG_LH_1_TBUS_3", HSD_STA_DIG_LH_1_TBUS_3, 0x0002 },
  { "HSD_STA_DIG_LH_1_TBUS_4", HSD_STA_DIG_LH_1_TBUS_4, 0x0003 },
  { "HSD_STA_DIG_LH_1_TBUS_5", HSD_STA_DIG_LH_1_TBUS_5, 0x0004 },
  { "HSD_STA_DIG_LH_1_TBUS_6", HSD_STA_DIG_LH_1_TBUS_6, 0x0005 },
  { "HSD_STA_DIG_LH_1_TBUS_8", HSD_STA_DIG_LH_1_TBUS_8, 0x0006 },
  { "HSD_STA_DIG_LH_1_SIGINT", HSD_STA_DIG_LH_1_SIGINT, 0x0007 },
  { "HSD_STA_DIG_LH_2_TBUS_1", HSD_STA_DIG_LH_2_TBUS_1, 0x0008 },
  { "HSD_STA_DIG_LH_2_TBUS_2", HSD_STA_DIG_LH_2_TBUS_2, 0x0009 },
  { "HSD_STA_DIG_LH_2_TBUS_3", HSD_STA_DIG_LH_2_TBUS_3, 0x000A },
  { "HSD_STA_DIG_LH_2_TBUS_4", HSD_STA_DIG_LH_2_TBUS_4, 0x000B },
  { "HSD_STA_DIG_LH_2_TBUS_5", HSD_STA_DIG_LH_2_TBUS_5, 0x000C },
  { "HSD_STA_DIG_LH_2_TBUS_6", HSD_STA_DIG_LH_2_TBUS_6, 0x000D },
  { "HSD_STA_DIG_LH_2_TBUS_8", HSD_STA_DIG_LH_2_TBUS_8, 0x000E },
  { "HSD_STA_DIG_LH_2_SIGINT", HSD_STA_DIG_LH_2_SIGINT, 0x000F },
  { "HSD_STA_DIG_EXTTBUS_5", HSD_STA_DIG_EXTTBUS_5, 0x0010 },
  { "HSD_STA_DIG_EXTTBUS_6", HSD_STA_DIG_EXTTBUS_6, 0x0011 },
  { "HSD_STA_DIG_EXTTBUS_7", HSD_STA_DIG_EXTTBUS_7, 0x0012 },
};

static const std::vector<switch_translation> hsd_sta_dig_lh_trig_src_sel = {
  { "HSD_STA_DIG_SOFTWARE_TRIGGER", HSD_STA_DIG_SOFTWARE_TRIGGER, 0x0000 },
  { "HSD_STA_DIG_EXTTBUS_5", HSD_STA_DIG_EXTTBUS_5, 0x0001 },
  { "HSD_STA_DIG_EXTTBUS_6", HSD_STA_DIG_EXTTBUS_6, 0x0002 },
  { "HSD_STA_DIG_EXTTBUS_7", HSD_STA_DIG_EXTTBUS_7, 0x0003 },
  { "HSD_STA_DIG_EXTTBUS_10", HSD_STA_DIG_EXTTBUS_10, 0x0006 },
  { "HSD_STA_DISABLE", HSD_STA_DISABLE, 0x000B },
  { "HSD_STA_DIG_RXTX1_TRIGGER", HSD_STA_DIG_RXTX1_TRIGGER, 0x000C },
  { "HSD_STA_DIG_RXTX2_TRIGGER", HSD_STA_DIG_RXTX2_TRIGGER, 0x000D },
  { "HSD_STA_DIG_WIDEBAND_POWER_1_TRIGGER", HSD_STA_DIG_WIDEBAND_POWER_1_TRIGGER, 0x000E },
  { "HSD_STA_DIG_WIDEBAND_POWER_2_TRIGGER", HSD_STA_DIG_WIDEBAND_POWER_2_TRIGGER, 0x000F },
};

static const std::vector<switch_translation> hsd_sta_dig_exttbus = {
  { "HSD_STA_DIG_EXTTBUS_1_SRC", HSD_STA_DIG_EXTTBUS_1_SRC, 0x0000 },
  { "HSD_STA_DIG_EXTTBUS_2_SRC", HSD_STA_DIG_EXTTBUS_2_SRC, 0x0001 },
  { "HSD_STA_DIG_EXTTBUS_3_SRC", HSD_STA_DIG_EXTTBUS_3_SRC, 0x0002 },
  { "HSD_STA_DIG_EXTTBUS_4_SRC", HSD_STA_DIG_EXTTBUS_4_SRC, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_crtc_lh = {
  { "HSD_STA_CRTC_LH_INT_CLK", HSD_STA_CRTC_LH_INT_CLK, 0x0000 },
  { "HSD_STA_CRTC_LH_EXT_CLK", HSD_STA_CRTC_LH_EXT_CLK, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_crtc_lh_dsp = {
  { "HSD_STA_CRTC_LH_DSP_2_TRIGGER", HSD_STA_CRTC_LH_DSP_2_TRIGGER, 0x0000 },
  { "HSD_STA_CRTC_LH_DSP_1_TRIGGER", HSD_STA_CRTC_LH_DSP_1_TRIGGER, 0x0001 },
  { "HSD_STA_CRTC_LH_DSP_3_TRIGGER", HSD_STA_CRTC_LH_DSP_3_TRIGGER, 0x0003 },
};

static const std::vector<switch_translation> hsd_sw_iqif_diag_sel_3 = {
  { "HSD_STA_IQIF_DIAG_SEL_3_28_V_POS", HSD_STA_IQIF_DIAG_SEL_3_28_V_POS, 0x0000 },
  { "HSD_STA_IQIF_DIAG_SEL_3_12_V_POS", HSD_STA_IQIF_DIAG_SEL_3_12_V_POS, 0x0001 },
  { "HSD_STA_IQIF_DIAG_SEL_3_5_V_NEG", HSD_STA_IQIF_DIAG_SEL_3_5_V_NEG, 0x0002 },
  { "HSD_STA_IQIF_DIAG_SEL_3_5_V_POS", HSD_STA_IQIF_DIAG_SEL_3_5_V_POS, 0x0003 },
  { "HSD_STA_IQIF_DIAG_SEL_3_8_V_POS", HSD_STA_IQIF_DIAG_SEL_3_8_V_POS, 0x0004 },
  { "HSD_STA_IQIF_DIAG_SEL_3_12_V_NEG", HSD_STA_IQIF_DIAG_SEL_3_12_V_NEG, 0x0005 },
  { "HSD_STA_IQIF_DIAG_SEL_3_REF_5_V_POS", HSD_STA_IQIF_DIAG_SEL_3_REF_5_V_POS, 0x0006 },
  { "HSD_STA_IQIF_DIAG_SEL_3_REF_5_V_NEG", HSD_STA_IQIF_DIAG_SEL_3_REF_5_V_NEG, 0x0007 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_PH", HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_PH, 0x0008 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_I_OFS, 0x0009 },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX1_OUT_PH", HSD_STA_IQIF_DIAG_SEL_3_RX1_OUT_PH, 0x000A },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_3_TX1_OUT_I_GAIN, 0x000B },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX1_REG_LEV", HSD_STA_IQIF_DIAG_SEL_3_TX1_REG_LEV, 0x000C },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX1_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_3_TX1_LO_TUNE, 0x000D },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX1_REG_LEV", HSD_STA_IQIF_DIAG_SEL_3_RX1_REG_LEV, 0x000E },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX1_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_3_RX1_LO_TUNE, 0x000F },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_PH", HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_PH, 0x0010 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_I_OFS", HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_I_OFS, 0x0011 },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX2_OUT_PH", HSD_STA_IQIF_DIAG_SEL_3_RX2_OUT_PH, 0x0012 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_I_GAIN", HSD_STA_IQIF_DIAG_SEL_3_TX2_OUT_I_GAIN, 0x0013 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX2_REG_LEV", HSD_STA_IQIF_DIAG_SEL_3_TX2_REG_LEV, 0x0014 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX2_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_3_TX2_LO_TUNE, 0x0015 },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX2_REG_LEV", HSD_STA_IQIF_DIAG_SEL_3_RX2_REG_LEV, 0x0016 },
  { "HSD_STA_IQIF_DIAG_SEL_3_RX2_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_3_RX2_LO_TUNE, 0x0017 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX_TEMP_1", HSD_STA_IQIF_DIAG_SEL_3_TX_TEMP_1, 0x0020 },
  { "HSD_STA_IQIF_DIAG_SEL_3_10_M_LO_TUNE", HSD_STA_IQIF_DIAG_SEL_3_10_M_LO_TUNE, 0x0028 },
  { "HSD_STA_IQIF_DIAG_SEL_3_TX_TEMP_2", HSD_STA_IQIF_DIAG_SEL_3_TX_TEMP_2, 0x0030 },
  { "HSD_STA_IQIF_DIAG_SEL_3_10_M_REG_LEV", HSD_STA_IQIF_DIAG_SEL_3_10_M_REG_LEV, 0x0038 },
};

static const std::vector<switch_translation> hsd_sta_usu_codec_mux = {
  { "HSD_STA_USU_CODEC_MUX_BT", HSD_STA_USU_CODEC_MUX_BT, 0x0000 },
  { "HSD_STA_USU_CODEC_MUX_CPDSP", HSD_STA_USU_CODEC_MUX_CPDSP, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_sp_host = {
  { "HSD_STA_USU_SP_HOST_ISA", HSD_STA_USU_SP_HOST_ISA, 0x0000 },
  { "HSD_STA_USU_SP_HOST_FPGA", HSD_STA_USU_SP_HOST_FPGA, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_bt_host = {
  { "HSD_STA_USU_BT_HOST_ISA", HSD_STA_USU_BT_HOST_ISA, 0x0000 },
  { "HSD_STA_USU_BT_HOST_FPGA", HSD_STA_USU_BT_HOST_FPGA, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_i2c_source = {
  { "HSD_STA_USU_I2C_SOURCE_MC", HSD_STA_USU_I2C_SOURCE_MC, 0x0000 },
  { "HSD_STA_USU_I2C_SOURCE_NONE", HSD_STA_USU_I2C_SOURCE_NONE, 0x0001 },
  { "HSD_STA_USU_I2C_SOURCE_EXTERNAL", HSD_STA_USU_I2C_SOURCE_EXTERNAL, 0x0002 },
  { "HSD_STA_USU_I2C_SOURCE_FPGA", HSD_STA_USU_I2C_SOURCE_FPGA, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_usu_codec_mux_1 = {
  { "HSD_STA_USU_CODEC_MUX_BT", HSD_STA_USU_CODEC_MUX_BT, 0x0000 },
  { "HSD_STA_USU_CODEC_MUX_CPDSP", HSD_STA_USU_CODEC_MUX_CPDSP, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_sp_host_1 = {
  { "HSD_STA_USU_SP_HOST_ISA", HSD_STA_USU_SP_HOST_ISA, 0x0000 },
  { "HSD_STA_USU_SP_HOST_FPGA", HSD_STA_USU_SP_HOST_FPGA, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_bt_host_1 = {
  { "HSD_STA_USU_BT_HOST_ISA", HSD_STA_USU_BT_HOST_ISA, 0x0000 },
  { "HSD_STA_USU_BT_HOST_FPGA", HSD_STA_USU_BT_HOST_FPGA, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_usu_i2c_source_1 = {
  { "HSD_STA_USU_I2C_SOURCE_MC", HSD_STA_USU_I2C_SOURCE_MC, 0x0000 },
  { "HSD_STA_USU_I2C_SOURCE_NONE", HSD_STA_USU_I2C_SOURCE_NONE, 0x0001 },
  { "HSD_STA_USU_I2C_SOURCE_EXTERNAL", HSD_STA_USU_I2C_SOURCE_EXTERNAL, 0x0002 },
  { "HSD_STA_USU_I2C_SOURCE_FPGA", HSD_STA_USU_I2C_SOURCE_FPGA, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_evdo_host = {
  { "HSD_STA_EVDO_HOST_TIDSP", HSD_STA_EVDO_HOST_TIDSP, 0x0000 },
  { "HSD_STA_EVDO_HOST_ISA", HSD_STA_EVDO_HOST_ISA, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_essi = {
  { "HSD_STA_ESSI_EGPRS", HSD_STA_ESSI_EGPRS, 0x0000 },
  { "HSD_STA_ESSI_CS", HSD_STA_ESSI_CS, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_dig_rx_dsp = {
  { "HSD_STA_DIG_RX_DSP_NO_DEBOUNCE_COUNTER_START_NO_OUTGOING_TRIGGER_CHANGE", HSD_STA_DIG_RX_DSP_NO_DEBOUNCE_COUNTER_START_NO_OUTGOING_TRIGGER_CHANGE, 0x0000 },
  { "HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_NO_OUTGOING_TRIGGER_CHANGE", HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_NO_OUTGOING_TRIGGER_CHANGE, 0x0001 },
  { "HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_OUTGOING_TRIGGER_LOW", HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_OUTGOING_TRIGGER_LOW, 0x0002 },
  { "HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_OUTGOING_TRIGGER_HIGH", HSD_STA_DIG_RX_DSP_START_DEBOUNCE_COUNTER_OUTGOING_TRIGGER_HIGH, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_cbt_signalling_mode = {
  { "HSD_STA_CBT_SIGNALLING_MODE_IDLE", HSD_STA_CBT_SIGNALLING_MODE_IDLE, 0x0001 },
  { "HSD_STA_CBT_SIGNALLING_MODE_NORMAL", HSD_STA_CBT_SIGNALLING_MODE_NORMAL, 0x0003 },
  { "HSD_STA_CBT_SIGNALLING_MODE_ANALYSER", HSD_STA_CBT_SIGNALLING_MODE_ANALYSER, 0x0006 },
  { "HSD_STA_CBT_SIGNALLING_MODE_GEN_CONTINUOUS", HSD_STA_CBT_SIGNALLING_MODE_GEN_CONTINUOUS, 0x0007 },
};

static const std::vector<switch_translation> hsd_sta_cbt_dirty_tx = {
  { "HSD_STA_CBT_DIRTY_TX_STATIC", HSD_STA_CBT_DIRTY_TX_STATIC, 0x0000 },
  { "HSD_STA_CBT_DIRTY_TX_DYNAMIC", HSD_STA_CBT_DIRTY_TX_DYNAMIC, 0x0001 },
};

static const std::vector<switch_translation> hsd_sta_trigger = {
  { "HSD_STA_TRIGGER_SIGINT", HSD_STA_TRIGGER_SIGINT, 0x0000 },
  { "HSD_STA_TRIGGER_EXT", HSD_STA_TRIGGER_EXT, 0x0001 },
  { "HSD_STA_TRIGGER_RX_BURST", HSD_STA_TRIGGER_RX_BURST, 0x0002 },
  { "HSD_STA_TRIGGER_NOT_USED", HSD_STA_TRIGGER_NOT_USED, 0x0003 },
};

static const std::vector<switch_translation> hsd_sta_cbt_packet_type = {
  { "HSD_STA_CBT_PACKET_TYPE_DH1", HSD_STA_CBT_PACKET_TYPE_DH1, 0x0000 },
  { "HSD_STA_CBT_PACKET_TYPE_DH3", HSD_STA_CBT_PACKET_TYPE_DH3, 0x0001 },
  { "HSD_STA_CBT_PACKET_TYPE_DH5", HSD_STA_CBT_PACKET_TYPE_DH5, 0x0002 },
  { "HSD_STA_CBT_PACKET_TYPE_EDR", HSD_STA_CBT_PACKET_TYPE_EDR, 0x0003 },
  { "HSD_STA_CBT_PACKET_TYPE_ULP", HSD_STA_CBT_PACKET_TYPE_ULP, 0x0004 },
};

static const std::vector<switch_translation> hsd_sta_cbt_bit_pattern = {
  { "HSD_STA_CBT_BIT_PATTERN_ALL0", HSD_STA_CBT_BIT_PATTERN_ALL0, 0x0000 },
  { "HSD_STA_CBT_BIT_PATTERN_ALL1", HSD_STA_CBT_BIT_PATTERN_ALL1, 0x0001 },
  { "HSD_STA_CBT_BIT_PATTERN_01010101", HSD_STA_CBT_BIT_PATTERN_01010101, 0x0002 },
  { "HSD_STA_CBT_BIT_PATTERN_00110011", HSD_STA_CBT_BIT_PATTERN_00110011, 0x0003 },
  { "HSD_STA_CBT_BIT_PATTERN_00001111", HSD_STA_CBT_BIT_PATTERN_00001111, 0x0004 },
  { "HSD_STA_CBT_BIT_PATTERN_PRBS", HSD_STA_CBT_BIT_PATTERN_PRBS, 0x0005 },
  { "HSD_STA_CBT_BIT_PATTERN_CW", HSD_STA_CBT_BIT_PATTERN_CW, 0x0006 },
};

static const std::vector<switch_translation> hsd_sta_copro_i2c_source = {
  { "HSD_STA_COPRO_I2C_SOURCE_CPLD", HSD_STA_COPRO_I2C_SOURCE_CPLD, 0x0000 },
  { "HSD_STA_COPRO_I2C_SOURCE_EXT", HSD_STA_COPRO_I2C_SOURCE_EXT, 0x0001 },
};

const std::vector<switch_info> switch_infos = {
  { HSD_SW_REF_DIAG_SEL, "HSD_SW_REF_DIAG_SEL", 3, 0,
     HSD_STRM_REF_DIAG, DISCRETE, 8,
     &hsd_sta_ref_diag_sel, 0, 0 },
  { HSD_SW_REF_DIAG, "HSD_SW_REF_DIAG", 1, 3,
     HSD_STRM_REF_DIAG, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_REF_TCXO, "HSD_SW_REF_TCXO", 1, 0,
     HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_OCXO, "HSD_SW_REF_OCXO", 1, 1,
     HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_REF_FREQ_INPUT_SEL, "HSD_SW_REF_REF_FREQ_INPUT_SEL", 2, 2,
     HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL, DISCRETE, 4,
     &hsd_sta_ref_ref_freq_input_sel, 0, 0 },
  { HSD_SW_REF_EXT_REF, "HSD_SW_REF_EXT_REF", 1, 6,
     HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_REF_PRESCALAR, "HSD_SW_REF_PRESCALAR", 1, 0,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_TIME_SEL, "HSD_SW_REF_TIME_SEL", 1, 1,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_ref_time_sel, 0, 0 },
  { HSD_SW_REF_RESFREQ_OUTPUT, "HSD_SW_REF_RESFREQ_OUTPUT", 1, 2,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_110_8_MHZ_OUTPUT_1, "HSD_SW_REF_110_8_MHZ_OUTPUT_1", 1, 3,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_110_8_MHZ_OUTPUT_2, "HSD_SW_REF_110_8_MHZ_OUTPUT_2", 1, 4,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_110_8_MHZ_OUTPUT_3, "HSD_SW_REF_110_8_MHZ_OUTPUT_3", 1, 5,
     HSD_STRM_REF_REF_OSZ_CTRL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_DDS, "HSD_SW_REF_NET_CLK_1_DDS", 1, 0,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_OSCILLATOR, "HSD_SW_REF_NET_CLK_1_OSCILLATOR", 1, 1,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_N_DIVIDER, "HSD_SW_REF_NET_CLK_1_N_DIVIDER", 1, 2,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_OUTPUT_FREQ_DIVIDER, "HSD_SW_REF_NET_CLK_1_OUTPUT_FREQ_DIVIDER", 1, 3,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_DDS_RESET, "HSD_SW_REF_NET_CLK_1_DDS_RESET", 1, 4,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE, "HSD_SW_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE", 1, 5,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 2,
     &hsd_sta_ref_net_clk_1_dds_freq_reg_activate, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE, "HSD_SW_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE", 2, 6,
     HSD_STRM_REF_NET_CLK_1_CTRL, DISCRETE, 4,
     &hsd_sta_ref_net_clk_1_dds_phase_reg_activate, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_N_FRAC_DIVIDER, "HSD_SW_REF_NET_CLK_1_N_FRAC_DIVIDER", 4, 0,
     HSD_STRM_REF_NET_CLK_1_N_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 8, 15 },
  { HSD_SW_REF_NET_CLK_1_N_MAIN_DIVIDER, "HSD_SW_REF_NET_CLK_1_N_MAIN_DIVIDER", 4, 4,
     HSD_STRM_REF_NET_CLK_1_N_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 8, 15 },
  { HSD_SW_REF_NET_CLK_2_DDS, "HSD_SW_REF_NET_CLK_2_DDS", 1, 0,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_OSCILLATOR, "HSD_SW_REF_NET_CLK_2_OSCILLATOR", 1, 1,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_N_DIVIDER, "HSD_SW_REF_NET_CLK_2_N_DIVIDER", 1, 2,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_OUTPUT_FREQ_DIVIDER, "HSD_SW_REF_NET_CLK_2_OUTPUT_FREQ_DIVIDER", 1, 3,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_DDS_RESET, "HSD_SW_REF_NET_CLK_2_DDS_RESET", 1, 4,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE, "HSD_SW_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE", 1, 5,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 2,
     &hsd_sta_ref_net_clk_2_dds_freq_reg_activate, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE, "HSD_SW_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE", 2, 6,
     HSD_STRM_REF_NET_CLK_2_CTRL, DISCRETE, 4,
     &hsd_sta_ref_net_clk_2_dds_phase_reg_activate, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_N_FRAC_DIVIDER, "HSD_SW_REF_NET_CLK_2_N_FRAC_DIVIDER", 4, 0,
     HSD_STRM_REF_NET_CLK_2_N_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 8, 15 },
  { HSD_SW_REF_NET_CLK_2_N_MAIN_DIVIDER, "HSD_SW_REF_NET_CLK_2_N_MAIN_DIVIDER", 4, 4,
     HSD_STRM_REF_NET_CLK_2_N_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 8, 15 },
  { HSD_SW_REF_NET_CLK_DDS_ADR_SEL, "HSD_SW_REF_NET_CLK_DDS_ADR_SEL", 3, 0,
     HSD_STRM_REF_NET_CLK_DDS_ADR_SEL, DISCRETE, 8,
     &hsd_sta_ref_net_clk_dds_adr_sel, 0, 0 },
  { HSD_SW_REF_NET_CLK_1_WR, "HSD_SW_REF_NET_CLK_1_WR", 1, 3,
     HSD_STRM_REF_NET_CLK_DDS_ADR_SEL, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_NET_CLK_2_WR, "HSD_SW_REF_NET_CLK_2_WR", 1, 4,
     HSD_STRM_REF_NET_CLK_DDS_ADR_SEL, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_NET_CLK_DATA_LSB, "HSD_SW_REF_NET_CLK_DATA_LSB", 8, 0,
     HSD_STRM_REF_DDS_DATA_LSB, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_REF_NET_CLK_DATA_MSB, "HSD_SW_REF_NET_CLK_DATA_MSB", 8, 0,
     HSD_STRM_REF_DDS_DATA_MSB, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_REF_I2C_SDA, "HSD_SW_REF_I2C_SDA", 1, 0,
     HSD_STRM_REF_I2C_AND_3_WIRE_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_REF_I2C_SCL, "HSD_SW_REF_I2C_SCL", 1, 1,
     HSD_STRM_REF_I2C_AND_3_WIRE_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_REF_3_WIRE_DATA, "HSD_SW_REF_3_WIRE_DATA", 1, 2,
     HSD_STRM_REF_I2C_AND_3_WIRE_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_3_WIRE_CLOCK, "HSD_SW_REF_3_WIRE_CLOCK", 1, 3,
     HSD_STRM_REF_I2C_AND_3_WIRE_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_3_WIRE_ENABLE, "HSD_SW_REF_3_WIRE_ENABLE", 1, 4,
     HSD_STRM_REF_I2C_AND_3_WIRE_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_I2C_SIN, "HSD_SW_REF_I2C_SIN", 1, 0,
     HSD_STRM_REF_READ, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_REF_110_8_MLOCK_A, "HSD_SW_REF_110_8_MLOCK_A", 1, 1,
     HSD_STRM_REF_READ, DISCRETE, 2,
     &hsd_sta_locked_unlocked, 0, 0 },
  { HSD_SW_REF_OPT_POL_OCXO1, "HSD_SW_REF_OPT_POL_OCXO1", 1, 2,
     HSD_STRM_REF_READ, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_REF_OPT_POL_OCXO2, "HSD_SW_REF_OPT_POL_OCXO2", 1, 3,
     HSD_STRM_REF_READ, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_REF_RG_R_COUNT_ADDRESS, "HSD_SW_REF_RG_R_COUNT_ADDRESS", 2, 0,
     HSD_STRM_REF_RG_R_COUNT, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_REF_RG_R_COUNT, "HSD_SW_REF_RG_R_COUNT", 16, 2,
     HSD_STRM_REF_RG_R_COUNT, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_REF_RG_N_COUNT_SINGLE_ADDRESS, "HSD_SW_REF_RG_N_COUNT_SINGLE_ADDRESS", 2, 0,
     HSD_STRM_REF_RG_N_COUNT_SINGLE, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_REF_RG_N_COUNT_SINGLE, "HSD_SW_REF_RG_N_COUNT_SINGLE", 14, 2,
     HSD_STRM_REF_RG_N_COUNT_SINGLE, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 16383 },
  { HSD_SW_REF_RG_N_COUNT_DUAL_ADDRESS, "HSD_SW_REF_RG_N_COUNT_DUAL_ADDRESS", 2, 0,
     HSD_STRM_REF_RG_N_COUNT_DUAL, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_REF_RG_N_COUNT_DUAL, "HSD_SW_REF_RG_N_COUNT_DUAL", 14, 2,
     HSD_STRM_REF_RG_N_COUNT_DUAL, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 16383 },
  { HSD_SW_REF_RG_A_COUNT_DUAL, "HSD_SW_REF_RG_A_COUNT_DUAL", 7, 16,
     HSD_STRM_REF_RG_N_COUNT_DUAL, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 127 },
  { HSD_SW_REF_RG_STAT_ADDRESS, "HSD_SW_REF_RG_STAT_ADDRESS", 2, 0,
     HSD_STRM_REF_RG_STAT, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_REF_RG_PD_CURRENT, "HSD_SW_REF_RG_PD_CURRENT", 3, 2,
     HSD_STRM_REF_RG_STAT, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 7 },
  { HSD_SW_REF_RG_RESOLUTION, "HSD_SW_REF_RG_RESOLUTION", 1, 6,
     HSD_STRM_REF_RG_STAT, DISCRETE, 2,
     &hsd_sta_ref_rg, 0, 0 },
  { HSD_SW_REF_RG_TEST_MODE, "HSD_SW_REF_RG_TEST_MODE", 2, 13,
     HSD_STRM_REF_RG_STAT, DISCRETE, 2,
     &hsd_sta_on_off_1, 0, 0 },
  { HSD_SW_FE_CON_1_SEL, "HSD_SW_FE_CON_1_SEL", 2, 0,
     HSD_STRM_FE_D_21, DISCRETE, 3,
     &hsd_sta_fe_con_1_sel, 0, 0 },
  { HSD_SW_FE_CON_2_SEL, "HSD_SW_FE_CON_2_SEL", 2, 2,
     HSD_STRM_FE_D_21, DISCRETE, 3,
     &hsd_sta_fe_con_2_sel, 0, 0 },
  { HSD_SW_FE_RF_TX_1_SEL, "HSD_SW_FE_RF_TX_1_SEL", 3, 4,
     HSD_STRM_FE_D_21, DISCRETE, 3,
     &hsd_sta_fe_rf_tx_1_sel, 0, 0 },
  { HSD_SW_FE_RF_TX_2_SEL, "HSD_SW_FE_RF_TX_2_SEL", 2, 0,
     HSD_STRM_FE_D_25, DISCRETE, 3,
     &hsd_sta_fe_rf_tx_2_sel, 0, 0 },
  { HSD_SW_FE_RF_RX_1_SEL, "HSD_SW_FE_RF_RX_1_SEL", 3, 2,
     HSD_STRM_FE_D_25, DISCRETE, 3,
     &hsd_sta_fe_rf_rx_1_sel, 0, 0 },
  { HSD_SW_FE_RF_RX_2_SEL, "HSD_SW_FE_RF_RX_2_SEL", 3, 5,
     HSD_STRM_FE_D_25, DISCRETE, 3,
     &hsd_sta_fe_rf_rx_2_sel, 0, 0 },
  { HSD_SW_FE_ATT_30_DB_TX_1, "HSD_SW_FE_ATT_30_DB_TX_1", 1, 0,
     HSD_STRM_FE_D_23, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_FE_ATT_30_DB_TX_2, "HSD_SW_FE_ATT_30_DB_TX_2", 1, 1,
     HSD_STRM_FE_D_23, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_FE_DIODE_SEL, "HSD_SW_FE_DIODE_SEL", 2, 2,
     HSD_STRM_FE_D_23, DISCRETE, 4,
     &hsd_sta_fe_diode_sel, 0, 0 },
  { HSD_SW_FE_PEAK_DET_CTRL, "HSD_SW_FE_PEAK_DET_CTRL", 2, 4,
     HSD_STRM_FE_D_23, DISCRETE, 3,
     &hsd_sta_fe_peak_det_ctrl, 0, 0 },
  { HSD_SW_FE_S_H_CTRL, "HSD_SW_FE_S_H_CTRL", 1, 6,
     HSD_STRM_FE_D_23, DISCRETE, 2,
     &hsd_sta_fe_s_h_ctrl, 0, 0 },
  { HSD_SW_FE_DIODE_TIME_CONST_SEL, "HSD_SW_FE_DIODE_TIME_CONST_SEL", 1, 7,
     HSD_STRM_FE_D_23, DISCRETE, 2,
     &hsd_sta_fe_diode_time_const_sel_2, 0, 0 },
  { HSD_SW_FE_DIAG_SEL, "HSD_SW_FE_DIAG_SEL", 5, 0,
     HSD_STRM_FE_D_22, DISCRETE, 17,
     &hsd_sta_fe_diag_sel, 0, 0 },
  { HSD_SW_FE_FAN, "HSD_SW_FE_FAN", 1, 5,
     HSD_STRM_FE_D_22, DISCRETE, 2,
     &hsd_sta_fe_fan, 0, 0 },
  { HSD_SW_FE_ATT_CTRL, "HSD_SW_FE_ATT_CTRL", 1, 6,
     HSD_STRM_FE_D_22, DISCRETE, 2,
     &hsd_sta_fe_att_ctrl, 0, 0 },
  { HSD_SW_FE_AMP_22_DB_RX, "HSD_SW_FE_AMP_22_DB_RX", 1, 7,
     HSD_STRM_FE_D_22, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_FE_RF_POWER_INT_THRESHOLD, "HSD_SW_FE_RF_POWER_INT_THRESHOLD", 8, 0,
     HSD_STRM_FE_D_30, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_CO_FE_I2C_SDA, "HSD_SW_CO_FE_I2C_SDA", 1, 0,
     HSD_STRM_CO_FE_I2C_BUS_DATA_OUT, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CO_FE_I2C_SCL, "HSD_SW_CO_FE_I2C_SCL", 1, 1,
     HSD_STRM_CO_FE_I2C_BUS_CLK_OUT, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CO_FE_I2C_SIN, "HSD_SW_CO_FE_I2C_SIN", 1, 0,
     HSD_STRM_CO_FE_I2C_BUS_IN, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_XIL_AT_DSP, "HSD_SW_DIG_XIL_AT_DSP", 1, 0,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_prg_run, 0, 0 },
  { HSD_SW_DIG_XIL_LINK, "HSD_SW_DIG_XIL_LINK", 1, 1,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_prg_run, 0, 0 },
  { HSD_SW_DIG_XIL_MOD_DEMOD, "HSD_SW_DIG_XIL_MOD_DEMOD", 1, 2,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_prg_run, 0, 0 },
  { HSD_SW_DIG_DSP_RX_1, "HSD_SW_DIG_DSP_RX_1", 1, 4,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_DIG_DSP_RX_2, "HSD_SW_DIG_DSP_RX_2", 1, 5,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_DIG_DSP_TX_1, "HSD_SW_DIG_DSP_TX_1", 1, 6,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_DIG_DSP_TX_2, "HSD_SW_DIG_DSP_TX_2", 1, 7,
     HSD_STRM_DIG_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_DIG_LOAD_XIL_AT_DSP, "HSD_SW_DIG_LOAD_XIL_AT_DSP", 8, 0,
     HSD_STRM_DIG_LOAD_XIL_AT_DSP, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_DIG_LOAD_XIL_LINK, "HSD_SW_DIG_LOAD_XIL_LINK", 8, 0,
     HSD_STRM_DIG_LOAD_XIL_LINK, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_DIG_CPLD_DDC1_ISP, "HSD_SW_DIG_CPLD_DDC1_ISP", 1, 0,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dif_prg_run_1, 0, 0 },
  { HSD_SW_DIG_CPLD_DDC2_ISP, "HSD_SW_DIG_CPLD_DDC2_ISP", 1, 1,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dif_prg_run_1, 0, 0 },
  { HSD_SW_DIG_CPLD_TX_DSP1_ISP, "HSD_SW_DIG_CPLD_TX_DSP1_ISP", 1, 2,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dif_prg_run_1, 0, 0 },
  { HSD_SW_DIG_CPLD_TX_DSP2_ISP, "HSD_SW_DIG_CPLD_TX_DSP2_ISP", 1, 3,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dif_prg_run_1, 0, 0 },
  { HSD_SW_DIG_CPLD_ISP_CLK, "HSD_SW_DIG_CPLD_ISP_CLK", 1, 4,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_CPLD_ISP_DATA_WR, "HSD_SW_DIG_CPLD_ISP_DATA_WR", 1, 5,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_RX_TX_1, "HSD_SW_DIG_RX_TX_1", 1, 6,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_DIG_RX_TX_2, "HSD_SW_DIG_RX_TX_2", 1, 7,
     HSD_STRM_DIG_RX_TX_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_DIG_LED_RF_1_OUT, "HSD_SW_DIG_LED_RF_1_OUT", 1, 0,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_LED_RF_1_IN, "HSD_SW_DIG_LED_RF_1_IN", 1, 1,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_LED_RF_2_OUT, "HSD_SW_DIG_LED_RF_2_OUT", 1, 2,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_LED_RF_2_IN, "HSD_SW_DIG_LED_RF_2_IN", 1, 3,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_LED_RF_3_OUT, "HSD_SW_DIG_LED_RF_3_OUT", 1, 4,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_LED_RF_4_IN, "HSD_SW_DIG_LED_RF_4_IN", 1, 5,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_DIG_FAN_SPEED_LOW, "HSD_SW_DIG_FAN_SPEED_LOW", 1, 7,
     HSD_STRM_DIG_LED, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_FAN_SPEED, "HSD_SW_DIG_FAN_SPEED", 8, 0,
     HSD_STRM_DIG_FAN_SPEED, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_DIG_SEL_REF_OUT_2_SRC, "HSD_SW_DIG_SEL_REF_OUT_2_SRC", 3, 0,
     HSD_STRM_DIG_CLK_ROUTE_1, DISCRETE, 4,
     &hsd_sta_dig_special_clk_src, 0, 0 },
  { HSD_SW_DIG_SEL_PROG_NET_CLK_SRC, "HSD_SW_DIG_SEL_PROG_NET_CLK_SRC", 3, 3,
     HSD_STRM_DIG_CLK_ROUTE_1, DISCRETE, 4,
     &hsd_sta_dig_special_clk_src, 0, 0 },
  { HSD_SW_DIG_SEL_AUDIO_NET_CLK_SRC, "HSD_SW_DIG_SEL_AUDIO_NET_CLK_SRC", 2, 6,
     HSD_STRM_DIG_CLK_ROUTE_1, DISCRETE, 3,
     &hsd_sw_dig_sel_audio_net_clk_src, 0, 0 },
  { HSD_SW_DIG_LH_1_NET_CLK_SRC, "HSD_SW_DIG_LH_1_NET_CLK_SRC", 2, 1,
     HSD_STRM_DIG_CLK_ROUTE_2, DISCRETE, 3,
     &hsd_sta_dig_n, 0, 0 },
  { HSD_SW_DIG_LH_2_NET_CLK_SRC, "HSD_SW_DIG_LH_2_NET_CLK_SRC", 2, 4,
     HSD_STRM_DIG_CLK_ROUTE_2, DISCRETE, 3,
     &hsd_sta_dig_n, 0, 0 },
  { HSD_SW_DIG_ADC_SEL, "HSD_SW_DIG_ADC_SEL", 2, 0,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 3,
     &hsd_sw_dig_adc_sel, 0, 0 },
  { HSD_SW_DIG_DEM_SER_ROUTE, "HSD_SW_DIG_DEM_SER_ROUTE", 1, 2,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 2,
     &hsd_sw_dig_dem_ser_route, 0, 0 },
  { HSD_SW_DIG_NOISE_ENABLE, "HSD_SW_DIG_NOISE_ENABLE", 1, 3,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_MOD_DITHER, "HSD_SW_DIG_MOD_DITHER", 1, 4,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_SUM_AUC_1, "HSD_SW_DIG_SUM_AUC_1", 1, 6,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_SUM_AUC_2, "HSD_SW_DIG_SUM_AUC_2", 1, 7,
     HSD_STRM_DIG_MOD_DEMOD_ROUTE, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_NET_CLK_1_DIV, "HSD_SW_DIG_NET_CLK_1_DIV", 5, 0,
     HSD_STRM_DIG_NET_CLK_1_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 31 },
  { HSD_SW_DIG_NET_CLK_1_DIV_RESET, "HSD_SW_DIG_NET_CLK_1_DIV_RESET", 1, 5,
     HSD_STRM_DIG_NET_CLK_1_DIV, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_DDC_1_NET_CLK_SRC, "HSD_SW_DIG_DDC_1_NET_CLK_SRC", 1, 6,
     HSD_STRM_DIG_NET_CLK_1_DIV, DISCRETE, 2,
     &hsd_sw_dig_ddc_1_net_clk_src, 0, 0 },
  { HSD_SW_DIG_NET_CLK_1_EXTEND_PULSE, "HSD_SW_DIG_NET_CLK_1_EXTEND_PULSE", 1, 7,
     HSD_STRM_DIG_NET_CLK_1_DIV, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_NET_CLK_2_DIV, "HSD_SW_DIG_NET_CLK_2_DIV", 5, 0,
     HSD_STRM_DIG_NET_CLK_2_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 31 },
  { HSD_SW_DIG_NET_CLK_2_DIV_RESET, "HSD_SW_DIG_NET_CLK_2_DIV_RESET", 1, 5,
     HSD_STRM_DIG_NET_CLK_2_DIV, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_DIG_DDC_2_NET_CLK_SRC, "HSD_SW_DIG_DDC_2_NET_CLK_SRC", 1, 6,
     HSD_STRM_DIG_NET_CLK_2_DIV, DISCRETE, 2,
     &hsd_sw_dig_ddc_2_net_clk_src, 0, 0 },
  { HSD_SW_DIG_NET_CLK_2_EXTEND_PULSE, "HSD_SW_DIG_NET_CLK_2_EXTEND_PULSE", 1, 7,
     HSD_STRM_DIG_NET_CLK_2_DIV, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_FE_ADC_CAL, "HSD_SW_DIG_FE_ADC_CAL", 1, 0,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_adc_cal, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_CAL, "HSD_SW_DIG_DIAG_ADC_CAL", 1, 1,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_adc_cal, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_CONV, "HSD_SW_DIG_DIAG_ADC_CONV", 1, 2,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_adc_conv, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_POL, "HSD_SW_DIG_DIAG_ADC_POL", 1, 3,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sw_dig_diag_adc_pol, 0, 0 },
  { HSD_SW_DIG_FE_ADC_CONV, "HSD_SW_DIG_FE_ADC_CONV", 1, 4,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_adc_conv, 0, 0 },
  { HSD_SW_DIG_FM1_ENABLE, "HSD_SW_DIG_FM1_ENABLE", 1, 6,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_fm_enable, 0, 0 },
  { HSD_SW_DIG_FM2_ENABLE, "HSD_SW_DIG_FM2_ENABLE", 1, 7,
     HSD_STRM_DIG_ADC, DISCRETE, 2,
     &hsd_sta_dig_fm_enable, 0, 0 },
  { HSD_SW_DIG_DIAG_SEL, "HSD_SW_DIG_DIAG_SEL", 6, 0,
     HSD_STRM_DIG_DIAG, DISCRETE, 7,
     &hsd_sw_dig_diag_sel, 0, 0 },
  { HSD_SW_DIG_DIAG_LINE_RESET, "HSD_SW_DIG_DIAG_LINE_RESET", 1, 7,
     HSD_STRM_DIG_DIAG, DISCRETE, 2,
     &hsd_sw_dig_diag_line_reset, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1, "HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1", 3, 0,
     HSD_STRM_DIG_IQ_AUC_1, DISCRETE, 8,
     &hsd_sta_dig_iq_src_auc_mux, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1_STATE, "HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1_STATE", 1, 3,
     HSD_STRM_DIG_IQ_AUC_1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2, "HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2", 3, 4,
     HSD_STRM_DIG_IQ_AUC_1, DISCRETE, 8,
     &hsd_sta_dig_iq_src_auc_mux, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2_STATE, "HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2_STATE", 1, 7,
     HSD_STRM_DIG_IQ_AUC_1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1, "HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1", 3, 0,
     HSD_STRM_DIG_IQ_AUC_2, DISCRETE, 8,
     &hsd_sta_dig_iq_src_auc_mux, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1_STATE, "HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1_STATE", 1, 3,
     HSD_STRM_DIG_IQ_AUC_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2, "HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2", 3, 4,
     HSD_STRM_DIG_IQ_AUC_2, DISCRETE, 8,
     &hsd_sta_dig_iq_src_auc_mux, 0, 0 },
  { HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2_STATE, "HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2_STATE", 1, 7,
     HSD_STRM_DIG_IQ_AUC_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_AUC_1_FILT_SEL, "HSD_SW_DIG_AUC_1_FILT_SEL", 3, 0,
     HSD_STRM_DIG_IQ_FILT, DISCRETE, 8,
     &hsd_sta_dig_auc_filt_sel, 0, 0 },
  { HSD_SW_DIG_AUC_2_FILT_SEL, "HSD_SW_DIG_AUC_2_FILT_SEL", 3, 3,
     HSD_STRM_DIG_IQ_FILT, DISCRETE, 8,
     &hsd_sta_dig_auc_filt_sel, 0, 0 },
  { HSD_SW_DIG_AUC_1_IQ_INV_SEL, "HSD_SW_DIG_AUC_1_IQ_INV_SEL", 1, 6,
     HSD_STRM_DIG_IQ_FILT, DISCRETE, 2,
     &hsd_sta_dig_auc_iq_inv_sel, 0, 0 },
  { HSD_SW_DIG_AUC_2_IQ_INV_SEL, "HSD_SW_DIG_AUC_2_IQ_INV_SEL", 1, 7,
     HSD_STRM_DIG_IQ_FILT, DISCRETE, 2,
     &hsd_sta_dig_auc_iq_inv_sel, 0, 0 },
  { HSD_SW_DIG_TX_DSP_1_SAMPLE_CLK, "HSD_SW_DIG_TX_DSP_1_SAMPLE_CLK", 3, 0,
     HSD_STRM_DIG_SAMPLE, DISCRETE, 4,
     &hsd_sta_dig_tx_dsp_sample_clk, 0, 0 },
  { HSD_SW_DIG_TX_DSP_2_SAMPLE_CLK, "HSD_SW_DIG_TX_DSP_2_SAMPLE_CLK", 3, 3,
     HSD_STRM_DIG_SAMPLE, DISCRETE, 4,
     &hsd_sta_dig_tx_dsp_sample_clk, 0, 0 },
  { HSD_SW_DIG_AUC_DATA_WR, "HSD_SW_DIG_AUC_DATA_WR", 11, 0,
     HSD_STRM_DIG_AUC_DATA_WR, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 2047 },
  { HSD_SW_DIG_LH_1_SRC_ROUTE_LOW, "HSD_SW_DIG_LH_1_SRC_ROUTE_LOW", 1, 0,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_1_src_route, 0, 0 },
  { HSD_SW_DIG_LH_2_SRC_ROUTE_LOW, "HSD_SW_DIG_LH_2_SRC_ROUTE_LOW", 1, 1,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_2_src_route, 0, 0 },
  { HSD_SW_DIG_LH_1_SRC_ROUTE_HIGH, "HSD_SW_DIG_LH_1_SRC_ROUTE_HIGH", 1, 2,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_1_src_route, 0, 0 },
  { HSD_SW_DIG_LH_2_SRC_ROUTE_HIGH, "HSD_SW_DIG_LH_2_SRC_ROUTE_HIGH", 1, 3,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_2_src_route, 0, 0 },
  { HSD_SW_DIG_LH_1_CLK_SEL, "HSD_SW_DIG_LH_1_CLK_SEL", 1, 4,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_clk_sel, 0, 0 },
  { HSD_SW_DIG_LH_2_CLK_SEL, "HSD_SW_DIG_LH_2_CLK_SEL", 1, 5,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_dig_lh_clk_sel, 0, 0 },
  { HSD_SW_DIG_LH_1_CLK_EN, "HSD_SW_DIG_LH_1_CLK_EN", 1, 6,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH_2_CLK_EN, "HSD_SW_DIG_LH_2_CLK_EN", 1, 7,
     HSD_STRM_DIG_DEMOD_SW, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DUC_1_SRC_ROUTE_LOW, "HSD_SW_DIG_DUC_1_SRC_ROUTE_LOW", 1, 0,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_dig_duc_1_src_route, 0, 0 },
  { HSD_SW_DIG_DUC_2_SRC_ROUTE_LOW, "HSD_SW_DIG_DUC_2_SRC_ROUTE_LOW", 1, 1,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_dig_duc_2_src_route, 0, 0 },
  { HSD_SW_DIG_DUC_1_SRC_ROUTE_HIGH, "HSD_SW_DIG_DUC_1_SRC_ROUTE_HIGH", 1, 2,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_dig_duc_1_src_route, 0, 0 },
  { HSD_SW_DIG_DUC_2_SRC_ROUTE_HIGH, "HSD_SW_DIG_DUC_2_SRC_ROUTE_HIGH", 1, 3,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_dig_duc_2_src_route, 0, 0 },
  { HSD_SW_DIG_DUC_1_CLK_EN, "HSD_SW_DIG_DUC_1_CLK_EN", 1, 6,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DUC_2_CLK_EN, "HSD_SW_DIG_DUC_2_CLK_EN", 1, 7,
     HSD_STRM_DIG_MOD_SW, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_I2C_FE_DATA_WR, "HSD_SW_DIG_I2C_FE_DATA_WR", 1, 0,
     HSD_STRM_DIG_I2C_WR, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_DIG_I2C_FE_CLK, "HSD_SW_DIG_I2C_FE_CLK", 1, 1,
     HSD_STRM_DIG_I2C_WR, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_DIG_I2C_AUX_DATA_WR, "HSD_SW_DIG_I2C_AUX_DATA_WR", 1, 2,
     HSD_STRM_DIG_I2C_WR, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_DIG_I2C_AUX_CLK, "HSD_SW_DIG_I2C_AUX_CLK", 1, 3,
     HSD_STRM_DIG_I2C_WR, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_DIG_DSP_RX_1_INT_REQ, "HSD_SW_DIG_DSP_RX_1_INT_REQ", 1, 0,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_RX_2_INT_REQ, "HSD_SW_DIG_DSP_RX_2_INT_REQ", 1, 1,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_TX_1_INT_REQ, "HSD_SW_DIG_DSP_TX_1_INT_REQ", 1, 2,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_TX_2_INT_REQ, "HSD_SW_DIG_DSP_TX_2_INT_REQ", 1, 3,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RX_TX_1_DPRAM_INT_REQ, "HSD_SW_DIG_RX_TX_1_DPRAM_INT_REQ", 1, 5,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RX_TX_2_DPRAM_INT_REQ, "HSD_SW_DIG_RX_TX_2_DPRAM_INT_REQ", 1, 6,
     HSD_STRM_DIG_IRQ_10_0_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_RX_1_QUIT, "HSD_SW_DIG_DSP_RX_1_QUIT", 1, 0,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_DSP_RX_2_QUIT, "HSD_SW_DIG_DSP_RX_2_QUIT", 1, 1,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_DSP_TX_1_QUIT, "HSD_SW_DIG_DSP_TX_1_QUIT", 1, 2,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_DSP_TX_2_QUIT, "HSD_SW_DIG_DSP_TX_2_QUIT", 1, 3,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_RX_TX_1_DPRAM_INT_QUIT, "HSD_SW_DIG_RX_TX_1_DPRAM_INT_QUIT", 1, 5,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_RX_TX_2_DPRAM_INT_QUIT, "HSD_SW_DIG_RX_TX_2_DPRAM_INT_QUIT", 1, 6,
     HSD_STRM_DIG_IRQ_10_0_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_LH1_INT_REQ, "HSD_SW_DIG_LH1_INT_REQ", 1, 0,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH2_INT_REQ, "HSD_SW_DIG_LH2_INT_REQ", 1, 1,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_FE_ADC_INT_REQ, "HSD_SW_DIG_FE_ADC_INT_REQ", 1, 2,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_INT_REQ, "HSD_SW_DIG_DIAG_ADC_INT_REQ", 1, 3,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_FIFO1_PAF_INT_REQ, "HSD_SW_DIG_FIFO1_PAF_INT_REQ", 1, 4,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_FIFO2_PAF_INT_REQ, "HSD_SW_DIG_FIFO2_PAF_INT_REQ", 1, 5,
     HSD_STRM_DIG_IRQ_10_1_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH1_INT_QUIT, "HSD_SW_DIG_LH1_INT_QUIT", 1, 0,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_LH2_INT_QUIT, "HSD_SW_DIG_LH2_INT_QUIT", 1, 1,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_FE_ADC_INT_QUIT, "HSD_SW_DIG_FE_ADC_INT_QUIT", 1, 2,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_INT_QUIT, "HSD_SW_DIG_DIAG_ADC_INT_QUIT", 1, 3,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_FIFO1_PAF_INT_QUIT, "HSD_SW_DIG_FIFO1_PAF_INT_QUIT", 1, 4,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_FIFO2_PAF_INT_QUIT, "HSD_SW_DIG_FIFO2_PAF_INT_QUIT", 1, 5,
     HSD_STRM_DIG_IRQ_10_1_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_PFC_INT_REQ, "HSD_SW_DIG_PFC_INT_REQ", 1, 1,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_LH1_SIG_INT_REQ, "HSD_SW_LH1_SIG_INT_REQ", 1, 2,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_LH2_SIG_INT_REQ, "HSD_SW_LH2_SIG_INT_REQ", 1, 3,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_FE_POW_INT_REQ, "HSD_SW_DIG_FE_POW_INT_REQ", 1, 4,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RXTX1_POW_INT_REQ, "HSD_SW_DIG_RXTX1_POW_INT_REQ", 1, 5,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RXTX2_POW_INT_REQ, "HSD_SW_DIG_RXTX2_POW_INT_REQ", 1, 6,
     HSD_STRM_DIG_IRQ_10_2_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_PFC_INT_QUIT, "HSD_SW_DIG_PFC_INT_QUIT", 1, 1,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_LH1_SIG_INT_QUIT, "HSD_SW_LH1_SIG_INT_QUIT", 1, 2,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_LH2_SIG_INT_QUIT, "HSD_SW_LH2_SIG_INT_QUIT", 1, 3,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_FE_POW_INT_QUIT, "HSD_SW_DIG_FE_POW_INT_QUIT", 1, 4,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_RXTX1_POW_INT_QUIT, "HSD_SW_DIG_RXTX1_POW_INT_QUIT", 1, 5,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_RXTX2_POW_INT_QUIT, "HSD_SW_DIG_RXTX2_POW_INT_QUIT", 1, 6,
     HSD_STRM_DIG_IRQ_10_2_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_DSP_AUDIO_INT_REQ, "HSD_SW_DIG_DSP_AUDIO_INT_REQ", 1, 0,
     HSD_STRM_DIG_IRQ_10_3_CTRL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_AUDIO_QUIT, "HSD_SW_DIG_DSP_AUDIO_QUIT", 1, 0,
     HSD_STRM_DIG_IRQ_10_3_QUIT, DISCRETE, 2,
     &hsd_sta_dig_not_quit_quit, 0, 0 },
  { HSD_SW_DIG_SAMPLE_CLK_1_DIV, "HSD_SW_DIG_SAMPLE_CLK_1_DIV", 10, 0,
     HSD_STRM_DIG_SAMPLE_CLK_1_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 2, 1023 },
  { HSD_SW_DIG_SAMPLE_CLK_1_SRC, "HSD_SW_DIG_SAMPLE_CLK_1_SRC", 2, 14,
     HSD_STRM_DIG_SAMPLE_CLK_1_DIV, DISCRETE, 4,
     &hsd_sta_dig_sample_clk_src, 0, 0 },
  { HSD_SW_DIG_SLOT_CLK_1_DIV, "HSD_SW_DIG_SLOT_CLK_1_DIV", 16, 0,
     HSD_STRM_DIG_SLOT_CLK_1_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 3, 65535 },
  { HSD_SW_DIG_SAMPLE_CLK_2_DIV, "HSD_SW_DIG_SAMPLE_CLK_2_DIV", 10, 0,
     HSD_STRM_DIG_SAMPLE_CLK_2_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 2, 1023 },
  { HSD_SW_DIG_SAMPLE_CLK_2_SRC, "HSD_SW_DIG_SAMPLE_CLK_2_SRC", 2, 14,
     HSD_STRM_DIG_SAMPLE_CLK_2_DIV, DISCRETE, 4,
     &hsd_sta_dig_sample_clk_src, 0, 0 },
  { HSD_SW_DIG_SLOT_CLK_2_DIV, "HSD_SW_DIG_SLOT_CLK_2_DIV", 16, 0,
     HSD_STRM_DIG_SLOT_CLK_2_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 3, 65535 },
  { HSD_SW_DIG_I2C_FE_AUXTX_PRESENT, "HSD_SW_DIG_I2C_FE_AUXTX_PRESENT", 1, 0,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sta_not_present_present_1, 0, 0 },
  { HSD_SW_DIG_LH_SCI_SEL, "HSD_SW_DIG_LH_SCI_SEL", 1, 1,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sw_dig_lh_sci_sel, 0, 0 },
  { HSD_SW_DIG_DUC1_PRESENT, "HSD_SW_DIG_DUC1_PRESENT", 1, 2,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sta_dig_duc, 0, 0 },
  { HSD_SW_DIG_DUC2_PRESENT, "HSD_SW_DIG_DUC2_PRESENT", 1, 3,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sta_dig_duc, 0, 0 },
  { HSD_SW_DIG_LH1_DEC_10BIT, "HSD_SW_DIG_LH1_DEC_10BIT", 1, 6,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH2_DEC_10BIT, "HSD_SW_DIG_LH2_DEC_10BIT", 1, 7,
     HSD_STRM_DIG_MODE_SEL_1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_HW_CODE_1, "HSD_SW_DIG_HW_CODE_1", 4, 8,
     HSD_STRM_DIG_MODE_SEL_1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 15 },
  { HSD_SW_DIG_XREF_OUT_2_DIV, "HSD_SW_DIG_XREF_OUT_2_DIV", 10, 0,
     HSD_STRM_DIG_XREF_OUT_2_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_DIG_XREF_OUT_2_CLK_SRC, "HSD_SW_DIG_XREF_OUT_2_CLK_SRC", 2, 14,
     HSD_STRM_DIG_XREF_OUT_2_DIV, DISCRETE, 4,
     &hsd_sw_dig_xref_out_2_clk_src, 0, 0 },
  { HSD_SW_DIG_XPROG_NET_CLK_DIV, "HSD_SW_DIG_XPROG_NET_CLK_DIV", 10, 0,
     HSD_STRM_DIG_XPROG_NET_CLK_DIV, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_DIG_XPROG_NET_CLK_SRC, "HSD_SW_DIG_XPROG_NET_CLK_SRC", 2, 14,
     HSD_STRM_DIG_XPROG_NET_CLK_DIV, DISCRETE, 4,
     &hsd_sw_dig_xprog_net_clk_src, 0, 0 },
  { HSD_SW_DIG_HW_CODE_2, "HSD_SW_DIG_HW_CODE_2", 4, 0,
     HSD_STRM_DIG_MODE_SEL_2, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 15 },
  { HSD_SW_DIG_XIL_AT_DSP_DONE, "HSD_SW_DIG_XIL_AT_DSP_DONE", 1, 0,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_not_ready_done, 0, 0 },
  { HSD_SW_DIG_XIL_AT_DSP_INIT, "HSD_SW_DIG_XIL_AT_DSP_INIT", 1, 1,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_init_not_init, 0, 0 },
  { HSD_SW_DIG_XIL_AT_DSP_BUSY, "HSD_SW_DIG_XIL_AT_DSP_BUSY", 1, 2,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_busy_not_busy, 0, 0 },
  { HSD_SW_DIG_XIL_LINK_DONE, "HSD_SW_DIG_XIL_LINK_DONE", 1, 3,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_not_ready_done, 0, 0 },
  { HSD_SW_DIG_XIL_LINK_INIT, "HSD_SW_DIG_XIL_LINK_INIT", 1, 4,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_init_not_init, 0, 0 },
  { HSD_SW_DIG_XIL_LINK_BUSY, "HSD_SW_DIG_XIL_LINK_BUSY", 1, 5,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_busy_not_busy, 0, 0 },
  { HSD_SW_DIG_XIL_MOD_DEMOD_INIT, "HSD_SW_DIG_XIL_MOD_DEMOD_INIT", 1, 6,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_init_not_init, 0, 0 },
  { HSD_SW_DIG_XIL_MOD_DONE, "HSD_SW_DIG_XIL_MOD_DONE", 1, 7,
     HSD_STRM_DIG_XIL_READ_PROG, DISCRETE, 2,
     &hsd_sta_dig_not_ready_done, 0, 0 },
  { HSD_SW_DIG_XIL_DEMOD_DONE, "HSD_SW_DIG_XIL_DEMOD_DONE", 1, 0,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_dig_not_ready_done, 0, 0 },
  { HSD_SW_DIG_DIG_OPT_POLL_0, "HSD_SW_DIG_DIG_OPT_POLL_0", 1, 1,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DIG_OPT_POLL_1, "HSD_SW_DIG_DIG_OPT_POLL_1", 1, 2,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DIG_OPT_POLL_2, "HSD_SW_DIG_DIG_OPT_POLL_2", 1, 3,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DIG_OPT_POLL_3, "HSD_SW_DIG_DIG_OPT_POLL_3", 1, 4,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DIG_OPT_POLL_4, "HSD_SW_DIG_DIG_OPT_POLL_4", 1, 5,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_CPLD_ISP_DATA_RD, "HSD_SW_DIG_CPLD_ISP_DATA_RD", 1, 7,
     HSD_STRM_DIG_DIG_OPT_POLL, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_ADC_1_OPT_POLL_0, "HSD_SW_DIG_ADC_1_OPT_POLL_0", 1, 0,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_ADC_1_OPT_POLL_1, "HSD_SW_DIG_ADC_1_OPT_POLL_1", 1, 1,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_ADC_1_OPT_POLL_2, "HSD_SW_DIG_ADC_1_OPT_POLL_2", 1, 2,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_1_OPT_POLL_0, "HSD_SW_DIG_DDC_1_OPT_POLL_0", 1, 3,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_1_OPT_POLL_1, "HSD_SW_DIG_DDC_1_OPT_POLL_1", 1, 4,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_1_OPT_POLL_2, "HSD_SW_DIG_DDC_1_OPT_POLL_2", 1, 5,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_1_OPT_POLL_3, "HSD_SW_DIG_DDC_1_OPT_POLL_3", 1, 6,
     HSD_STRM_DIG_RX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_ADC_2_OPT_POLL_0, "HSD_SW_DIG_ADC_2_OPT_POLL_0", 1, 0,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_ADC_2_OPT_POLL_1, "HSD_SW_DIG_ADC_2_OPT_POLL_1", 1, 1,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_ADC_2_OPT_POLL_2, "HSD_SW_DIG_ADC_2_OPT_POLL_2", 1, 2,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_2_OPT_POLL_0, "HSD_SW_DIG_DDC_2_OPT_POLL_0", 1, 3,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_2_OPT_POLL_1, "HSD_SW_DIG_DDC_2_OPT_POLL_1", 1, 4,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_2_OPT_POLL_2, "HSD_SW_DIG_DDC_2_OPT_POLL_2", 1, 5,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_DDC_2_OPT_POLL_3, "HSD_SW_DIG_DDC_2_OPT_POLL_3", 1, 6,
     HSD_STRM_DIG_RX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_1_OPT_POLL_0, "HSD_SW_DIG_AUC_1_OPT_POLL_0", 1, 0,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_1_OPT_POLL_1, "HSD_SW_DIG_AUC_1_OPT_POLL_1", 1, 1,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_1_OPT_POLL_2, "HSD_SW_DIG_AUC_1_OPT_POLL_2", 1, 2,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_1_OPT_POLL_0, "HSD_SW_DIG_TX_DSP_1_OPT_POLL_0", 1, 3,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_1_OPT_POLL_1, "HSD_SW_DIG_TX_DSP_1_OPT_POLL_1", 1, 4,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_1_OPT_POLL_2, "HSD_SW_DIG_TX_DSP_1_OPT_POLL_2", 1, 5,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_1_OPT_POLL_3, "HSD_SW_DIG_TX_DSP_1_OPT_POLL_3", 1, 6,
     HSD_STRM_DIG_TX_1_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_2_OPT_POLL_0, "HSD_SW_DIG_AUC_2_OPT_POLL_0", 1, 0,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_2_OPT_POLL_1, "HSD_SW_DIG_AUC_2_OPT_POLL_1", 1, 1,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_AUC_2_OPT_POLL_2, "HSD_SW_DIG_AUC_2_OPT_POLL_2", 1, 2,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_2_OPT_POLL_0, "HSD_SW_DIG_TX_DSP_2_OPT_POLL_0", 1, 3,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_2_OPT_POLL_1, "HSD_SW_DIG_TX_DSP_2_OPT_POLL_1", 1, 4,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_2_OPT_POLL_2, "HSD_SW_DIG_TX_DSP_2_OPT_POLL_2", 1, 5,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_TX_DSP_2_OPT_POLL_3, "HSD_SW_DIG_TX_DSP_2_OPT_POLL_3", 1, 6,
     HSD_STRM_DIG_TX_2_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_XIL_AT_DSP_VERSION, "HSD_SW_DIG_XIL_AT_DSP_VERSION", 16, 0,
     HSD_STRM_DIG_VERS_XIL_AT_DSP, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_DSP_RX_1_INT, "HSD_SW_DIG_DSP_RX_1_INT", 1, 0,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_DSP_RX_2_INT, "HSD_SW_DIG_DSP_RX_2_INT", 1, 1,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_DSP_TX_1_INT, "HSD_SW_DIG_DSP_TX_1_INT", 1, 2,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_DSP_TX_2_INT, "HSD_SW_DIG_DSP_TX_2_INT", 1, 3,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_RX_TX_1_DPRAM_INT, "HSD_SW_DIG_RX_TX_1_DPRAM_INT", 1, 5,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_RX_TX_2_DPRAM_INT, "HSD_SW_DIG_RX_TX_2_DPRAM_INT", 1, 6,
     HSD_STRM_DIG_IRQ_10_0_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_LH1_INT, "HSD_SW_LH1_INT", 1, 0,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_LH2_INT, "HSD_SW_LH2_INT", 1, 1,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_FE_ADC_INT, "HSD_SW_DIG_FE_ADC_INT", 1, 2,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_DIAG_ADC_INT, "HSD_SW_DIG_DIAG_ADC_INT", 1, 3,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_FIFO1_PAF_INT, "HSD_SW_DIG_FIFO1_PAF_INT", 1, 4,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_FIFO2_PAF_INT, "HSD_SW_DIG_FIFO2_PAF_INT", 1, 5,
     HSD_STRM_DIG_IRQ_10_1_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_PFC_INT, "HSD_SW_DIG_PFC_INT", 1, 1,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_LH1_SIG_INT, "HSD_SW_LH1_SIG_INT", 1, 2,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_LH2_SIG_INT, "HSD_SW_LH2_SIG_INT", 1, 3,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_FE_POW_INT, "HSD_SW_DIG_FE_POW_INT", 1, 4,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_RXTX1_POW_INT, "HSD_SW_DIG_RXTX1_POW_INT", 1, 5,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_RXTX2_POW_INT, "HSD_SW_DIG_RXTX2_POW_INT", 1, 6,
     HSD_STRM_DIG_IRQ_10_2_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_DSP_AUDIO_INT, "HSD_SW_DIG_DSP_AUDIO_INT", 1, 0,
     HSD_STRM_DIG_IRQ_10_3_STATE, DISCRETE, 2,
     &hsd_sta_dig_pending_not_pending, 0, 0 },
  { HSD_SW_DIG_I2C_FE_DATA_RD, "HSD_SW_DIG_I2C_FE_DATA_RD", 1, 0,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_I2C_AUX_DATA_RD, "HSD_SW_DIG_I2C_AUX_DATA_RD", 1, 1,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_AUC_DATA_BUSY, "HSD_SW_DIG_AUC_DATA_BUSY", 1, 2,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_dig_ready_busy, 0, 0 },
  { HSD_SW_DIG_MOD_DEMOD_XIL_DATA_BUSY, "HSD_SW_DIG_MOD_DEMOD_XIL_DATA_BUSY", 1, 3,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_dig_ready_busy, 0, 0 },
  { HSD_SW_DIG_I2C_FE_CLK_RD, "HSD_SW_DIG_I2C_FE_CLK_RD", 1, 4,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_I2C_AUX_CLK_RD, "HSD_SW_DIG_I2C_AUX_CLK_RD", 1, 5,
     HSD_STRM_DIG_SERIAL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_DIG_FE_ADC_RD, "HSD_SW_DIG_FE_ADC_RD", 16, 0,
     HSD_STRM_DIG_FE_ADC_RD, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_DIAG_ADC_RD, "HSD_SW_DIG_DIAG_ADC_RD", 16, 0,
     HSD_STRM_DIG_DIAG_ADC_RD, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_XIL_LINK_VERSION, "HSD_SW_DIG_XIL_LINK_VERSION", 16, 0,
     HSD_STRM_DIG_VERS_XIL_LINK, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_LH_1_RESET, "HSD_SW_LH_1_RESET", 1, 0,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_1_ENABLE, "HSD_SW_LH_1_ENABLE", 1, 1,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_enable, 0, 0 },
  { HSD_SW_LH_1_XILINX, "HSD_SW_LH_1_XILINX", 1, 2,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_1_DSP_0, "HSD_SW_LH_1_DSP_0", 1, 3,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_1_DSP_1_RESET_ISP_DATA_WR, "HSD_SW_LH_1_DSP_1_RESET_ISP_DATA_WR", 1, 4,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_DSP_2_RESET_ISP_MOD, "HSD_SW_LH_1_DSP_2_RESET_ISP_MOD", 1, 5,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_DSP_3_RESET_ISP_CLK, "HSD_SW_LH_1_DSP_3_RESET_ISP_CLK", 1, 6,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_ISP, "HSD_SW_LH_1_ISP", 1, 7,
     HSD_STRM_LH_1_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_disable_enable, 0, 0 },
  { HSD_SW_LH_2_RESET, "HSD_SW_LH_2_RESET", 1, 0,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_2_ENABLE, "HSD_SW_LH_2_ENABLE", 1, 1,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_enable, 0, 0 },
  { HSD_SW_LH_2_XILINX, "HSD_SW_LH_2_XILINX", 1, 2,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_2_DSP_0, "HSD_SW_LH_2_DSP_0", 1, 3,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_r, 0, 0 },
  { HSD_SW_LH_2_DSP_1_RESET_ISP_DATA_WR, "HSD_SW_LH_2_DSP_1_RESET_ISP_DATA_WR", 1, 4,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_DSP_2_RESET_ISP_MOD, "HSD_SW_LH_2_DSP_2_RESET_ISP_MOD", 1, 5,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_DSP_3_RESET_ISP_CLK, "HSD_SW_LH_2_DSP_3_RESET_ISP_CLK", 1, 6,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_ISP, "HSD_SW_LH_2_ISP", 1, 7,
     HSD_STRM_LH_2_CTRL_WR, DISCRETE, 2,
     &hsd_sta_lh_disable_enable, 0, 0 },
  { HSD_SW_LH_1_DONE, "HSD_SW_LH_1_DONE", 1, 0,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_INT_AT_DP_RAM, "HSD_SW_LH_1_INT_AT_DP_RAM", 1, 1,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_IRQ_3_INIT, "HSD_SW_LH_1_IRQ_3_INIT", 1, 2,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_OPT_SHARED_MEM, "HSD_SW_LH_1_OPT_SHARED_MEM", 1, 3,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_1_OPT_LOG_MEM_0, "HSD_SW_LH_1_OPT_LOG_MEM_0", 1, 4,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_1_OPT_LOG_MEM_1, "HSD_SW_LH_1_OPT_LOG_MEM_1", 1, 5,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_1_MOD_MODULE_0, "HSD_SW_LH_1_MOD_MODULE_0", 1, 6,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_1_MOD_MODULE_1, "HSD_SW_LH_1_MOD_MODULE_1", 1, 7,
     HSD_STRM_LH_1_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_2_DONE, "HSD_SW_LH_2_DONE", 1, 0,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_INT_AT_DP_RAM, "HSD_SW_LH_2_INT_AT_DP_RAM", 1, 1,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_IRQ_3_INIT, "HSD_SW_LH_2_IRQ_3_INIT", 1, 2,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_OPT_SHARED_MEM, "HSD_SW_LH_2_OPT_SHARED_MEM", 1, 3,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_LH_2_OPT_LOG_MEM_0, "HSD_SW_LH_2_OPT_LOG_MEM_0", 1, 4,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_2_OPT_LOG_MEM_1, "HSD_SW_LH_2_OPT_LOG_MEM_1", 1, 5,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_2_MOD_MODULE_0, "HSD_SW_LH_2_MOD_MODULE_0", 1, 6,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_LH_2_MOD_MODULE_1, "HSD_SW_LH_2_MOD_MODULE_1", 1, 7,
     HSD_STRM_LH_2_CTRL_RD, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_DIG_RX1_HOST_FIFO_EMPTY, "HSD_SW_DIG_RX1_HOST_FIFO_EMPTY", 1, 0,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_empty, 0, 0 },
  { HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_EMPTY, "HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_EMPTY", 1, 1,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_almost_empty, 0, 0 },
  { HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_FULL, "HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_FULL", 1, 2,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_almost_full, 0, 0 },
  { HSD_SW_DIG_RX1_HOST_FIFO_FULL, "HSD_SW_DIG_RX1_HOST_FIFO_FULL", 1, 3,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_full, 0, 0 },
  { HSD_SW_DIG_RX2_HOST_FIFO_EMPTY, "HSD_SW_DIG_RX2_HOST_FIFO_EMPTY", 1, 4,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_empty, 0, 0 },
  { HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_EMPTY, "HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_EMPTY", 1, 5,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_almost_empty, 0, 0 },
  { HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_FULL, "HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_FULL", 1, 6,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_almost_full, 0, 0 },
  { HSD_SW_DIG_RX2_HOST_FIFO_FULL, "HSD_SW_DIG_RX2_HOST_FIFO_FULL", 1, 7,
     HSD_STRM_DIG_HOST_FIFO_STATE, DISCRETE, 2,
     &hsd_sta_dig_rx_host_fifo_full, 0, 0 },
  { HSD_SW_DIG_RX1_SAMPLETRIG_SEL, "HSD_SW_DIG_RX1_SAMPLETRIG_SEL", 3, 0,
     HSD_STRM_DIG_RX_SAMPLETRIG, DISCRETE, 8,
     &hsd_sta_dig_rx_sampletrig_sel, 0, 0 },
  { HSD_SW_DIG_RX1_SAMPLETRIG_INV, "HSD_SW_DIG_RX1_SAMPLETRIG_INV", 1, 3,
     HSD_STRM_DIG_RX_SAMPLETRIG, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RX2_SAMPLETRIG_SEL, "HSD_SW_DIG_RX2_SAMPLETRIG_SEL", 3, 4,
     HSD_STRM_DIG_RX_SAMPLETRIG, DISCRETE, 8,
     &hsd_sta_dig_rx_sampletrig_sel, 0, 0 },
  { HSD_SW_DIG_RX2_SAMPLETRIG_INV, "HSD_SW_DIG_RX2_SAMPLETRIG_INV", 1, 7,
     HSD_STRM_DIG_RX_SAMPLETRIG, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_DSP_TX_1_SER, "HSD_SW_DIG_DSP_TX_1_SER", 1, 0,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 2,
     &hsd_sta_dig_ser_disable_enable, 0, 0 },
  { HSD_SW_DIG_DSP_RX_1_SER, "HSD_SW_DIG_DSP_RX_1_SER", 1, 1,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 2,
     &hsd_sta_dig_ser_disable_enable, 0, 0 },
  { HSD_SW_DIG_DSP_TX_2_SER, "HSD_SW_DIG_DSP_TX_2_SER", 1, 2,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 2,
     &hsd_sta_dig_ser_disable_enable, 0, 0 },
  { HSD_SW_DIG_DSP_RX_2_SER, "HSD_SW_DIG_DSP_RX_2_SER", 1, 3,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 2,
     &hsd_sta_dig_ser_disable_enable, 0, 0 },
  { HSD_SW_DIG_DSP_RX_SER_ROUTE, "HSD_SW_DIG_DSP_RX_SER_ROUTE", 2, 4,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sw_dig_dsp_rx_ser_route, 0, 0 },
  { HSD_SW_DIG_DSP_TX_SER_ROUTE, "HSD_SW_DIG_DSP_TX_SER_ROUTE", 2, 6,
     HSD_STRM_DIG_DSP_SERIAL_ROUTE, DISCRETE, 4,
     &hsd_sw_dig_dsp_tx_ser_route, 0, 0 },
  { HSD_SW_DIG_LH1_SER_PRI_TX, "HSD_SW_DIG_LH1_SER_PRI_TX", 2, 0,
     HSD_STRM_DIG_LH1_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh1_sel, 0, 0 },
  { HSD_SW_DIG_LH1_SER_PRI_RX, "HSD_SW_DIG_LH1_SER_PRI_RX", 2, 2,
     HSD_STRM_DIG_LH1_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh1_sel, 0, 0 },
  { HSD_SW_DIG_LH1_SER_SEC_TX, "HSD_SW_DIG_LH1_SER_SEC_TX", 2, 4,
     HSD_STRM_DIG_LH1_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh1_sel, 0, 0 },
  { HSD_SW_DIG_LH1_SER_SEC_RX, "HSD_SW_DIG_LH1_SER_SEC_RX", 2, 6,
     HSD_STRM_DIG_LH1_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh1_sel, 0, 0 },
  { HSD_SW_DIG_LH2_SER_PRI_TX, "HSD_SW_DIG_LH2_SER_PRI_TX", 2, 0,
     HSD_STRM_DIG_LH2_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh2_sel, 0, 0 },
  { HSD_SW_DIG_LH2_SER_PRI_RX, "HSD_SW_DIG_LH2_SER_PRI_RX", 2, 2,
     HSD_STRM_DIG_LH2_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh2_sel, 0, 0 },
  { HSD_SW_DIG_LH2_SER_SEC_TX, "HSD_SW_DIG_LH2_SER_SEC_TX", 2, 4,
     HSD_STRM_DIG_LH2_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh2_sel, 0, 0 },
  { HSD_SW_DIG_LH2_SER_SEC_RX, "HSD_SW_DIG_LH2_SER_SEC_RX", 2, 6,
     HSD_STRM_DIG_LH2_SERIAL_ROUTE, DISCRETE, 3,
     &hsd_sta_dig_ser_lh2_sel, 0, 0 },
  { HSD_SW_AB_RESET, "HSD_SW_AB_RESET", 1, 0,
     HSD_STRM_AB_CTRL_WR, DISCRETE, 2,
     &hsd_sw_ab_reset, 0, 0 },
  { HSD_SW_AB_CBT_MUX_SPDIF_TX, "HSD_SW_AB_CBT_MUX_SPDIF_TX", 2, 1,
     HSD_STRM_AB_CTRL_WR, DISCRETE, 4,
     &hsd_sta_cbt_audio, 0, 0 },
  { HSD_SW_AB_CBT_MUX_DSP_ESSI1, "HSD_SW_AB_CBT_MUX_DSP_ESSI1", 2, 3,
     HSD_STRM_AB_CTRL_WR, DISCRETE, 4,
     &hsd_sta_cbt_audio, 0, 0 },
  { HSD_SW_AB_CBT_MUX_FPGA, "HSD_SW_AB_CBT_MUX_FPGA", 2, 5,
     HSD_STRM_AB_CTRL_WR, DISCRETE, 4,
     &hsd_sta_cbt_audio, 0, 0 },
  { HSD_SW_DIG_FIXED_CLOCK_PRESENT, "HSD_SW_DIG_FIXED_CLOCK_PRESENT", 1, 0,
     HSD_STRM_GENERAL_STATUS, DISCRETE, 2,
     &hsd_sta_not_present_present_2, 0, 0 },
  { HSD_SW_DIG_NET_CLK_1_PRESENT, "HSD_SW_DIG_NET_CLK_1_PRESENT", 1, 1,
     HSD_STRM_GENERAL_STATUS, DISCRETE, 2,
     &hsd_sta_not_present_present_2, 0, 0 },
  { HSD_SW_DIG_NET_CLK_2_PRESENT, "HSD_SW_DIG_NET_CLK_2_PRESENT", 1, 2,
     HSD_STRM_GENERAL_STATUS, DISCRETE, 2,
     &hsd_sta_not_present_present_2, 0, 0 },
  { HSD_SW_DIG_DDC1_IQ_DEC, "HSD_SW_DIG_DDC1_IQ_DEC", 4, 0,
     HSD_STRM_DIG_DEMOD_SW_REG1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 15 },
  { HSD_SW_DIG_DDC2_IQ_DEC, "HSD_SW_DIG_DDC2_IQ_DEC", 4, 4,
     HSD_STRM_DIG_DEMOD_SW_REG1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 15 },
  { HSD_SW_AUDIO_I2C_SCL, "HSD_SW_AUDIO_I2C_SCL", 1, 0,
     HSD_STRM_AUDIO_I2C_WRITE_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_AUDIO_I2C_SDA, "HSD_SW_AUDIO_I2C_SDA", 1, 1,
     HSD_STRM_AUDIO_I2C_WRITE_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_AUDIO_I2C_BUSY_WRITE, "HSD_SW_AUDIO_I2C_BUSY_WRITE", 1, 2,
     HSD_STRM_AUDIO_I2C_WRITE_BUS, DISCRETE, 2,
     &hsd_sta_audio_i2c, 0, 0 },
  { HSD_SW_AUDIO_I2C_SIN, "HSD_SW_AUDIO_I2C_SIN", 1, 1,
     HSD_STRM_AUDIO_I2C_READ_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_AUDIO_I2C_BUSY_READ, "HSD_SW_AUDIO_I2C_BUSY_READ", 1, 2,
     HSD_STRM_AUDIO_I2C_READ_BUS, DISCRETE, 2,
     &hsd_sta_audio_i2c, 0, 0 },
  { HSD_SW_CRTC_LH_1_DIAG_SEL, "HSD_SW_CRTC_LH_1_DIAG_SEL", 5, 0,
     HSD_STRM_CRTC_LH_1_DIAG, DISCRETE, 12,
     &hsd_sw_crtc_lh_1_diag_sel, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_SRC, "HSD_SW_CRTC_LH_1_I2C_SRC", 2, 6,
     HSD_STRM_CRTC_LH_1_DIAG, DISCRETE, 4,
     &hsd_sta_crtc_lh_i2c_src, 0, 0 },
  { HSD_SW_CRTC_LH_2_DIAG_SEL, "HSD_SW_CRTC_LH_2_DIAG_SEL", 5, 0,
     HSD_STRM_CRTC_LH_2_DIAG, DISCRETE, 12,
     &hsd_sw_crtc_lh_2_diag_sel, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_SRC, "HSD_SW_CRTC_LH_2_I2C_SRC", 2, 6,
     HSD_STRM_CRTC_LH_2_DIAG, DISCRETE, 4,
     &hsd_sta_crtc_lh_i2c_src, 0, 0 },
  { HSD_SW_MAC_DIAG_SEL, "HSD_SW_MAC_DIAG_SEL", 3, 4,
     HSD_STRM_MAC_DIAG, DISCRETE, 8,
     &hsd_sta_mac_diag, 0, 0 },
  { HSD_SW_MAC_DIAG, "HSD_SW_MAC_DIAG", 1, 7,
     HSD_STRM_MAC_DIAG, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_MAC_MAC_MAIN_OPT_POLL_0, "HSD_SW_MAC_MAC_MAIN_OPT_POLL_0", 1, 0,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_MAIN_OPT_POLL_1, "HSD_SW_MAC_MAC_MAIN_OPT_POLL_1", 1, 1,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_MAIN_OPT_POLL_2, "HSD_SW_MAC_MAC_MAIN_OPT_POLL_2", 1, 2,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_MAIN_OPT_POLL_3, "HSD_SW_MAC_MAC_MAIN_OPT_POLL_3", 1, 3,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_AUX_OPT_POLL_0, "HSD_SW_MAC_MAC_AUX_OPT_POLL_0", 1, 4,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_AUX_OPT_POLL_1, "HSD_SW_MAC_MAC_AUX_OPT_POLL_1", 1, 5,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_AUX_OPT_POLL_2, "HSD_SW_MAC_MAC_AUX_OPT_POLL_2", 1, 6,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MAC_AUX_OPT_POLL_3, "HSD_SW_MAC_MAC_AUX_OPT_POLL_3", 1, 7,
     HSD_STRM_MAC_MAC_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_MAIN_OPT_POLL_0, "HSD_SW_MAC_MDSP_MAIN_OPT_POLL_0", 1, 0,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_MAIN_OPT_POLL_1, "HSD_SW_MAC_MDSP_MAIN_OPT_POLL_1", 1, 1,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_MAIN_OPT_POLL_2, "HSD_SW_MAC_MDSP_MAIN_OPT_POLL_2", 1, 2,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_MAIN_OPT_POLL_3, "HSD_SW_MAC_MDSP_MAIN_OPT_POLL_3", 1, 3,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_AUX_OPT_POLL_0, "HSD_SW_MAC_MDSP_AUX_OPT_POLL_0", 1, 4,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_AUX_OPT_POLL_1, "HSD_SW_MAC_MDSP_AUX_OPT_POLL_1", 1, 5,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_AUX_OPT_POLL_2, "HSD_SW_MAC_MDSP_AUX_OPT_POLL_2", 1, 6,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_MAC_MDSP_AUX_OPT_POLL_3, "HSD_SW_MAC_MDSP_AUX_OPT_POLL_3", 1, 7,
     HSD_STRM_MAC_MDSP_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_3, 0, 0 },
  { HSD_SW_IQIF_RX1_MOD_FILT_SEL, "HSD_SW_IQIF_RX1_MOD_FILT_SEL", 2, 0,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 3,
     &hsd_sta_iqif_rx_mod_filt_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_MOD_FILT_SEL, "HSD_SW_IQIF_TX1_MOD_FILT_SEL", 2, 2,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 3,
     &hsd_sta_iqif_tx_mod_filt_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_SW1, "HSD_SW_IQIF_RX1_SW1", 1, 4,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 2,
     &hsd_sta_iqif_rx_if_in, 0, 0 },
  { HSD_SW_IQIF_RX1_SW2, "HSD_SW_IQIF_RX1_SW2", 1, 5,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 2,
     &hsd_sta_iqif_rx_demod_in, 0, 0 },
  { HSD_SW_IQIF_TX1_SW1, "HSD_SW_IQIF_TX1_SW1", 1, 6,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 2,
     &hsd_sta_iqif_tx_if_in, 0, 0 },
  { HSD_SW_IQIF_TX1_SW2, "HSD_SW_IQIF_TX1_SW2", 1, 7,
     HSD_STRM_IQIF_RX1TX1_1, DISCRETE, 2,
     &hsd_sta_iqif_tx_mod_in, 0, 0 },
  { HSD_SW_IQIF_RX2_MOD_FILT_SEL, "HSD_SW_IQIF_RX2_MOD_FILT_SEL", 2, 0,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 3,
     &hsd_sta_iqif_rx_mod_filt_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_MOD_FILT_SEL, "HSD_SW_IQIF_TX2_MOD_FILT_SEL", 2, 2,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 3,
     &hsd_sta_iqif_tx_mod_filt_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_SW1, "HSD_SW_IQIF_RX2_SW1", 1, 4,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 2,
     &hsd_sta_iqif_rx_if_in, 0, 0 },
  { HSD_SW_IQIF_RX2_SW2, "HSD_SW_IQIF_RX2_SW2", 1, 5,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 2,
     &hsd_sta_iqif_rx_demod_in, 0, 0 },
  { HSD_SW_IQIF_TX2_SW1, "HSD_SW_IQIF_TX2_SW1", 1, 6,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 2,
     &hsd_sta_iqif_tx_if_in, 0, 0 },
  { HSD_SW_IQIF_TX2_SW2, "HSD_SW_IQIF_TX2_SW2", 1, 7,
     HSD_STRM_IQIF_RX2TX2_1, DISCRETE, 2,
     &hsd_sta_iqif_tx_mod_in, 0, 0 },
  { HSD_SW_IQIF_DIAG_SEL, "HSD_SW_IQIF_DIAG_SEL", 6, 0,
     HSD_STRM_IQIF_DIAG, DISCRETE, 60,
     &hsd_sw_iqif_diag_sel, 0, 0 },
  { HSD_SW_IQIF_DIAG, "HSD_SW_IQIF_DIAG", 1, 6,
     HSD_STRM_IQIF_DIAG, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_FILT_SEL, "HSD_SW_IQIF_RX1_FILT_SEL", 2, 0,
     HSD_STRM_IQIF_RX1TX1_2, DISCRETE, 4,
     &hsd_sta_iqif_filt_sel_bp, 0, 0 },
  { HSD_SW_IQIF_TX1_FILT_SEL, "HSD_SW_IQIF_TX1_FILT_SEL", 2, 2,
     HSD_STRM_IQIF_RX1TX1_2, DISCRETE, 4,
     &hsd_sta_iqif_filt_sel_bp, 0, 0 },
  { HSD_SW_IQIF_RX1_LO_ENABLE, "HSD_SW_IQIF_RX1_LO_ENABLE", 1, 4,
     HSD_STRM_IQIF_RX1TX1_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_TX1_LO_ENABLE, "HSD_SW_IQIF_TX1_LO_ENABLE", 1, 5,
     HSD_STRM_IQIF_RX1TX1_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_TX1_SW3, "HSD_SW_IQIF_TX1_SW3", 1, 6,
     HSD_STRM_IQIF_RX1TX1_2, DISCRETE, 2,
     &hsd_sta_iqif_tx_if_in, 0, 0 },
  { HSD_SW_IQIF_RX2_FILT_SEL, "HSD_SW_IQIF_RX2_FILT_SEL", 2, 0,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 4,
     &hsd_sta_iqif_filt_sel_bp, 0, 0 },
  { HSD_SW_IQIF_TX2_FILT_SEL, "HSD_SW_IQIF_TX2_FILT_SEL", 2, 2,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 4,
     &hsd_sta_iqif_filt_sel_bp, 0, 0 },
  { HSD_SW_IQIF_RX2_LO_ENABLE, "HSD_SW_IQIF_RX2_LO_ENABLE", 1, 4,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_TX2_LO_ENABLE, "HSD_SW_IQIF_TX2_LO_ENABLE", 1, 5,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_TX2_SW3, "HSD_SW_IQIF_TX2_SW3", 1, 6,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 2,
     &hsd_sta_iqif_tx_if_in, 0, 0 },
  { HSD_SW_IQIF_TX2_FM_ENABLE, "HSD_SW_IQIF_TX2_FM_ENABLE", 1, 7,
     HSD_STRM_IQIF_RX2TX2_2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_RX1_DIV, "HSD_SW_IQIF_RX1_DIV", 4, 0,
     HSD_STRM_IQIF_RX1TX1_3, CONTINUOUS, 0,
     &hsd_switch_state_max, 1, 15 },
  { HSD_SW_IQIF_TX1_DIV, "HSD_SW_IQIF_TX1_DIV", 4, 4,
     HSD_STRM_IQIF_RX1TX1_3, CONTINUOUS, 0,
     &hsd_switch_state_max, 1, 15 },
  { HSD_SW_IQIF_RX2_DIV, "HSD_SW_IQIF_RX2_DIV", 4, 0,
     HSD_STRM_IQIF_RX2TX2_3, CONTINUOUS, 0,
     &hsd_switch_state_max, 1, 15 },
  { HSD_SW_IQIF_TX2_DIV, "HSD_SW_IQIF_TX2_DIV", 4, 4,
     HSD_STRM_IQIF_RX2TX2_3, CONTINUOUS, 0,
     &hsd_switch_state_max, 1, 15 },
  { HSD_SW_IQIF_10_M_DIV, "HSD_SW_IQIF_10_M_DIV", 4, 0,
     HSD_STRM_IQIF_MISC, CONTINUOUS, 0,
     &hsd_switch_state_max, 1, 15 },
  { HSD_SW_IQIF_10_M_LO_ENABLE, "HSD_SW_IQIF_10_M_LO_ENABLE", 1, 4,
     HSD_STRM_IQIF_MISC, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_TX1_FM_ENABLE, "HSD_SW_IQIF_TX1_FM_ENABLE", 1, 5,
     HSD_STRM_IQIF_MISC, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_5_V_SUPPLY_1, "HSD_SW_IQIF_5_V_SUPPLY_1", 1, 6,
     HSD_STRM_IQIF_MISC, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_5_V_SUPPLY_2, "HSD_SW_IQIF_5_V_SUPPLY_2", 1, 7,
     HSD_STRM_IQIF_MISC, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_LINK, "HSD_SW_IQIF_RX1_LINK", 1, 0,
     HSD_STRM_IQIF_SWITCH, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_IQIF_RX2_LINK, "HSD_SW_IQIF_RX2_LINK", 1, 1,
     HSD_STRM_IQIF_SWITCH, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_IQIF_TX_6_DB_SUM, "HSD_SW_IQIF_TX_6_DB_SUM", 1, 2,
     HSD_STRM_IQIF_SWITCH, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_IQIF_RX_SPLIT, "HSD_SW_IQIF_RX_SPLIT", 1, 3,
     HSD_STRM_IQIF_SWITCH, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_FE_TRIG_0_SEL, "HSD_SW_FE_TRIG_0_SEL", 2, 0,
     HSD_STRM_FE_D_43, DISCRETE, 3,
     &hsd_sta_fe_trig_0_sel, 0, 0 },
  { HSD_SW_FE_TRIG_1_SEL, "HSD_SW_FE_TRIG_1_SEL", 1, 2,
     HSD_STRM_FE_D_43, DISCRETE, 2,
     &hsd_sta_fe_trig_1_sel, 0, 0 },
  { HSD_SW_FE_TESTOSCILLATOR, "HSD_SW_FE_TESTOSCILLATOR", 1, 3,
     HSD_STRM_FE_D_43, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_FE_THRESHOLD_DIAG_MUX, "HSD_SW_FE_THRESHOLD_DIAG_MUX", 1, 4,
     HSD_STRM_FE_D_43, DISCRETE, 2,
     &hsd_sta_fe_threshold_diag_mux_int, 0, 0 },
  { HSD_SW_IQIF_PMB_EN_1, "HSD_SW_IQIF_PMB_EN_1", 1, 0,
     HSD_STRM_IQIF_PMB_EN, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_IQIF_PMB_EN_2, "HSD_SW_IQIF_PMB_EN_2", 1, 1,
     HSD_STRM_IQIF_PMB_EN, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_IQIF_PMB_EN_3, "HSD_SW_IQIF_PMB_EN_3", 1, 2,
     HSD_STRM_IQIF_PMB_EN, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_IQIF_PMB_EN_4, "HSD_SW_IQIF_PMB_EN_4", 1, 3,
     HSD_STRM_IQIF_PMB_EN, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_IQIF_PMB_EN_5, "HSD_SW_IQIF_PMB_EN_5", 1, 4,
     HSD_STRM_IQIF_PMB_EN, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_IQIF_PMB_CLK, "HSD_SW_IQIF_PMB_CLK", 1, 0,
     HSD_STRM_IQIF_PMB_CLK, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_IQIF_PMB_DAT, "HSD_SW_IQIF_PMB_DAT", 1, 0,
     HSD_STRM_IQIF_PMB_DAT, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_1_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_1_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_0, "HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_1, "HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_2, "HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_3, "HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_1_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_1_VERSION, "HSD_SW_CRTC_LH_1_VERSION", 2, 0,
     HSD_STRM_CRTC_LH_1_IDENT1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_CRTC_LH_1_IDENT1, "HSD_SW_CRTC_LH_1_IDENT1", 6, 2,
     HSD_STRM_CRTC_LH_1_IDENT1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 63 },
  { HSD_SW_CRTC_LH_1_IDENT2, "HSD_SW_CRTC_LH_1_IDENT2", 8, 0,
     HSD_STRM_CRTC_LH_1_IDENT2, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_2_OPT_DSP01, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_2_OPT_DSP23, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_0", 1, 0,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_1", 1, 1,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_2", 1, 2,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_3", 1, 3,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_0, "HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_0", 1, 4,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_1, "HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_1", 1, 5,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_2, "HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_2", 1, 6,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_3, "HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_3", 1, 7,
     HSD_STRM_CRTC_LH_2_OPT_DSP45, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_CRTC_LH_2_VERSION, "HSD_SW_CRTC_LH_2_VERSION", 2, 0,
     HSD_STRM_CRTC_LH_2_IDENT1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 3 },
  { HSD_SW_CRTC_LH_2_IDENT1, "HSD_SW_CRTC_LH_2_IDENT1", 6, 2,
     HSD_STRM_CRTC_LH_2_IDENT1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 63 },
  { HSD_SW_CRTC_LH_2_IDENT2, "HSD_SW_CRTC_LH_2_IDENT2", 8, 0,
     HSD_STRM_CRTC_LH_2_IDENT2, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 255 },
  { HSD_SW_CRTC_LH_1_I2C_SCL_RD, "HSD_SW_CRTC_LH_1_I2C_SCL_RD", 1, 0,
     HSD_STRM_CRTC_LH_1_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_SDA_RD, "HSD_SW_CRTC_LH_1_I2C_SDA_RD", 1, 1,
     HSD_STRM_CRTC_LH_1_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_DSP_BUSY_RD, "HSD_SW_CRTC_LH_1_I2C_DSP_BUSY_RD", 1, 2,
     HSD_STRM_CRTC_LH_1_I2C_RD, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_SCL_WR, "HSD_SW_CRTC_LH_1_I2C_SCL_WR", 1, 0,
     HSD_STRM_CRTC_LH_1_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_SDA_WR, "HSD_SW_CRTC_LH_1_I2C_SDA_WR", 1, 1,
     HSD_STRM_CRTC_LH_1_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_1_I2C_PC_BUSY_WR, "HSD_SW_CRTC_LH_1_I2C_PC_BUSY_WR", 1, 2,
     HSD_STRM_CRTC_LH_1_I2C_WR, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_SCL_RD, "HSD_SW_CRTC_LH_2_I2C_SCL_RD", 1, 0,
     HSD_STRM_CRTC_LH_2_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_SDA_RD, "HSD_SW_CRTC_LH_2_I2C_SDA_RD", 1, 1,
     HSD_STRM_CRTC_LH_2_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_DSP_BUSY_RD, "HSD_SW_CRTC_LH_2_I2C_DSP_BUSY_RD", 1, 2,
     HSD_STRM_CRTC_LH_2_I2C_RD, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_SCL_WR, "HSD_SW_CRTC_LH_2_I2C_SCL_WR", 1, 0,
     HSD_STRM_CRTC_LH_2_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_SDA_WR, "HSD_SW_CRTC_LH_2_I2C_SDA_WR", 1, 1,
     HSD_STRM_CRTC_LH_2_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_CRTC_LH_2_I2C_PC_BUSY_WR, "HSD_SW_CRTC_LH_2_I2C_PC_BUSY_WR", 1, 2,
     HSD_STRM_CRTC_LH_2_I2C_WR, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_OFS, "HSD_SW_IQIF_TX1_OUT_I_OFS", 10, 0,
     HSD_STRM_IQIF_TX1_OUT_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_OUT_Q_OFS, "HSD_SW_IQIF_TX1_OUT_Q_OFS", 10, 0,
     HSD_STRM_IQIF_TX1_OUT_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_IN_I_OFS, "HSD_SW_IQIF_TX1_IN_I_OFS", 10, 0,
     HSD_STRM_IQIF_TX1_IN_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_IN_Q_OFS, "HSD_SW_IQIF_TX1_IN_Q_OFS", 10, 0,
     HSD_STRM_IQIF_TX1_IN_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_OUT_I_OFS, "HSD_SW_IQIF_RX1_OUT_I_OFS", 10, 0,
     HSD_STRM_IQIF_RX1_OUT_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_OUT_Q_OFS, "HSD_SW_IQIF_RX1_OUT_Q_OFS", 10, 0,
     HSD_STRM_IQIF_RX1_OUT_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_IN_I_OFS, "HSD_SW_IQIF_RX1_IN_I_OFS", 10, 0,
     HSD_STRM_IQIF_RX1_IN_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_IN_Q_OFS, "HSD_SW_IQIF_RX1_IN_Q_OFS", 10, 0,
     HSD_STRM_IQIF_RX1_IN_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_OUT_I_GAIN, "HSD_SW_IQIF_TX1_OUT_I_GAIN", 10, 0,
     HSD_STRM_IQIF_TX1_OUT_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_OUT_Q_GAIN, "HSD_SW_IQIF_TX1_OUT_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_TX1_OUT_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_IN_I_GAIN, "HSD_SW_IQIF_TX1_IN_I_GAIN", 10, 0,
     HSD_STRM_IQIF_TX1_IN_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_IN_Q_GAIN, "HSD_SW_IQIF_TX1_IN_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_TX1_IN_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_OUT_I_GAIN, "HSD_SW_IQIF_RX1_OUT_I_GAIN", 10, 0,
     HSD_STRM_IQIF_RX1_OUT_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_OUT_Q_GAIN, "HSD_SW_IQIF_RX1_OUT_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_RX1_OUT_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_IN_I_GAIN, "HSD_SW_IQIF_RX1_IN_I_GAIN", 10, 0,
     HSD_STRM_IQIF_RX1_IN_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_IN_Q_GAIN, "HSD_SW_IQIF_RX1_IN_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_RX1_IN_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_OUT_PH, "HSD_SW_IQIF_TX1_OUT_PH", 10, 0,
     HSD_STRM_IQIF_TX1_OUT_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX1_IN_PH, "HSD_SW_IQIF_TX1_IN_PH", 10, 0,
     HSD_STRM_IQIF_TX1_IN_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_OUT_PH, "HSD_SW_IQIF_RX1_OUT_PH", 10, 0,
     HSD_STRM_IQIF_RX1_OUT_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX1_IN_PH, "HSD_SW_IQIF_RX1_IN_PH", 10, 0,
     HSD_STRM_IQIF_RX1_IN_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_OUT_PH, "HSD_SW_IQIF_TX2_OUT_PH", 10, 0,
     HSD_STRM_IQIF_TX2_OUT_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_IN_PH, "HSD_SW_IQIF_TX2_IN_PH", 10, 0,
     HSD_STRM_IQIF_TX2_IN_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_OUT_PH, "HSD_SW_IQIF_RX2_OUT_PH", 10, 0,
     HSD_STRM_IQIF_RX2_OUT_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_IN_PH, "HSD_SW_IQIF_RX2_IN_PH", 10, 0,
     HSD_STRM_IQIF_RX2_IN_PH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_OUT_I_OFS, "HSD_SW_IQIF_TX2_OUT_I_OFS", 10, 0,
     HSD_STRM_IQIF_TX2_OUT_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_OUT_Q_OFS, "HSD_SW_IQIF_TX2_OUT_Q_OFS", 10, 0,
     HSD_STRM_IQIF_TX2_OUT_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_IN_I_OFS, "HSD_SW_IQIF_TX2_IN_I_OFS", 10, 0,
     HSD_STRM_IQIF_TX2_IN_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_IN_Q_OFS, "HSD_SW_IQIF_TX2_IN_Q_OFS", 10, 0,
     HSD_STRM_IQIF_TX2_IN_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_OUT_I_OFS, "HSD_SW_IQIF_RX2_OUT_I_OFS", 10, 0,
     HSD_STRM_IQIF_RX2_OUT_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_OUT_Q_OFS, "HSD_SW_IQIF_RX2_OUT_Q_OFS", 10, 0,
     HSD_STRM_IQIF_RX2_OUT_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_IN_I_OFS, "HSD_SW_IQIF_RX2_IN_I_OFS", 10, 0,
     HSD_STRM_IQIF_RX2_IN_I_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_IN_Q_OFS, "HSD_SW_IQIF_RX2_IN_Q_OFS", 10, 0,
     HSD_STRM_IQIF_RX2_IN_Q_OFS, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_OUT_I_GAIN, "HSD_SW_IQIF_TX2_OUT_I_GAIN", 10, 0,
     HSD_STRM_IQIF_TX2_OUT_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_OUT_Q_GAIN, "HSD_SW_IQIF_TX2_OUT_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_TX2_OUT_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_IN_I_GAIN, "HSD_SW_IQIF_TX2_IN_I_GAIN", 10, 0,
     HSD_STRM_IQIF_TX2_IN_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_TX2_IN_Q_GAIN, "HSD_SW_IQIF_TX2_IN_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_TX2_IN_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_OUT_I_GAIN, "HSD_SW_IQIF_RX2_OUT_I_GAIN", 10, 0,
     HSD_STRM_IQIF_RX2_OUT_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_OUT_Q_GAIN, "HSD_SW_IQIF_RX2_OUT_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_RX2_OUT_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_IN_I_GAIN, "HSD_SW_IQIF_RX2_IN_I_GAIN", 10, 0,
     HSD_STRM_IQIF_RX2_IN_I_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_RX2_IN_Q_GAIN, "HSD_SW_IQIF_RX2_IN_Q_GAIN", 10, 0,
     HSD_STRM_IQIF_RX2_IN_Q_GAIN, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 1023 },
  { HSD_SW_IQIF_CH1_OFS_DAC_SCR_SCLR, "HSD_SW_IQIF_CH1_OFS_DAC_SCR_SCLR", 1, 3,
     HSD_STRM_IQIF_CH1_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_CH1_OFS_DAC_SCR_SSTBY, "HSD_SW_IQIF_CH1_OFS_DAC_SCR_SSTBY", 1, 4,
     HSD_STRM_IQIF_CH1_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_CH1_OFS_DAC_SCR_PD, "HSD_SW_IQIF_CH1_OFS_DAC_SCR_PD", 1, 5,
     HSD_STRM_IQIF_CH1_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_pd_pwr, 0, 0 },
  { HSD_SW_IQIF_CH1_OFS_DAC_SCR_COD, "HSD_SW_IQIF_CH1_OFS_DAC_SCR_COD", 1, 6,
     HSD_STRM_IQIF_CH1_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_cod, 0, 0 },
  { HSD_SW_IQIF_CH1_OFS_DAC_SCR_DATFMT, "HSD_SW_IQIF_CH1_OFS_DAC_SCR_DATFMT", 1, 7,
     HSD_STRM_IQIF_CH1_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_datfmt, 0, 0 },
  { HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SCLR, "HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SCLR", 1, 3,
     HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SSTBY, "HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SSTBY", 1, 4,
     HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_CH1_GAIN_DAC_SCR_PD, "HSD_SW_IQIF_CH1_GAIN_DAC_SCR_PD", 1, 5,
     HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_pd_pwr, 0, 0 },
  { HSD_SW_IQIF_CH1_GAIN_DAC_SCR_COD, "HSD_SW_IQIF_CH1_GAIN_DAC_SCR_COD", 1, 6,
     HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_cod, 0, 0 },
  { HSD_SW_IQIF_CH1_GAIN_DAC_SCR_DATFMT, "HSD_SW_IQIF_CH1_GAIN_DAC_SCR_DATFMT", 1, 7,
     HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_datfmt, 0, 0 },
  { HSD_SW_IQIF_PH_DAC_SCR_SCLR, "HSD_SW_IQIF_PH_DAC_SCR_SCLR", 1, 3,
     HSD_STRM_IQIF_PH_DAC_SCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_PH_DAC_SCR_SSTBY, "HSD_SW_IQIF_PH_DAC_SCR_SSTBY", 1, 4,
     HSD_STRM_IQIF_PH_DAC_SCR, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_PH_DAC_SCR_PD, "HSD_SW_IQIF_PH_DAC_SCR_PD", 1, 5,
     HSD_STRM_IQIF_PH_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_pd_pwr, 0, 0 },
  { HSD_SW_IQIF_PH_DAC_SCR_COD, "HSD_SW_IQIF_PH_DAC_SCR_COD", 1, 6,
     HSD_STRM_IQIF_PH_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_cod, 0, 0 },
  { HSD_SW_IQIF_PH_DAC_SCR_DATFMT, "HSD_SW_IQIF_PH_DAC_SCR_DATFMT", 1, 7,
     HSD_STRM_IQIF_PH_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_datfmt, 0, 0 },
  { HSD_SW_IQIF_CH2_OFS_DAC_SCR_SCLR, "HSD_SW_IQIF_CH2_OFS_DAC_SCR_SCLR", 1, 3,
     HSD_STRM_IQIF_CH2_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_CH2_OFS_DAC_SCR_SSTBY, "HSD_SW_IQIF_CH2_OFS_DAC_SCR_SSTBY", 1, 4,
     HSD_STRM_IQIF_CH2_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_CH2_OFS_DAC_SCR_PD, "HSD_SW_IQIF_CH2_OFS_DAC_SCR_PD", 1, 5,
     HSD_STRM_IQIF_CH2_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_pd_pwr, 0, 0 },
  { HSD_SW_IQIF_CH2_OFS_DAC_SCR_COD, "HSD_SW_IQIF_CH2_OFS_DAC_SCR_COD", 1, 6,
     HSD_STRM_IQIF_CH2_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_cod, 0, 0 },
  { HSD_SW_IQIF_CH2_OFS_DAC_SCR_DATFMT, "HSD_SW_IQIF_CH2_OFS_DAC_SCR_DATFMT", 1, 7,
     HSD_STRM_IQIF_CH2_OFS_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_datfmt, 0, 0 },
  { HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SCLR, "HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SCLR", 1, 3,
     HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SSTBY, "HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SSTBY", 1, 4,
     HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_IQIF_CH2_GAIN_DAC_SCR_PD, "HSD_SW_IQIF_CH2_GAIN_DAC_SCR_PD", 1, 5,
     HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_pd_pwr, 0, 0 },
  { HSD_SW_IQIF_CH2_GAIN_DAC_SCR_COD, "HSD_SW_IQIF_CH2_GAIN_DAC_SCR_COD", 1, 6,
     HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_cod, 0, 0 },
  { HSD_SW_IQIF_CH2_GAIN_DAC_SCR_DATFMT, "HSD_SW_IQIF_CH2_GAIN_DAC_SCR_DATFMT", 1, 7,
     HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_scr_datfmt, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_MX, "HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_CLR, "HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_STBY, "HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_MX, "HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_MX, "HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_CLR, "HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_STBY, "HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_MX, "HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_MX, "HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_MX, "HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_MX, "HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_MX, "HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_MX, "HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_CLR, "HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_CLR", 1, 3,
     HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_STBY, "HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_STBY", 1, 4,
     HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_DAC_SEL, "HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_DAC_SEL", 1, 7,
     HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 2,
     &hsd_sta_iqif_dac_ccr_dac_sel, 0, 0 },
  { HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_MX, "HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_MX", 2, 8,
     HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR, DISCRETE, 3,
     &hsd_sta_iqif_dac_ccr_mx, 0, 0 },
  { HSD_SW_IQIF_OPT_POLL_0, "HSD_SW_IQIF_OPT_POLL_0", 1, 4,
     HSD_STRM_IQIF_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_IQIF_OPT_POLL_1, "HSD_SW_IQIF_OPT_POLL_1", 1, 5,
     HSD_STRM_IQIF_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_IQIF_OPT_POLL_2, "HSD_SW_IQIF_OPT_POLL_2", 1, 6,
     HSD_STRM_IQIF_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_IQIF_OPT_POLL_3, "HSD_SW_IQIF_OPT_POLL_3", 1, 7,
     HSD_STRM_IQIF_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present_4, 0, 0 },
  { HSD_SW_DIG_TBUS_REG_SEL, "HSD_SW_DIG_TBUS_REG_SEL", 5, 0,
     HSD_STRM_DIG_TBUS_REG_SEL, DISCRETE, 19,
     &hsd_sw_dig_tbus_reg_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_1_SRC_SEL, "HSD_SW_DIG_EXTTBUS_1_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_1_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_1_DELAY_SEL, "HSD_SW_DIG_EXTTBUS_1_DELAY_SEL", 2, 5,
     HSD_STRM_DIG_EXTTBUS_1_SEL, DISCRETE, 4,
     &hsd_sta_dig_extbus_delay_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_1_INV, "HSD_SW_DIG_EXTTBUS_1_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_1_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_2_SRC_SEL, "HSD_SW_DIG_EXTTBUS_2_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_2_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_2_DELAY_SEL, "HSD_SW_DIG_EXTTBUS_2_DELAY_SEL", 2, 5,
     HSD_STRM_DIG_EXTTBUS_2_SEL, DISCRETE, 4,
     &hsd_sta_dig_extbus_delay_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_2_INV, "HSD_SW_DIG_EXTTBUS_2_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_2_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_3_SRC_SEL, "HSD_SW_DIG_EXTTBUS_3_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_3_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_3_DELAY_SEL, "HSD_SW_DIG_EXTTBUS_3_DELAY_SEL", 2, 5,
     HSD_STRM_DIG_EXTTBUS_3_SEL, DISCRETE, 4,
     &hsd_sta_dig_extbus_delay_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_3_INV, "HSD_SW_DIG_EXTTBUS_3_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_3_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_4_SRC_SEL, "HSD_SW_DIG_EXTTBUS_4_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_4_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_4_DELAY_SEL, "HSD_SW_DIG_EXTTBUS_4_DELAY_SEL", 2, 5,
     HSD_STRM_DIG_EXTTBUS_4_SEL, DISCRETE, 4,
     &hsd_sta_dig_extbus_delay_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_4_INV, "HSD_SW_DIG_EXTTBUS_4_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_4_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_13_SRC_SEL, "HSD_SW_DIG_EXTTBUS_13_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_13_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_13_ENABLE, "HSD_SW_DIG_EXTTBUS_13_ENABLE", 1, 6,
     HSD_STRM_DIG_EXTTBUS_13_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_13_INV, "HSD_SW_DIG_EXTTBUS_13_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_13_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_14_SRC_SEL, "HSD_SW_DIG_EXTTBUS_14_SRC_SEL", 5, 0,
     HSD_STRM_DIG_EXTTBUS_14_SEL, DISCRETE, 22,
     &hsd_sta_dig_extbus_src_sel, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_14_ENABLE, "HSD_SW_DIG_EXTTBUS_14_ENABLE", 1, 6,
     HSD_STRM_DIG_EXTTBUS_14_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_14_INV, "HSD_SW_DIG_EXTTBUS_14_INV", 1, 7,
     HSD_STRM_DIG_EXTTBUS_14_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RXDSP_1_TBUS_TRIG_SRC_SEL, "HSD_SW_DIG_RXDSP_1_TBUS_TRIG_SRC_SEL", 5, 0,
     HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL, DISCRETE, 19,
     &hsd_sta_dig_rxdsp_rbus_trig_src_sel, 0, 0 },
  { HSD_SW_DIG_RXDSP_1_DELAY_ENABLE, "HSD_SW_DIG_RXDSP_1_DELAY_ENABLE", 1, 7,
     HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_RXDSP_2_TBUS_TRIG_SRC_SEL, "HSD_SW_DIG_RXDSP_2_TBUS_TRIG_SRC_SEL", 5, 0,
     HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL, DISCRETE, 19,
     &hsd_sta_dig_rxdsp_rbus_trig_src_sel, 0, 0 },
  { HSD_SW_DIG_RXDSP_2_DELAY_ENABLE, "HSD_SW_DIG_RXDSP_2_DELAY_ENABLE", 1, 7,
     HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH_1_TRIG_SRC_SEL, "HSD_SW_DIG_LH_1_TRIG_SRC_SEL", 4, 0,
     HSD_STRM_DIG_LH_1_TRIG_SEL, DISCRETE, 10,
     &hsd_sta_dig_lh_trig_src_sel, 0, 0 },
  { HSD_SW_DIG_LH_1_DELAY_ENABLE, "HSD_SW_DIG_LH_1_DELAY_ENABLE", 1, 6,
     HSD_STRM_DIG_LH_1_TRIG_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH_1_TRIG_INV, "HSD_SW_DIG_LH_1_TRIG_INV", 1, 7,
     HSD_STRM_DIG_LH_1_TRIG_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH_2_TRIG_SRC_SEL, "HSD_SW_DIG_LH_2_TRIG_SRC_SEL", 4, 0,
     HSD_STRM_DIG_LH_2_TRIG_SEL, DISCRETE, 10,
     &hsd_sta_dig_lh_trig_src_sel, 0, 0 },
  { HSD_SW_DIG_LH_2_DELAY_ENABLE, "HSD_SW_DIG_LH_2_DELAY_ENABLE", 1, 6,
     HSD_STRM_DIG_LH_2_TRIG_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_LH_2_TRIG_INV, "HSD_SW_DIG_LH_2_TRIG_INV", 1, 7,
     HSD_STRM_DIG_LH_2_TRIG_SEL, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_DELAY_1_SRC, "HSD_SW_DIG_EXTTBUS_DELAY_1_SRC", 2, 0,
     HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC, DISCRETE, 4,
     &hsd_sta_dig_exttbus, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_DELAY_2_SRC, "HSD_SW_DIG_EXTTBUS_DELAY_2_SRC", 2, 4,
     HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC, DISCRETE, 4,
     &hsd_sta_dig_exttbus, 0, 0 },
  { HSD_SW_DIG_EXTTBUS_DELAY_1_LOW, "HSD_SW_DIG_EXTTBUS_DELAY_1_LOW", 16, 0,
     HSD_STRM_DIG_EXTTBUS_DELAY_1_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_EXTTBUS_DELAY_1_HIGH, "HSD_SW_DIG_EXTTBUS_DELAY_1_HIGH", 16, 0,
     HSD_STRM_DIG_EXTTBUS_DELAY_1_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_EXTTBUS_DELAY_2_LOW, "HSD_SW_DIG_EXTTBUS_DELAY_2_LOW", 16, 0,
     HSD_STRM_DIG_EXTTBUS_DELAY_2_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_EXTTBUS_DELAY_2_HIGH, "HSD_SW_DIG_EXTTBUS_DELAY_2_HIGH", 16, 0,
     HSD_STRM_DIG_EXTTBUS_DELAY_2_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_RXDSP_1_DELAY_LOW, "HSD_SW_DIG_RXDSP_1_DELAY_LOW", 16, 0,
     HSD_STRM_DIG_RXDSP_1_DELAY_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_RXDSP_1_DELAY_HIGH, "HSD_SW_DIG_RXDSP_1_DELAY_HIGH", 16, 0,
     HSD_STRM_DIG_RXDSP_1_DELAY_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_RXDSP_2_DELAY_LOW, "HSD_SW_DIG_RXDSP_2_DELAY_LOW", 16, 0,
     HSD_STRM_DIG_RXDSP_2_DELAY_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_RXDSP_2_DELAY_HIGH, "HSD_SW_DIG_RXDSP_2_DELAY_HIGH", 16, 0,
     HSD_STRM_DIG_RXDSP_2_DELAY_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_LH_1_DELAY_LOW, "HSD_SW_DIG_LH_1_DELAY_LOW", 16, 0,
     HSD_STRM_DIG_LH_1_DELAY_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_LH_1_DELAY_HIGH, "HSD_SW_DIG_LH_1_DELAY_HIGH", 16, 0,
     HSD_STRM_DIG_LH_1_DELAY_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_LH_2_DELAY_LOW, "HSD_SW_DIG_LH_2_DELAY_LOW", 16, 0,
     HSD_STRM_DIG_LH_2_DELAY_LOW, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_DIG_LH_2_DELAY_HIGH, "HSD_SW_DIG_LH_2_DELAY_HIGH", 16, 0,
     HSD_STRM_DIG_LH_2_DELAY_HIGH, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 65535 },
  { HSD_SW_CRTC_LH_1_MASTER_CLK_SEL, "HSD_SW_CRTC_LH_1_MASTER_CLK_SEL", 1, 0,
     HSD_STRM_CRTC_LH_1_CLK_SEL, DISCRETE, 2,
     &hsd_sta_crtc_lh, 0, 0 },
  { HSD_SW_CRTC_LH_1_BIT_CLK_SEL, "HSD_SW_CRTC_LH_1_BIT_CLK_SEL", 1, 1,
     HSD_STRM_CRTC_LH_1_CLK_SEL, DISCRETE, 2,
     &hsd_sta_crtc_lh, 0, 0 },
  { HSD_SW_CRTC_LH_1_DSP_TRIG_SEL, "HSD_SW_CRTC_LH_1_DSP_TRIG_SEL", 2, 2,
     HSD_STRM_CRTC_LH_1_CLK_SEL, DISCRETE, 3,
     &hsd_sta_crtc_lh_dsp, 0, 0 },
  { HSD_SW_CRTC_LH_2_MASTER_CLK_SEL, "HSD_SW_CRTC_LH_2_MASTER_CLK_SEL", 1, 0,
     HSD_STRM_CRTC_LH_2_CLK_SEL, DISCRETE, 2,
     &hsd_sta_crtc_lh, 0, 0 },
  { HSD_SW_CRTC_LH_2_BIT_CLK_SEL, "HSD_SW_CRTC_LH_2_BIT_CLK_SEL", 1, 1,
     HSD_STRM_CRTC_LH_2_CLK_SEL, DISCRETE, 2,
     &hsd_sta_crtc_lh, 0, 0 },
  { HSD_SW_CRTC_LH_2_DSP_TRIG_SEL, "HSD_SW_CRTC_LH_2_DSP_TRIG_SEL", 2, 2,
     HSD_STRM_CRTC_LH_2_CLK_SEL, DISCRETE, 3,
     &hsd_sta_crtc_lh_dsp, 0, 0 },
  { HSD_SW_CRTC_LH_1_RS232_TEST, "HSD_SW_CRTC_LH_1_RS232_TEST", 1, 0,
     HSD_STRM_CRTC_LH_1_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_1_MST_ON, "HSD_SW_CRTC_LH_1_MST_ON", 1, 1,
     HSD_STRM_CRTC_LH_1_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_1_TRIG_TEST, "HSD_SW_CRTC_LH_1_TRIG_TEST", 1, 2,
     HSD_STRM_CRTC_LH_1_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_1_SINGLE_TEST, "HSD_SW_CRTC_LH_1_SINGLE_TEST", 1, 3,
     HSD_STRM_CRTC_LH_1_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_1_SPECIAL_TEST, "HSD_SW_CRTC_LH_1_SPECIAL_TEST", 1, 4,
     HSD_STRM_CRTC_LH_1_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_2_RS232_TEST, "HSD_SW_CRTC_LH_2_RS232_TEST", 1, 0,
     HSD_STRM_CRTC_LH_2_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_2_MST_ON, "HSD_SW_CRTC_LH_2_MST_ON", 1, 1,
     HSD_STRM_CRTC_LH_2_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_2_TRIG_TEST, "HSD_SW_CRTC_LH_2_TRIG_TEST", 1, 2,
     HSD_STRM_CRTC_LH_2_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_2_SINGLE_TEST, "HSD_SW_CRTC_LH_2_SINGLE_TEST", 1, 3,
     HSD_STRM_CRTC_LH_2_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CRTC_LH_2_SPECIAL_TEST, "HSD_SW_CRTC_LH_2_SPECIAL_TEST", 1, 4,
     HSD_STRM_CRTC_LH_2_TEST_SEL, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_IQIF_DIAG_SEL_3, "HSD_SW_IQIF_DIAG_SEL_3", 6, 0,
     HSD_STRM_IQIF_DIAG_SEL3, DISCRETE, 28,
     &hsd_sw_iqif_diag_sel_3, 0, 0 },
  { HSD_SW_IQIF_DIAG_3, "HSD_SW_IQIF_DIAG_3", 1, 6,
     HSD_STRM_IQIF_DIAG_SEL3, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_USU1_I2C_SDA, "HSD_SW_USU1_I2C_SDA", 1, 0,
     HSD_STRM_USU1_FPGA_WR_I2C_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_USU1_I2C_SCL, "HSD_SW_USU1_I2C_SCL", 1, 1,
     HSD_STRM_USU1_FPGA_WR_I2C_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_USU1_I2C_SIN, "HSD_SW_USU1_I2C_SIN", 1, 0,
     HSD_STRM_USU1_FPGA_RD_I2C_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_USU1_CODEC_RESET, "HSD_SW_USU1_CODEC_RESET", 1, 0,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_CODEC_MUX_ENABLE, "HSD_SW_USU1_CODEC_MUX_ENABLE", 1, 1,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_SP_DSP_RESET, "HSD_SW_USU1_SP_DSP_RESET", 1, 2,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_CODEC_MUX_BT_SEL, "HSD_SW_USU1_CODEC_MUX_BT_SEL", 1, 3,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_usu_codec_mux, 0, 0 },
  { HSD_SW_USU1_SP_HOST_SEL, "HSD_SW_USU1_SP_HOST_SEL", 1, 4,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_usu_sp_host, 0, 0 },
  { HSD_SW_USU1_I2C_SP_ENABLE, "HSD_SW_USU1_I2C_SP_ENABLE", 1, 5,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU1_BT_MOT_RESET, "HSD_SW_USU1_BT_MOT_RESET", 1, 6,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_BT_CPLD_RESET, "HSD_SW_USU1_BT_CPLD_RESET", 1, 7,
     HSD_STRM_USU1_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_BT_HOST_SEL, "HSD_SW_USU1_BT_HOST_SEL", 1, 0,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_usu_bt_host, 0, 0 },
  { HSD_SW_USU1_MC_ON, "HSD_SW_USU1_MC_ON", 1, 1,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_USU1_CPDSP_RESET, "HSD_SW_USU1_CPDSP_RESET", 1, 2,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_CPDSP_ON, "HSD_SW_USU1_CPDSP_ON", 1, 4,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_USU1_I2C_PPC_ENABLE, "HSD_SW_USU1_I2C_PPC_ENABLE", 1, 5,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU1_PPC_RESET, "HSD_SW_USU1_PPC_RESET", 1, 6,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU1_PPC_CLK_ENABLE, "HSD_SW_USU1_PPC_CLK_ENABLE", 1, 7,
     HSD_STRM_USU1_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU1_DIAG_SEL, "HSD_SW_USU1_DIAG_SEL", 6, 0,
     HSD_STRM_USU1_CTRL_REG1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 39 },
  { HSD_SW_USU1_I2C_SOURCE, "HSD_SW_USU1_I2C_SOURCE", 2, 6,
     HSD_STRM_USU1_CTRL_REG1, DISCRETE, 4,
     &hsd_sta_usu_i2c_source, 0, 0 },
  { HSD_SW_USU2_I2C_SDA, "HSD_SW_USU2_I2C_SDA", 1, 0,
     HSD_STRM_USU2_FPGA_WR_I2C_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_USU2_I2C_SCL, "HSD_SW_USU2_I2C_SCL", 1, 1,
     HSD_STRM_USU2_FPGA_WR_I2C_BUS, DISCRETE, 2,
     &hsd_sta_high_low, 0, 0 },
  { HSD_SW_USU2_I2C_SIN, "HSD_SW_USU2_I2C_SIN", 1, 0,
     HSD_STRM_USU2_FPGA_RD_I2C_BUS, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_USU2_CODEC_RESET, "HSD_SW_USU2_CODEC_RESET", 1, 0,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_CODEC_MUX_ENABLE, "HSD_SW_USU2_CODEC_MUX_ENABLE", 1, 1,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_SP_DSP_RESET, "HSD_SW_USU2_SP_DSP_RESET", 1, 2,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_CODEC_MUX_BT_SEL, "HSD_SW_USU2_CODEC_MUX_BT_SEL", 1, 3,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_usu_codec_mux_1, 0, 0 },
  { HSD_SW_USU2_SP_HOST_SEL, "HSD_SW_USU2_SP_HOST_SEL", 1, 4,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_usu_sp_host_1, 0, 0 },
  { HSD_SW_USU2_I2C_SP_ENABLE, "HSD_SW_USU2_I2C_SP_ENABLE", 1, 5,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU2_BT_MOT_RESET, "HSD_SW_USU2_BT_MOT_RESET", 1, 6,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_BT_CPLD_RESET, "HSD_SW_USU2_BT_CPLD_RESET", 1, 7,
     HSD_STRM_USU2_FPGA_REG1, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_BT_HOST_SEL, "HSD_SW_USU2_BT_HOST_SEL", 1, 0,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_usu_bt_host_1, 0, 0 },
  { HSD_SW_USU2_MC_ON, "HSD_SW_USU2_MC_ON", 1, 1,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_USU2_CPDSP_RESET, "HSD_SW_USU2_CPDSP_RESET", 1, 2,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_CPDSP_ON, "HSD_SW_USU2_CPDSP_ON", 1, 4,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_USU2_I2C_PPC_ENABLE, "HSD_SW_USU2_I2C_PPC_ENABLE", 1, 5,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU2_PPC_RESET, "HSD_SW_USU2_PPC_RESET", 1, 6,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable_1, 0, 0 },
  { HSD_SW_USU2_PPC_CLK_ENABLE, "HSD_SW_USU2_PPC_CLK_ENABLE", 1, 7,
     HSD_STRM_USU2_FPGA_REG2, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_USU2_DIAG_SEL, "HSD_SW_USU2_DIAG_SEL", 6, 0,
     HSD_STRM_USU2_CTRL_REG1, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 39 },
  { HSD_SW_USU2_I2C_SOURCE, "HSD_SW_USU2_I2C_SOURCE", 2, 6,
     HSD_STRM_USU2_CTRL_REG1, DISCRETE, 4,
     &hsd_sta_usu_i2c_source_1, 0, 0 },
  { HSD_SW_MAC_I2C_SCL_RD, "HSD_SW_MAC_I2C_SCL_RD", 1, 0,
     HSD_STRM_MAC_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_I2C_SDA_RD, "HSD_SW_MAC_I2C_SDA_RD", 1, 1,
     HSD_STRM_MAC_I2C_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_DSP_BUSY, "HSD_SW_MAC_DSP_BUSY", 1, 2,
     HSD_STRM_MAC_I2C_RD, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_MAC_I2C_SCL_WR, "HSD_SW_MAC_I2C_SCL_WR", 1, 0,
     HSD_STRM_MAC_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_I2C_SDA_WR, "HSD_SW_MAC_I2C_SDA_WR", 1, 1,
     HSD_STRM_MAC_I2C_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_PC_BUSY, "HSD_SW_MAC_PC_BUSY", 1, 2,
     HSD_STRM_MAC_I2C_WR, DISCRETE, 2,
     &hsd_sta_busy_not_busy, 0, 0 },
  { HSD_SW_MAC_CONTROL_RX_FIFO_RESET, "HSD_SW_MAC_CONTROL_RX_FIFO_RESET", 1, 0,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_RX_FIFO_LOAD, "HSD_SW_MAC_CONTROL_RX_FIFO_LOAD", 1, 1,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_IRQD_FOR_MAC_MAIN_DSP, "HSD_SW_MAC_CONTROL_IRQD_FOR_MAC_MAIN_DSP", 1, 2,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_LED1, "HSD_SW_MAC_CONTROL_LED1", 1, 3,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_LED2, "HSD_SW_MAC_CONTROL_LED2", 1, 4,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_LED3, "HSD_SW_MAC_CONTROL_LED3", 1, 5,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_LED4, "HSD_SW_MAC_CONTROL_LED4", 1, 6,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_CONTROL_LED5, "HSD_SW_MAC_CONTROL_LED5", 1, 7,
     HSD_STRM_MAC_CONTROL_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_MAC_MUX_SSIMUX, "HSD_SW_MAC_MUX_SSIMUX", 1, 0,
     HSD_STRM_MAC_MUX_WR, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_MAC_MUX_I2CMUX, "HSD_SW_MAC_MUX_I2CMUX", 1, 1,
     HSD_STRM_MAC_MUX_WR, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_EVDO_LH_1_MODDSP_RESET, "HSD_SW_EVDO_LH_1_MODDSP_RESET", 1, 0,
     HSD_STRM_EVDO_CTRL_REG_LH_1, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_EVDO_LH_1_ISA_RESET, "HSD_SW_EVDO_LH_1_ISA_RESET", 1, 1,
     HSD_STRM_EVDO_CTRL_REG_LH_1, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_EVDO_LH_1_HOST_SEL, "HSD_SW_EVDO_LH_1_HOST_SEL", 1, 4,
     HSD_STRM_EVDO_CTRL_REG_LH_1, DISCRETE, 2,
     &hsd_sta_evdo_host, 0, 0 },
  { HSD_SW_EVDO_LH_2_MODDSP_RESET, "HSD_SW_EVDO_LH_2_MODDSP_RESET", 1, 0,
     HSD_STRM_EVDO_CTRL_REG_LH_2, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_EVDO_LH_2_ISA_RESET, "HSD_SW_EVDO_LH_2_ISA_RESET", 1, 1,
     HSD_STRM_EVDO_CTRL_REG_LH_2, DISCRETE, 2,
     &hsd_sta_dig_reset_run_1, 0, 0 },
  { HSD_SW_EVDO_LH_2_HOST_SEL, "HSD_SW_EVDO_LH_2_HOST_SEL", 1, 4,
     HSD_STRM_EVDO_CTRL_REG_LH_2, DISCRETE, 2,
     &hsd_sta_evdo_host, 0, 0 },
  { HSD_SW_FPGA_EVDO_LH_1_RESET, "HSD_SW_FPGA_EVDO_LH_1_RESET", 1, 0,
     HSD_STRM_FPGA_EVDO_RESET_REG_LH_1, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_FPGA_EVDO_LH_2_RESET, "HSD_SW_FPGA_EVDO_LH_2_RESET", 1, 0,
     HSD_STRM_FPGA_EVDO_RESET_REG_LH_2, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_DIG_WCDMA_TRIGGER, "HSD_SW_DIG_WCDMA_TRIGGER", 1, 0,
     HSD_STRM_DIG_WCDMA_TRIGGER, DISCRETE, 2,
     &hsd_sta_enable_disable, 0, 0 },
  { HSD_SW_DIG_ESSI_MODE_CH_1, "HSD_SW_DIG_ESSI_MODE_CH_1", 1, 0,
     HSD_STRM_DIG_ESSI_CH_1, DISCRETE, 2,
     &hsd_sta_essi, 0, 0 },
  { HSD_SW_DIG_ESSI_MODE_CH_2, "HSD_SW_DIG_ESSI_MODE_CH_2", 1, 0,
     HSD_STRM_DIG_ESSI_CH_2, DISCRETE, 2,
     &hsd_sta_essi, 0, 0 },
  { HSD_SW_DIG_RXDSP_1_DEBOUNCE_COUNTER, "HSD_SW_DIG_RXDSP_1_DEBOUNCE_COUNTER", 12, 0,
     HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 4095 },
  { HSD_SW_DIG_RXDSP_1_DEBOUNCE_MODE, "HSD_SW_DIG_RXDSP_1_DEBOUNCE_MODE", 2, 14,
     HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER, DISCRETE, 4,
     &hsd_sta_dig_rx_dsp, 0, 0 },
  { HSD_SW_DIG_RXDSP_2_DEBOUNCE_COUNTER, "HSD_SW_DIG_RXDSP_2_DEBOUNCE_COUNTER", 12, 0,
     HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 4095 },
  { HSD_SW_DIG_RXDSP_2_DEBOUNCE_MODE, "HSD_SW_DIG_RXDSP_2_DEBOUNCE_MODE", 2, 14,
     HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER, DISCRETE, 4,
     &hsd_sta_dig_rx_dsp, 0, 0 },
  { HSD_SW_CBT_OPT_POLL_DDC_0, "HSD_SW_CBT_OPT_POLL_DDC_0", 1, 0,
     HSD_STRM_CBT_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_CBT_OPT_POLL_DDC_1, "HSD_SW_CBT_OPT_POLL_DDC_1", 1, 1,
     HSD_STRM_CBT_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_CBT_OPT_POLL_DDC_2, "HSD_SW_CBT_OPT_POLL_DDC_2", 1, 2,
     HSD_STRM_CBT_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_CBT_OPT_POLL_DDC_3, "HSD_SW_CBT_OPT_POLL_DDC_3", 1, 3,
     HSD_STRM_CBT_OPT_POLL, DISCRETE, 2,
     &hsd_sta_not_present_present, 0, 0 },
  { HSD_SW_CBT_OPT_POLL_BT, "HSD_SW_CBT_OPT_POLL_BT", 4, 4,
     HSD_STRM_CBT_OPT_POLL, CONTINUOUS, 0,
     &hsd_switch_state_max, 0, 15 },
  { HSD_SW_CBT_RESET_BT_ADSP, "HSD_SW_CBT_RESET_BT_ADSP", 1, 0,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_BT_MOT, "HSD_SW_CBT_RESET_BT_MOT", 1, 1,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_DDC, "HSD_SW_CBT_RESET_DDC", 1, 2,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_RF_FPGA, "HSD_SW_CBT_RESET_RF_FPGA", 1, 4,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_AUDIO, "HSD_SW_CBT_RESET_AUDIO", 1, 6,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_CODEC, "HSD_SW_CBT_RESET_CODEC", 1, 7,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_RESET_DIAG_ADC, "HSD_SW_CBT_RESET_DIAG_ADC", 1, 8,
     HSD_STRM_CBT_RESET, DISCRETE, 2,
     &hsd_sta_dig_reset_run, 0, 0 },
  { HSD_SW_CBT_SIGNALLING_MODE, "HSD_SW_CBT_SIGNALLING_MODE", 4, 0,
     HSD_STRM_CBT_TIMING, DISCRETE, 4,
     &hsd_sta_cbt_signalling_mode, 0, 0 },
  { HSD_SW_CBT_DIRTY_TX_MODE, "HSD_SW_CBT_DIRTY_TX_MODE", 1, 4,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_cbt_dirty_tx, 0, 0 },
  { HSD_SW_CBT_DIRTY_TX, "HSD_SW_CBT_DIRTY_TX", 1, 5,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CBT_DIRTY_TX_DRIFT, "HSD_SW_CBT_DIRTY_TX_DRIFT", 1, 6,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CBT_TRIGGER_SEL, "HSD_SW_CBT_TRIGGER_SEL", 2, 8,
     HSD_STRM_CBT_TIMING, DISCRETE, 4,
     &hsd_sta_trigger, 0, 0 },
  { HSD_SW_CBT_PACKET_TYPE, "HSD_SW_CBT_PACKET_TYPE", 3, 12,
     HSD_STRM_CBT_TIMING, DISCRETE, 5,
     &hsd_sta_cbt_packet_type, 0, 0 },
  { HSD_SW_CBT_BIT_PATTERN, "HSD_SW_CBT_BIT_PATTERN", 3, 16,
     HSD_STRM_CBT_TIMING, DISCRETE, 7,
     &hsd_sta_cbt_bit_pattern, 0, 0 },
  { HSD_SW_CBT_AUDIO_AB_TO_BTM, "HSD_SW_CBT_AUDIO_AB_TO_BTM", 1, 20,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CBT_AUDIO_LOOPBACK, "HSD_SW_CBT_AUDIO_LOOPBACK", 1, 21,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_CBT_AUDIO_BTM_TO_AB, "HSD_SW_CBT_AUDIO_BTM_TO_AB", 1, 22,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_on_off, 0, 0 },
  { HSD_SW_CBT_AUDIO_SYNC, "HSD_SW_CBT_AUDIO_SYNC", 1, 23,
     HSD_STRM_CBT_TIMING, DISCRETE, 2,
     &hsd_sta_off_on, 0, 0 },
  { HSD_SW_COPRO1_I2C_SDA, "HSD_SW_COPRO1_I2C_SDA", 1, 0,
     HSD_STRM_COPRO1_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_COPRO1_I2C_SCL, "HSD_SW_COPRO1_I2C_SCL", 1, 1,
     HSD_STRM_COPRO1_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_COPRO1_I2C_SEL, "HSD_SW_COPRO1_I2C_SEL", 1, 2,
     HSD_STRM_COPRO1_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_copro_i2c_source, 0, 0 },
  { HSD_SW_COPRO1_I2C_SIN, "HSD_SW_COPRO1_I2C_SIN", 1, 0,
     HSD_STRM_COPRO1_LOCAL_DATA_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_COPRO2_I2C_SDA, "HSD_SW_COPRO2_I2C_SDA", 1, 0,
     HSD_STRM_COPRO2_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_COPRO2_I2C_SCL, "HSD_SW_COPRO2_I2C_SCL", 1, 1,
     HSD_STRM_COPRO2_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
  { HSD_SW_COPRO2_I2C_SEL, "HSD_SW_COPRO2_I2C_SEL", 1, 2,
     HSD_STRM_COPRO2_LOCAL_DATA_WR, DISCRETE, 2,
     &hsd_sta_copro_i2c_source, 0, 0 },
  { HSD_SW_COPRO2_I2C_SIN, "HSD_SW_COPRO2_I2C_SIN", 1, 0,
     HSD_STRM_COPRO2_LOCAL_DATA_RD, DISCRETE, 2,
     &hsd_sta_low_high, 0, 0 },
};


uint32_t stream_data[267];


const std::vector<stream_info> stream_infos = {
  { HSD_STRM_REF_DIAG, "HSD_STRM_REF_DIAG", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[0],
     IO_PORTS, 0x0100 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL, "HSD_STRM_REF_FREQ_INPUT_OUTPUT_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[1],
     IO_PORTS, 0x0101 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_REF_OSZ_CTRL, "HSD_STRM_REF_REF_OSZ_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[2],
     IO_PORTS, 0x0102 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_NET_CLK_1_CTRL, "HSD_STRM_REF_NET_CLK_1_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[3],
     IO_PORTS, 0x0103 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_NET_CLK_1_N_DIV, "HSD_STRM_REF_NET_CLK_1_N_DIV", 2, 1 /* length */, 0x0088 /* default_data */, &stream_data[4],
     IO_PORTS, 0x0104 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_NET_CLK_2_CTRL, "HSD_STRM_REF_NET_CLK_2_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[5],
     IO_PORTS, 0x0105 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_NET_CLK_2_N_DIV, "HSD_STRM_REF_NET_CLK_2_N_DIV", 2, 1 /* length */, 0x0088 /* default_data */, &stream_data[6],
     IO_PORTS, 0x0106 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_NET_CLK_DDS_ADR_SEL, "HSD_STRM_REF_NET_CLK_DDS_ADR_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[7],
     IO_PORTS, 0x0107 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_DDS_DATA_LSB, "HSD_STRM_REF_DDS_DATA_LSB", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[8],
     IO_PORTS, 0x0108 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_DDS_DATA_MSB, "HSD_STRM_REF_DDS_DATA_MSB", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[9],
     IO_PORTS, 0x0109 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_I2C_AND_3_WIRE_BUS, "HSD_STRM_REF_I2C_AND_3_WIRE_BUS", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[10],
     IO_PORTS, 0x010A /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_READ, "HSD_STRM_REF_READ", 1, 1 /* length */, 0x00FF /* default_data */, &stream_data[11],
     IO_PORTS, 0x0100 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_RG_R_COUNT, "HSD_STRM_REF_RG_R_COUNT", 2, 3 /* length */, 0x30000 /* default_data */, &stream_data[12],
     THREE_WIRE, 0x0000 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_RG_N_COUNT_SINGLE, "HSD_STRM_REF_RG_N_COUNT_SINGLE", 2, 2 /* length */, 0x0200 /* default_data */, &stream_data[13],
     THREE_WIRE, 0x0000 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_RG_N_COUNT_DUAL, "HSD_STRM_REF_RG_N_COUNT_DUAL", 2, 3 /* length */, 0x20000 /* default_data */, &stream_data[14],
     THREE_WIRE, 0x0000 /* address */, BYTE /* access width */ },
  { HSD_STRM_REF_RG_STAT, "HSD_STRM_REF_RG_STAT", 2, 2 /* length */, 0x3DFC /* default_data */, &stream_data[15],
     THREE_WIRE, 0x0000 /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_21, "HSD_STRM_FE_D_21", 2, 1 /* length */, 0x0060 /* default_data */, &stream_data[16],
     I2C, 0x0044 /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_25, "HSD_STRM_FE_D_25", 2, 1 /* length */, 0x0079 /* default_data */, &stream_data[17],
     I2C, 0x004A /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_23, "HSD_STRM_FE_D_23", 2, 1 /* length */, 0x0060 /* default_data */, &stream_data[18],
     I2C, 0x0048 /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_22, "HSD_STRM_FE_D_22", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[19],
     I2C, 0x0046 /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_30, "HSD_STRM_FE_D_30", 2, 2 /* length */, 0x0040 /* default_data */, &stream_data[20],
     I2C, 0x009E /* address */, BYTE /* access width */ },
  { HSD_STRM_CO_FE_I2C_BUS_DATA_OUT, "HSD_STRM_CO_FE_I2C_BUS_DATA_OUT", 2, 1 /* length */, 0x0001 /* default_data */, &stream_data[21],
     IO_PORTS, 0x0200 /* address */, BYTE /* access width */ },
  { HSD_STRM_CO_FE_I2C_BUS_CLK_OUT, "HSD_STRM_CO_FE_I2C_BUS_CLK_OUT", 2, 1 /* length */, 0x0002 /* default_data */, &stream_data[22],
     IO_PORTS, 0x0300 /* address */, BYTE /* access width */ },
  { HSD_STRM_CO_FE_I2C_BUS_IN, "HSD_STRM_CO_FE_I2C_BUS_IN", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[23],
     IO_PORTS, 0x0200 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RESET, "HSD_STRM_DIG_RESET", 2, 1 /* length */, 0x00FF /* default_data */, &stream_data[24],
     IO_PORTS, 0x0140 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LOAD_XIL_AT_DSP, "HSD_STRM_DIG_LOAD_XIL_AT_DSP", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[25],
     IO_PORTS, 0x0141 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LOAD_XIL_LINK, "HSD_STRM_DIG_LOAD_XIL_LINK", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[26],
     IO_PORTS, 0x0142 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RX_TX_RESET, "HSD_STRM_DIG_RX_TX_RESET", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[27],
     IO_PORTS, 0x0143 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LED, "HSD_STRM_DIG_LED", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[28],
     IO_PORTS, 0x0144 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_FAN_SPEED, "HSD_STRM_DIG_FAN_SPEED", 2, 1 /* length */, 0x00FF /* default_data */, &stream_data[29],
     IO_PORTS, 0x0155 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_CLK_ROUTE_1, "HSD_STRM_DIG_CLK_ROUTE_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[30],
     IO_PORTS, 0x0145 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_CLK_ROUTE_2, "HSD_STRM_DIG_CLK_ROUTE_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[31],
     IO_PORTS, 0x0146 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_MOD_DEMOD_ROUTE, "HSD_STRM_DIG_MOD_DEMOD_ROUTE", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[32],
     IO_PORTS, 0x0147 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_NET_CLK_1_DIV, "HSD_STRM_DIG_NET_CLK_1_DIV", 2, 1 /* length */, 0x0040 /* default_data */, &stream_data[33],
     IO_PORTS, 0x0148 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_NET_CLK_2_DIV, "HSD_STRM_DIG_NET_CLK_2_DIV", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[34],
     IO_PORTS, 0x0149 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_ADC, "HSD_STRM_DIG_ADC", 2, 1 /* length */, 0x0008 /* default_data */, &stream_data[35],
     IO_PORTS, 0x014A /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_DIAG, "HSD_STRM_DIG_DIAG", 2, 1 /* length */, 0x0007 /* default_data */, &stream_data[36],
     IO_PORTS, 0x014B /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IQ_AUC_1, "HSD_STRM_DIG_IQ_AUC_1", 2, 1 /* length */, 0x0088 /* default_data */, &stream_data[37],
     IO_PORTS, 0x014C /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IQ_AUC_2, "HSD_STRM_DIG_IQ_AUC_2", 2, 1 /* length */, 0x0088 /* default_data */, &stream_data[38],
     IO_PORTS, 0x014D /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IQ_FILT, "HSD_STRM_DIG_IQ_FILT", 2, 1 /* length */, 0x003F /* default_data */, &stream_data[39],
     IO_PORTS, 0x014E /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_SAMPLE, "HSD_STRM_DIG_SAMPLE", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[40],
     IO_PORTS, 0x014F /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_AUC_DATA_WR, "HSD_STRM_DIG_AUC_DATA_WR", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[41],
     IO_PORTS, 0x0150 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_DEMOD_SW, "HSD_STRM_DIG_DEMOD_SW", 2, 2 /* length */, 0x0080 /* default_data */, &stream_data[42],
     IO_PORTS, 0x0152 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_MOD_SW, "HSD_STRM_DIG_MOD_SW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[43],
     IO_PORTS, 0x0152 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_I2C_WR, "HSD_STRM_DIG_I2C_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[44],
     IO_PORTS, 0x0154 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_0_CTRL, "HSD_STRM_DIG_IRQ_10_0_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[45],
     IO_PORTS, 0x0170 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_0_QUIT, "HSD_STRM_DIG_IRQ_10_0_QUIT", 2, 1 /* length */, 0x0080 /* default_data */, &stream_data[46],
     IO_PORTS, 0x0170 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_1_CTRL, "HSD_STRM_DIG_IRQ_10_1_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[47],
     IO_PORTS, 0x0171 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_1_QUIT, "HSD_STRM_DIG_IRQ_10_1_QUIT", 2, 1 /* length */, 0x0080 /* default_data */, &stream_data[48],
     IO_PORTS, 0x0171 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_2_CTRL, "HSD_STRM_DIG_IRQ_10_2_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[49],
     IO_PORTS, 0x0172 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_2_QUIT, "HSD_STRM_DIG_IRQ_10_2_QUIT", 2, 1 /* length */, 0x0080 /* default_data */, &stream_data[50],
     IO_PORTS, 0x0172 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_3_CTRL, "HSD_STRM_DIG_IRQ_10_3_CTRL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[51],
     IO_PORTS, 0x0173 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_3_QUIT, "HSD_STRM_DIG_IRQ_10_3_QUIT", 2, 1 /* length */, 0x0080 /* default_data */, &stream_data[52],
     IO_PORTS, 0x0173 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_SAMPLE_CLK_1_DIV, "HSD_STRM_DIG_SAMPLE_CLK_1_DIV", 2, 2 /* length */, 0x0200 /* default_data */, &stream_data[53],
     IO_PORTS, 0x0182 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_SLOT_CLK_1_DIV, "HSD_STRM_DIG_SLOT_CLK_1_DIV", 2, 2 /* length */, 0x0300 /* default_data */, &stream_data[54],
     IO_PORTS, 0x0184 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_SAMPLE_CLK_2_DIV, "HSD_STRM_DIG_SAMPLE_CLK_2_DIV", 2, 2 /* length */, 0x0200 /* default_data */, &stream_data[55],
     IO_PORTS, 0x0186 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_SLOT_CLK_2_DIV, "HSD_STRM_DIG_SLOT_CLK_2_DIV", 2, 2 /* length */, 0x0300 /* default_data */, &stream_data[56],
     IO_PORTS, 0x0188 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_MODE_SEL_1, "HSD_STRM_DIG_MODE_SEL_1", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[57],
     IO_PORTS, 0x0156 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_XREF_OUT_2_DIV, "HSD_STRM_DIG_XREF_OUT_2_DIV", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[58],
     IO_PORTS, 0x0160 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_XPROG_NET_CLK_DIV, "HSD_STRM_DIG_XPROG_NET_CLK_DIV", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[59],
     IO_PORTS, 0x0162 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_MODE_SEL_2, "HSD_STRM_DIG_MODE_SEL_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[60],
     IO_PORTS, 0x0181 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_XIL_READ_PROG, "HSD_STRM_DIG_XIL_READ_PROG", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[61],
     IO_PORTS, 0x0140 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_DIG_OPT_POLL, "HSD_STRM_DIG_DIG_OPT_POLL", 1, 1 /* length */, 0x003E /* default_data */, &stream_data[62],
     IO_PORTS, 0x0141 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RX_1_OPT_POLL, "HSD_STRM_DIG_RX_1_OPT_POLL", 1, 1 /* length */, 0x007F /* default_data */, &stream_data[63],
     IO_PORTS, 0x0142 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RX_2_OPT_POLL, "HSD_STRM_DIG_RX_2_OPT_POLL", 1, 1 /* length */, 0x007F /* default_data */, &stream_data[64],
     IO_PORTS, 0x0143 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_TX_1_OPT_POLL, "HSD_STRM_DIG_TX_1_OPT_POLL", 1, 1 /* length */, 0x007F /* default_data */, &stream_data[65],
     IO_PORTS, 0x0144 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_TX_2_OPT_POLL, "HSD_STRM_DIG_TX_2_OPT_POLL", 1, 1 /* length */, 0x007F /* default_data */, &stream_data[66],
     IO_PORTS, 0x0145 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_VERS_XIL_AT_DSP, "HSD_STRM_DIG_VERS_XIL_AT_DSP", 1, 2 /* length */, 0x0000 /* default_data */, &stream_data[67],
     IO_PORTS, 0x0150 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_IRQ_10_0_STATE, "HSD_STRM_DIG_IRQ_10_0_STATE", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[68],
     IO_PORTS, 0x0170 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_1_STATE, "HSD_STRM_DIG_IRQ_10_1_STATE", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[69],
     IO_PORTS, 0x0171 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_2_STATE, "HSD_STRM_DIG_IRQ_10_2_STATE", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[70],
     IO_PORTS, 0x0172 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_IRQ_10_3_STATE, "HSD_STRM_DIG_IRQ_10_3_STATE", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[71],
     IO_PORTS, 0x0173 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_SERIAL_RD, "HSD_STRM_DIG_SERIAL_RD", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[72],
     IO_PORTS, 0x0154 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_FE_ADC_RD, "HSD_STRM_DIG_FE_ADC_RD", 1, 2 /* length */, 0x0000 /* default_data */, &stream_data[73],
     IO_PORTS, 0x0156 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_DIAG_ADC_RD, "HSD_STRM_DIG_DIAG_ADC_RD", 1, 2 /* length */, 0x0000 /* default_data */, &stream_data[74],
     IO_PORTS, 0x0158 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_VERS_XIL_LINK, "HSD_STRM_DIG_VERS_XIL_LINK", 1, 2 /* length */, 0x0000 /* default_data */, &stream_data[75],
     IO_PORTS, 0x0180 /* address */, WORD /* access width */ },
  { HSD_STRM_LH_1_CTRL_WR, "HSD_STRM_LH_1_CTRL_WR", 2, 1 /* length */, 0x007D /* default_data */, &stream_data[76],
     IO_PORTS, 0x01C0 /* address */, BYTE /* access width */ },
  { HSD_STRM_LH_2_CTRL_WR, "HSD_STRM_LH_2_CTRL_WR", 2, 1 /* length */, 0x007D /* default_data */, &stream_data[77],
     IO_PORTS, 0x01C8 /* address */, BYTE /* access width */ },
  { HSD_STRM_LH_1_CTRL_RD, "HSD_STRM_LH_1_CTRL_RD", 1, 1 /* length */, 0x00F0 /* default_data */, &stream_data[78],
     IO_PORTS, 0x01C0 /* address */, BYTE /* access width */ },
  { HSD_STRM_LH_2_CTRL_RD, "HSD_STRM_LH_2_CTRL_RD", 1, 1 /* length */, 0x00F0 /* default_data */, &stream_data[79],
     IO_PORTS, 0x01C8 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_HOST_FIFO_STATE, "HSD_STRM_DIG_HOST_FIFO_STATE", 1, 1 /* length */, 0x00FF /* default_data */, &stream_data[80],
     IO_PORTS, 0x0155 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RX_SAMPLETRIG, "HSD_STRM_DIG_RX_SAMPLETRIG", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[81],
     IO_PORTS, 0x018A /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_DSP_SERIAL_ROUTE, "HSD_STRM_DIG_DSP_SERIAL_ROUTE", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[82],
     IO_PORTS, 0x018B /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LH1_SERIAL_ROUTE, "HSD_STRM_DIG_LH1_SERIAL_ROUTE", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[83],
     IO_PORTS, 0x018C /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LH2_SERIAL_ROUTE, "HSD_STRM_DIG_LH2_SERIAL_ROUTE", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[84],
     IO_PORTS, 0x018D /* address */, BYTE /* access width */ },
  { HSD_STRM_AB_CTRL_WR, "HSD_STRM_AB_CTRL_WR", 2, 1 /* length */, 0x0001 /* default_data */, &stream_data[85],
     IO_PORTS, 0x0138 /* address */, BYTE /* access width */ },
  { HSD_STRM_GENERAL_STATUS, "HSD_STRM_GENERAL_STATUS", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[86],
     IO_PORTS, 0x0152 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_DEMOD_SW_REG1, "HSD_STRM_DIG_DEMOD_SW_REG1", 2, 2 /* length */, 0x00A0 /* default_data */, &stream_data[87],
     IO_PORTS, 0x0152 /* address */, WORD /* access width */ },
  { HSD_STRM_AUDIO_I2C_WRITE_BUS, "HSD_STRM_AUDIO_I2C_WRITE_BUS", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[88],
     IO_PORTS, 0x0139 /* address */, BYTE /* access width */ },
  { HSD_STRM_AUDIO_I2C_READ_BUS, "HSD_STRM_AUDIO_I2C_READ_BUS", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[89],
     IO_PORTS, 0x013A /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_DIAG, "HSD_STRM_CRTC_LH_1_DIAG", 2, 1 /* length */, 0x0040 /* default_data */, &stream_data[90],
     IO_PORTS, 0x01C1 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_DIAG, "HSD_STRM_CRTC_LH_2_DIAG", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[91],
     IO_PORTS, 0x01C9 /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_DIAG, "HSD_STRM_MAC_DIAG", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[92],
     IO_PORTS, 0x035F /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_MAC_OPT_POLL, "HSD_STRM_MAC_MAC_OPT_POLL", 1, 1 /* length */, 0x00FF /* default_data */, &stream_data[93],
     IO_PORTS, 0x035D /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_MDSP_OPT_POLL, "HSD_STRM_MAC_MDSP_OPT_POLL", 1, 1 /* length */, 0x00FF /* default_data */, &stream_data[94],
     IO_PORTS, 0x035E /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX1TX1_1, "HSD_STRM_IQIF_RX1TX1_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[95],
     IO_PORTS, 0x01E0 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX2TX2_1, "HSD_STRM_IQIF_RX2TX2_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[96],
     IO_PORTS, 0x01E1 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_DIAG, "HSD_STRM_IQIF_DIAG", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[97],
     IO_PORTS, 0x01E2 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX1TX1_2, "HSD_STRM_IQIF_RX1TX1_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[98],
     IO_PORTS, 0x01E3 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX2TX2_2, "HSD_STRM_IQIF_RX2TX2_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[99],
     IO_PORTS, 0x01E4 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX1TX1_3, "HSD_STRM_IQIF_RX1TX1_3", 2, 1 /* length */, 0x0011 /* default_data */, &stream_data[100],
     IO_PORTS, 0x01E5 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_RX2TX2_3, "HSD_STRM_IQIF_RX2TX2_3", 2, 1 /* length */, 0x0011 /* default_data */, &stream_data[101],
     IO_PORTS, 0x01E6 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_MISC, "HSD_STRM_IQIF_MISC", 2, 1 /* length */, 0x0001 /* default_data */, &stream_data[102],
     IO_PORTS, 0x01E7 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_SWITCH, "HSD_STRM_IQIF_SWITCH", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[103],
     IO_PORTS, 0x01E8 /* address */, BYTE /* access width */ },
  { HSD_STRM_FE_D_43, "HSD_STRM_FE_D_43", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[104],
     I2C, 0x0042 /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_PMB_EN, "HSD_STRM_IQIF_PMB_EN", 2, 1 /* length */, 0x001F /* default_data */, &stream_data[105],
     IO_PORTS, 0x01EB /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_PMB_CLK, "HSD_STRM_IQIF_PMB_CLK", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[106],
     IO_PORTS, 0x01EA /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_PMB_DAT, "HSD_STRM_IQIF_PMB_DAT", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[107],
     IO_PORTS, 0x01E9 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_OPT_DSP01, "HSD_STRM_CRTC_LH_1_OPT_DSP01", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[108],
     IO_PORTS, 0x01C1 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_OPT_DSP23, "HSD_STRM_CRTC_LH_1_OPT_DSP23", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[109],
     IO_PORTS, 0x01C2 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_OPT_DSP45, "HSD_STRM_CRTC_LH_1_OPT_DSP45", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[110],
     IO_PORTS, 0x01C3 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_IDENT1, "HSD_STRM_CRTC_LH_1_IDENT1", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[111],
     IO_PORTS, 0x01C6 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_IDENT2, "HSD_STRM_CRTC_LH_1_IDENT2", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[112],
     IO_PORTS, 0x01C7 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_OPT_DSP01, "HSD_STRM_CRTC_LH_2_OPT_DSP01", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[113],
     IO_PORTS, 0x01C9 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_OPT_DSP23, "HSD_STRM_CRTC_LH_2_OPT_DSP23", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[114],
     IO_PORTS, 0x01CA /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_OPT_DSP45, "HSD_STRM_CRTC_LH_2_OPT_DSP45", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[115],
     IO_PORTS, 0x01CB /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_IDENT1, "HSD_STRM_CRTC_LH_2_IDENT1", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[116],
     IO_PORTS, 0x01CE /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_IDENT2, "HSD_STRM_CRTC_LH_2_IDENT2", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[117],
     IO_PORTS, 0x01CF /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_I2C_RD, "HSD_STRM_CRTC_LH_1_I2C_RD", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[118],
     IO_PORTS, 0x05C1 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_I2C_WR, "HSD_STRM_CRTC_LH_1_I2C_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[119],
     IO_PORTS, 0x05C3 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_I2C_RD, "HSD_STRM_CRTC_LH_2_I2C_RD", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[120],
     IO_PORTS, 0x05C9 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_I2C_WR, "HSD_STRM_CRTC_LH_2_I2C_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[121],
     IO_PORTS, 0x05CB /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_I_OFS, "HSD_STRM_IQIF_TX1_OUT_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[122],
     IO_PORTS, 0x15E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_Q_OFS, "HSD_STRM_IQIF_TX1_OUT_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[123],
     IO_PORTS, 0x15E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_I_OFS, "HSD_STRM_IQIF_TX1_IN_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[124],
     IO_PORTS, 0x15E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_Q_OFS, "HSD_STRM_IQIF_TX1_IN_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[125],
     IO_PORTS, 0x15E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_I_OFS, "HSD_STRM_IQIF_RX1_OUT_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[126],
     IO_PORTS, 0x15E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_Q_OFS, "HSD_STRM_IQIF_RX1_OUT_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[127],
     IO_PORTS, 0x15EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_I_OFS, "HSD_STRM_IQIF_RX1_IN_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[128],
     IO_PORTS, 0x15EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_Q_OFS, "HSD_STRM_IQIF_RX1_IN_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[129],
     IO_PORTS, 0x15EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_I_GAIN, "HSD_STRM_IQIF_TX1_OUT_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[130],
     IO_PORTS, 0x25E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_Q_GAIN, "HSD_STRM_IQIF_TX1_OUT_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[131],
     IO_PORTS, 0x25E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_I_GAIN, "HSD_STRM_IQIF_TX1_IN_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[132],
     IO_PORTS, 0x25E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_Q_GAIN, "HSD_STRM_IQIF_TX1_IN_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[133],
     IO_PORTS, 0x25E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_I_GAIN, "HSD_STRM_IQIF_RX1_OUT_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[134],
     IO_PORTS, 0x25E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_Q_GAIN, "HSD_STRM_IQIF_RX1_OUT_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[135],
     IO_PORTS, 0x25EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_I_GAIN, "HSD_STRM_IQIF_RX1_IN_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[136],
     IO_PORTS, 0x25EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_Q_GAIN, "HSD_STRM_IQIF_RX1_IN_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[137],
     IO_PORTS, 0x25EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_PH, "HSD_STRM_IQIF_TX1_OUT_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[138],
     IO_PORTS, 0x35E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_PH, "HSD_STRM_IQIF_TX1_IN_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[139],
     IO_PORTS, 0x35E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_PH, "HSD_STRM_IQIF_RX1_OUT_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[140],
     IO_PORTS, 0x35E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_PH, "HSD_STRM_IQIF_RX1_IN_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[141],
     IO_PORTS, 0x35E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_PH, "HSD_STRM_IQIF_TX2_OUT_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[142],
     IO_PORTS, 0x35E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_PH, "HSD_STRM_IQIF_TX2_IN_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[143],
     IO_PORTS, 0x35EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_PH, "HSD_STRM_IQIF_RX2_OUT_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[144],
     IO_PORTS, 0x35EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_PH, "HSD_STRM_IQIF_RX2_IN_PH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[145],
     IO_PORTS, 0x35EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_I_OFS, "HSD_STRM_IQIF_TX2_OUT_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[146],
     IO_PORTS, 0x45E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_Q_OFS, "HSD_STRM_IQIF_TX2_OUT_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[147],
     IO_PORTS, 0x45E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_I_OFS, "HSD_STRM_IQIF_TX2_IN_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[148],
     IO_PORTS, 0x45E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_Q_OFS, "HSD_STRM_IQIF_TX2_IN_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[149],
     IO_PORTS, 0x45E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_I_OFS, "HSD_STRM_IQIF_RX2_OUT_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[150],
     IO_PORTS, 0x45E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_Q_OFS, "HSD_STRM_IQIF_RX2_OUT_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[151],
     IO_PORTS, 0x45EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_I_OFS, "HSD_STRM_IQIF_RX2_IN_I_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[152],
     IO_PORTS, 0x45EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_Q_OFS, "HSD_STRM_IQIF_RX2_IN_Q_OFS", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[153],
     IO_PORTS, 0x45EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_I_GAIN, "HSD_STRM_IQIF_TX2_OUT_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[154],
     IO_PORTS, 0x55E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_Q_GAIN, "HSD_STRM_IQIF_TX2_OUT_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[155],
     IO_PORTS, 0x55E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_I_GAIN, "HSD_STRM_IQIF_TX2_IN_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[156],
     IO_PORTS, 0x55E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_Q_GAIN, "HSD_STRM_IQIF_TX2_IN_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[157],
     IO_PORTS, 0x55E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_I_GAIN, "HSD_STRM_IQIF_RX2_OUT_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[158],
     IO_PORTS, 0x55E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_Q_GAIN, "HSD_STRM_IQIF_RX2_OUT_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[159],
     IO_PORTS, 0x55EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_I_GAIN, "HSD_STRM_IQIF_RX2_IN_I_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[160],
     IO_PORTS, 0x55EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_Q_GAIN, "HSD_STRM_IQIF_RX2_IN_Q_GAIN", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[161],
     IO_PORTS, 0x55EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_CH1_OFS_DAC_SCR, "HSD_STRM_IQIF_CH1_OFS_DAC_SCR", 2, 2 /* length */, 0x2000 /* default_data */, &stream_data[162],
     IO_PORTS, 0x11E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_CH1_GAIN_DAC_SCR, "HSD_STRM_IQIF_CH1_GAIN_DAC_SCR", 2, 2 /* length */, 0x2000 /* default_data */, &stream_data[163],
     IO_PORTS, 0x21E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_PH_DAC_SCR, "HSD_STRM_IQIF_PH_DAC_SCR", 2, 2 /* length */, 0x2000 /* default_data */, &stream_data[164],
     IO_PORTS, 0x31E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_CH2_OFS_DAC_SCR, "HSD_STRM_IQIF_CH2_OFS_DAC_SCR", 2, 2 /* length */, 0x2000 /* default_data */, &stream_data[165],
     IO_PORTS, 0x41E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_CH2_GAIN_DAC_SCR, "HSD_STRM_IQIF_CH2_GAIN_DAC_SCR", 2, 2 /* length */, 0x2000 /* default_data */, &stream_data[166],
     IO_PORTS, 0x51E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR, "HSD_STRM_IQIF_TX1_OUT_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[167],
     IO_PORTS, 0x11E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_TX1_OUT_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[168],
     IO_PORTS, 0x11E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR, "HSD_STRM_IQIF_TX1_IN_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[169],
     IO_PORTS, 0x11E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_TX1_IN_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[170],
     IO_PORTS, 0x11E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR, "HSD_STRM_IQIF_RX1_OUT_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[171],
     IO_PORTS, 0x11E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_RX1_OUT_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[172],
     IO_PORTS, 0x11EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR, "HSD_STRM_IQIF_RX1_IN_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[173],
     IO_PORTS, 0x11EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_RX1_IN_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[174],
     IO_PORTS, 0x11EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX1_OUT_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[175],
     IO_PORTS, 0x21E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX1_OUT_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[176],
     IO_PORTS, 0x21E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX1_IN_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[177],
     IO_PORTS, 0x21E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX1_IN_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[178],
     IO_PORTS, 0x21E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX1_OUT_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[179],
     IO_PORTS, 0x21E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX1_OUT_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[180],
     IO_PORTS, 0x21EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX1_IN_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[181],
     IO_PORTS, 0x21EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX1_IN_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[182],
     IO_PORTS, 0x21EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR, "HSD_STRM_IQIF_TX1_OUT_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[183],
     IO_PORTS, 0x31E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR, "HSD_STRM_IQIF_TX1_IN_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[184],
     IO_PORTS, 0x31E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR, "HSD_STRM_IQIF_RX1_OUT_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[185],
     IO_PORTS, 0x31E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR, "HSD_STRM_IQIF_RX1_IN_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[186],
     IO_PORTS, 0x31E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR, "HSD_STRM_IQIF_TX2_OUT_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[187],
     IO_PORTS, 0x31E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR, "HSD_STRM_IQIF_TX2_IN_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[188],
     IO_PORTS, 0x31EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR, "HSD_STRM_IQIF_RX2_OUT_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[189],
     IO_PORTS, 0x31EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR, "HSD_STRM_IQIF_RX2_IN_PH_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[190],
     IO_PORTS, 0x31EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR, "HSD_STRM_IQIF_TX2_OUT_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[191],
     IO_PORTS, 0x41E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_TX2_OUT_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[192],
     IO_PORTS, 0x41E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR, "HSD_STRM_IQIF_TX2_IN_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[193],
     IO_PORTS, 0x41E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_TX2_IN_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[194],
     IO_PORTS, 0x41E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR, "HSD_STRM_IQIF_RX2_OUT_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[195],
     IO_PORTS, 0x41E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_RX2_OUT_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[196],
     IO_PORTS, 0x41EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR, "HSD_STRM_IQIF_RX2_IN_I_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[197],
     IO_PORTS, 0x41EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR, "HSD_STRM_IQIF_RX2_IN_Q_OFS_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[198],
     IO_PORTS, 0x41EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX2_OUT_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[199],
     IO_PORTS, 0x51E0 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX2_OUT_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[200],
     IO_PORTS, 0x51E2 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX2_IN_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[201],
     IO_PORTS, 0x51E4 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_TX2_IN_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[202],
     IO_PORTS, 0x51E6 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX2_OUT_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[203],
     IO_PORTS, 0x51E8 /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX2_OUT_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[204],
     IO_PORTS, 0x51EA /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX2_IN_I_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[205],
     IO_PORTS, 0x51EC /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR, "HSD_STRM_IQIF_RX2_IN_Q_GAIN_DAC_CCR", 2, 2 /* length */, 0x1100 /* default_data */, &stream_data[206],
     IO_PORTS, 0x51EE /* address */, WORD /* access width */ },
  { HSD_STRM_IQIF_OPT_POLL, "HSD_STRM_IQIF_OPT_POLL", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[207],
     IO_PORTS, 0x01EF /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_TBUS_REG_SEL, "HSD_STRM_DIG_TBUS_REG_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[208],
     IO_PORTS, 0x0198 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_1_SEL, "HSD_STRM_DIG_EXTTBUS_1_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[209],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_2_SEL, "HSD_STRM_DIG_EXTTBUS_2_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[210],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_3_SEL, "HSD_STRM_DIG_EXTTBUS_3_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[211],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_4_SEL, "HSD_STRM_DIG_EXTTBUS_4_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[212],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_13_SEL, "HSD_STRM_DIG_EXTTBUS_13_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[213],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_14_SEL, "HSD_STRM_DIG_EXTTBUS_14_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[214],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL, "HSD_STRM_DIG_RXDSP_1_TRIG_TBUS_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[215],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL, "HSD_STRM_DIG_RXDSP_2_TRIG_TBUS_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[216],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LH_1_TRIG_SEL, "HSD_STRM_DIG_LH_1_TRIG_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[217],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_LH_2_TRIG_SEL, "HSD_STRM_DIG_LH_2_TRIG_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[218],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC, "HSD_STRM_DIG_EXTTBUS_DLY_CNT_SRC", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[219],
     IO_PORTS, 0x0199 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_DELAY_1_LOW, "HSD_STRM_DIG_EXTTBUS_DELAY_1_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[220],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_DELAY_1_HIGH, "HSD_STRM_DIG_EXTTBUS_DELAY_1_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[221],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_DELAY_2_LOW, "HSD_STRM_DIG_EXTTBUS_DELAY_2_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[222],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_EXTTBUS_DELAY_2_HIGH, "HSD_STRM_DIG_EXTTBUS_DELAY_2_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[223],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_RXDSP_1_DELAY_LOW, "HSD_STRM_DIG_RXDSP_1_DELAY_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[224],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_RXDSP_1_DELAY_HIGH, "HSD_STRM_DIG_RXDSP_1_DELAY_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[225],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_RXDSP_2_DELAY_LOW, "HSD_STRM_DIG_RXDSP_2_DELAY_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[226],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_RXDSP_2_DELAY_HIGH, "HSD_STRM_DIG_RXDSP_2_DELAY_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[227],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_LH_1_DELAY_LOW, "HSD_STRM_DIG_LH_1_DELAY_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[228],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_LH_1_DELAY_HIGH, "HSD_STRM_DIG_LH_1_DELAY_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[229],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_LH_2_DELAY_LOW, "HSD_STRM_DIG_LH_2_DELAY_LOW", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[230],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_LH_2_DELAY_HIGH, "HSD_STRM_DIG_LH_2_DELAY_HIGH", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[231],
     IO_PORTS, 0x019A /* address */, WORD /* access width */ },
  { HSD_STRM_CRTC_LH_1_CLK_SEL, "HSD_STRM_CRTC_LH_1_CLK_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[232],
     IO_PORTS, 0x05C0 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_CLK_SEL, "HSD_STRM_CRTC_LH_2_CLK_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[233],
     IO_PORTS, 0x05C8 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_1_TEST_SEL, "HSD_STRM_CRTC_LH_1_TEST_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[234],
     IO_PORTS, 0x05C6 /* address */, BYTE /* access width */ },
  { HSD_STRM_CRTC_LH_2_TEST_SEL, "HSD_STRM_CRTC_LH_2_TEST_SEL", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[235],
     IO_PORTS, 0x06CE /* address */, BYTE /* access width */ },
  { HSD_STRM_IQIF_DIAG_SEL3, "HSD_STRM_IQIF_DIAG_SEL3", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[236],
     IO_PORTS, 0x01E2 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU1_FPGA_WR_I2C_BUS, "HSD_STRM_USU1_FPGA_WR_I2C_BUS", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[237],
     MMIO, 0xD6804 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU1_FPGA_RD_I2C_BUS, "HSD_STRM_USU1_FPGA_RD_I2C_BUS", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[238],
     MMIO, 0xD6804 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU1_FPGA_REG1, "HSD_STRM_USU1_FPGA_REG1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[239],
     IO_PORTS, 0x05C1 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU1_FPGA_REG2, "HSD_STRM_USU1_FPGA_REG2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[240],
     IO_PORTS, 0x05C2 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU1_CTRL_REG1, "HSD_STRM_USU1_CTRL_REG1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[241],
     IO_PORTS, 0x01C1 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU2_FPGA_WR_I2C_BUS, "HSD_STRM_USU2_FPGA_WR_I2C_BUS", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[242],
     MMIO, 0xD7804 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU2_FPGA_RD_I2C_BUS, "HSD_STRM_USU2_FPGA_RD_I2C_BUS", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[243],
     MMIO, 0xD7804 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU2_FPGA_REG1, "HSD_STRM_USU2_FPGA_REG1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[244],
     IO_PORTS, 0x05C9 /* address */, BYTE /* access width */ },
  { HSD_STRM_USU2_FPGA_REG2, "HSD_STRM_USU2_FPGA_REG2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[245],
     IO_PORTS, 0x05CA /* address */, BYTE /* access width */ },
  { HSD_STRM_USU2_CTRL_REG1, "HSD_STRM_USU2_CTRL_REG1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[246],
     IO_PORTS, 0x01C9 /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_I2C_RD, "HSD_STRM_MAC_I2C_RD", 1, 1 /* length */, 0x0000 /* default_data */, &stream_data[247],
     IO_PORTS, 0x0359 /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_I2C_WR, "HSD_STRM_MAC_I2C_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[248],
     IO_PORTS, 0x035B /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_CONTROL_WR, "HSD_STRM_MAC_CONTROL_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[249],
     IO_PORTS, 0x035C /* address */, BYTE /* access width */ },
  { HSD_STRM_MAC_MUX_WR, "HSD_STRM_MAC_MUX_WR", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[250],
     IO_PORTS, 0x035E /* address */, BYTE /* access width */ },
  { HSD_STRM_EVDO_CTRL_REG_LH_1, "HSD_STRM_EVDO_CTRL_REG_LH_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[251],
     IO_PORTS, 0x09C0 /* address */, BYTE /* access width */ },
  { HSD_STRM_EVDO_CTRL_REG_LH_2, "HSD_STRM_EVDO_CTRL_REG_LH_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[252],
     IO_PORTS, 0x09C8 /* address */, BYTE /* access width */ },
  { HSD_STRM_FPGA_EVDO_RESET_REG_LH_1, "HSD_STRM_FPGA_EVDO_RESET_REG_LH_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[253],
     IO_PORTS, 0x0DC6 /* address */, BYTE /* access width */ },
  { HSD_STRM_FPGA_EVDO_RESET_REG_LH_2, "HSD_STRM_FPGA_EVDO_RESET_REG_LH_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[254],
     IO_PORTS, 0x0DCE /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_WCDMA_TRIGGER, "HSD_STRM_DIG_WCDMA_TRIGGER", 3, 1 /* length */, 0x0000 /* default_data */, &stream_data[255],
     IO_PORTS, 0x05C5 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_ESSI_CH_1, "HSD_STRM_DIG_ESSI_CH_1", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[256],
     IO_PORTS, 0x05C4 /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_ESSI_CH_2, "HSD_STRM_DIG_ESSI_CH_2", 2, 1 /* length */, 0x0000 /* default_data */, &stream_data[257],
     IO_PORTS, 0x05CC /* address */, BYTE /* access width */ },
  { HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER, "HSD_STRM_DIG_RXDSP_1_DEBOUNCE_COUNTER", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[258],
     IO_PORTS, 0x0164 /* address */, WORD /* access width */ },
  { HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER, "HSD_STRM_DIG_RXDSP_2_DEBOUNCE_COUNTER", 2, 2 /* length */, 0x0000 /* default_data */, &stream_data[259],
     IO_PORTS, 0x0166 /* address */, WORD /* access width */ },
  { HSD_STRM_CBT_OPT_POLL, "HSD_STRM_CBT_OPT_POLL", 1, 4 /* length */, 0xFFFFFFFF /* default_data */, &stream_data[260],
     IO_PORTS, 0xFFFF /* address */, DWORD /* access width */ },
  { HSD_STRM_CBT_RESET, "HSD_STRM_CBT_RESET", 2, 4 /* length */, 0xFFFFFFFF /* default_data */, &stream_data[261],
     IO_PORTS, 0xFFFF /* address */, DWORD /* access width */ },
  { HSD_STRM_CBT_TIMING, "HSD_STRM_CBT_TIMING", 2, 4 /* length */, 0x1000000 /* default_data */, &stream_data[262],
     IO_PORTS, 0xFFFF /* address */, DWORD /* access width */ },
  { HSD_STRM_COPRO1_LOCAL_DATA_WR, "HSD_STRM_COPRO1_LOCAL_DATA_WR", 2, 2 /* length */, 0x0300 /* default_data */, &stream_data[263],
     IO_PORTS, 0x0688 /* address */, WORD /* access width */ },
  { HSD_STRM_COPRO1_LOCAL_DATA_RD, "HSD_STRM_COPRO1_LOCAL_DATA_RD", 1, 2 /* length */, 0x0300 /* default_data */, &stream_data[264],
     IO_PORTS, 0x0688 /* address */, WORD /* access width */ },
  { HSD_STRM_COPRO2_LOCAL_DATA_WR, "HSD_STRM_COPRO2_LOCAL_DATA_WR", 2, 2 /* length */, 0x0300 /* default_data */, &stream_data[265],
     IO_PORTS, 0x0288 /* address */, WORD /* access width */ },
  { HSD_STRM_COPRO2_LOCAL_DATA_RD, "HSD_STRM_COPRO2_LOCAL_DATA_RD", 1, 2 /* length */, 0x0300 /* default_data */, &stream_data[266],
     IO_PORTS, 0x0288 /* address */, WORD /* access width */ },
};}; // namespace hw_interface