Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_isim_beh.exe" -prj "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_beh.prj" "work.i2c_via_uart_tb" 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/lcd_timer.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/char_gen.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/reg.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/lcd_driver.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/slave_reg.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/scl_gen.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/falling_edge_det.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/uart_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/transmitter.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/reciver.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/fifo.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/baud_freq_div.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/uart_i2c_master.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_clk_freq_div.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_bus_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/uart.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_bus.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Range is empty (null range)
WARNING:HDLCompiler:220 - "N:/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Assignment ignored
Completed static elaboration
Fuse Memory Usage: 162604 KB
Fuse CPU Usage: 249 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package i2c_via_uart_components
Compiling package uart_components
Compiling package i2c_bus_components
Compiling package numeric_std
Compiling package std_logic_arith
Compiling architecture behavioral of entity baud_freq_div [\baud_freq_div(24000000,3,10)\]
Compiling architecture behavioral of entity reciver [\reciver(8,8,16,3,4,2)\]
Compiling architecture behavioral of entity fifo [\fifo(8,16)\]
Compiling architecture behavioral of entity transmitter [\transmitter(8,16,3,4,2)\]
Compiling architecture behavioral of entity uart [\uart(3,2,8)\]
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity scl_gen [scl_gen_default]
Compiling architecture behavioral of entity lcd_timer [\lcd_timer(1080000,21)\]
Compiling architecture behavioral of entity lcd_timer [\lcd_timer(6000,13)\]
Compiling architecture behavioral of entity char_gen [char_gen_default]
Compiling architecture behavioral of entity lcd_driver [lcd_driver_default]
Compiling architecture behavioral of entity uart_i2c_master [\uart_i2c_master(4,2,5,13,17,2,8...]
Compiling architecture behavioral of entity slave_reg [slave_reg_default]
Compiling architecture behavioral of entity falling_edge_det [falling_edge_det_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,13,17,9,8,4,4,4,5,...]
Compiling architecture behavioral of entity i2c_clk_freq_div [\i2c_clk_freq_div(24000000,4)\]
Compiling architecture behavioral of entity i2c_bus [\i2c_bus(8,4)\]
Compiling architecture behavioral of entity i2c_via_uart [\i2c_via_uart(3,2,4,8)\]
Compiling architecture behavior of entity i2c_via_uart_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 47 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_isim_beh.exe
Fuse Memory Usage: 193132 KB
Fuse CPU Usage: 1077 ms
