// Seed: 1911384825
module module_0;
  assign id_1 = id_1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    input  uwire id_2,
    output wor   id_3,
    input  tri1  id_4
    , id_6
);
  assign id_3 = id_1;
  module_0();
endmodule
module module_2 (
    id_1#(
        .id_2(id_2),
        .id_3(id_3),
        .id_4(id_4)
    ),
    id_5
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_5;
  module_0();
endmodule
module module_3;
  assign id_1 = id_1 - id_1;
  module_0();
  wire id_2;
endmodule
