
BKIT_LAB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007af8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003084  08007c80  08007c80  00008c80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad04  0800ad04  0000c050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ad04  0800ad04  0000bd04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad0c  0800ad0c  0000c050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad0c  0800ad0c  0000bd0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ad10  0800ad10  0000bd10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  0800ad14  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000c050  2**0
                  CONTENTS
 10 .bss          00000344  20000050  20000050  0000c050  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000394  20000394  0000c050  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000c050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017775  00000000  00000000  0000c080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d08  00000000  00000000  000237f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001630  00000000  00000000  00027500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000114a  00000000  00000000  00028b30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002468c  00000000  00000000  00029c7a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001cd52  00000000  00000000  0004e306  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4ecb  00000000  00000000  0006b058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ff23  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005bfc  00000000  00000000  0013ff68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  00145b64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000050 	.word	0x20000050
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c68 	.word	0x08007c68

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000054 	.word	0x20000054
 80001c4:	08007c68 	.word	0x08007c68

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <buttonInit>:
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void buttonInit()
{
 8000504:	b580      	push	{r7, lr}
 8000506:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000508:	2201      	movs	r2, #1
 800050a:	2108      	movs	r1, #8
 800050c:	4802      	ldr	r0, [pc, #8]	@ (8000518 <buttonInit+0x14>)
 800050e:	f003 faf9 	bl	8003b04 <HAL_GPIO_WritePin>
}
 8000512:	bf00      	nop
 8000514:	bd80      	pop	{r7, pc}
 8000516:	bf00      	nop
 8000518:	40020c00 	.word	0x40020c00

0800051c <buttonScan>:
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void buttonScan()
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000522:	2200      	movs	r2, #0
 8000524:	2108      	movs	r1, #8
 8000526:	483d      	ldr	r0, [pc, #244]	@ (800061c <buttonScan+0x100>)
 8000528:	f003 faec 	bl	8003b04 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800052c:	2201      	movs	r2, #1
 800052e:	2108      	movs	r1, #8
 8000530:	483a      	ldr	r0, [pc, #232]	@ (800061c <buttonScan+0x100>)
 8000532:	f003 fae7 	bl	8003b04 <HAL_GPIO_WritePin>
    HAL_SPI_Receive(&hspi1, (void *)&buttonSpiBuffer, 2, 10);
 8000536:	230a      	movs	r3, #10
 8000538:	2202      	movs	r2, #2
 800053a:	4939      	ldr	r1, [pc, #228]	@ (8000620 <buttonScan+0x104>)
 800053c:	4839      	ldr	r0, [pc, #228]	@ (8000624 <buttonScan+0x108>)
 800053e:	f005 f96e 	bl	800581e <HAL_SPI_Receive>

    buttonInx = 0;
 8000542:	4b39      	ldr	r3, [pc, #228]	@ (8000628 <buttonScan+0x10c>)
 8000544:	2200      	movs	r2, #0
 8000546:	701a      	strb	r2, [r3, #0]
    uint16_t mask = 0x8000;
 8000548:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800054c:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 800054e:	2300      	movs	r3, #0
 8000550:	603b      	str	r3, [r7, #0]
 8000552:	e059      	b.n	8000608 <buttonScan+0xec>
    {
        if (i >= 0 && i <= 3)
 8000554:	683b      	ldr	r3, [r7, #0]
 8000556:	2b00      	cmp	r3, #0
 8000558:	db09      	blt.n	800056e <buttonScan+0x52>
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	2b03      	cmp	r3, #3
 800055e:	dc06      	bgt.n	800056e <buttonScan+0x52>
        {
            buttonInx = i + 4;
 8000560:	683b      	ldr	r3, [r7, #0]
 8000562:	b2db      	uxtb	r3, r3
 8000564:	3304      	adds	r3, #4
 8000566:	b2da      	uxtb	r2, r3
 8000568:	4b2f      	ldr	r3, [pc, #188]	@ (8000628 <buttonScan+0x10c>)
 800056a:	701a      	strb	r2, [r3, #0]
 800056c:	e021      	b.n	80005b2 <buttonScan+0x96>
        }
        else if (i >= 4 && i <= 7)
 800056e:	683b      	ldr	r3, [r7, #0]
 8000570:	2b03      	cmp	r3, #3
 8000572:	dd0a      	ble.n	800058a <buttonScan+0x6e>
 8000574:	683b      	ldr	r3, [r7, #0]
 8000576:	2b07      	cmp	r3, #7
 8000578:	dc07      	bgt.n	800058a <buttonScan+0x6e>
        {
            buttonInx = 7 - i;
 800057a:	683b      	ldr	r3, [r7, #0]
 800057c:	b2db      	uxtb	r3, r3
 800057e:	f1c3 0307 	rsb	r3, r3, #7
 8000582:	b2da      	uxtb	r2, r3
 8000584:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <buttonScan+0x10c>)
 8000586:	701a      	strb	r2, [r3, #0]
 8000588:	e013      	b.n	80005b2 <buttonScan+0x96>
        }
        else if (i >= 8 && i <= 11)
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	2b07      	cmp	r3, #7
 800058e:	dd09      	ble.n	80005a4 <buttonScan+0x88>
 8000590:	683b      	ldr	r3, [r7, #0]
 8000592:	2b0b      	cmp	r3, #11
 8000594:	dc06      	bgt.n	80005a4 <buttonScan+0x88>
        {
            buttonInx = i + 4;
 8000596:	683b      	ldr	r3, [r7, #0]
 8000598:	b2db      	uxtb	r3, r3
 800059a:	3304      	adds	r3, #4
 800059c:	b2da      	uxtb	r2, r3
 800059e:	4b22      	ldr	r3, [pc, #136]	@ (8000628 <buttonScan+0x10c>)
 80005a0:	701a      	strb	r2, [r3, #0]
 80005a2:	e006      	b.n	80005b2 <buttonScan+0x96>
        }
        else
        {
            buttonInx = 23 - i;
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	f1c3 0317 	rsb	r3, r3, #23
 80005ac:	b2da      	uxtb	r2, r3
 80005ae:	4b1e      	ldr	r3, [pc, #120]	@ (8000628 <buttonScan+0x10c>)
 80005b0:	701a      	strb	r2, [r3, #0]
        }
        if (buttonSpiBuffer & mask)
 80005b2:	4b1b      	ldr	r3, [pc, #108]	@ (8000620 <buttonScan+0x104>)
 80005b4:	881a      	ldrh	r2, [r3, #0]
 80005b6:	88fb      	ldrh	r3, [r7, #6]
 80005b8:	4013      	ands	r3, r2
 80005ba:	b29b      	uxth	r3, r3
 80005bc:	2b00      	cmp	r3, #0
 80005be:	d013      	beq.n	80005e8 <buttonScan+0xcc>
        {
            buttonCount[buttonInx] = 0;
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <buttonScan+0x10c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	461a      	mov	r2, r3
 80005c6:	4b19      	ldr	r3, [pc, #100]	@ (800062c <buttonScan+0x110>)
 80005c8:	2100      	movs	r1, #0
 80005ca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            lastState[buttonInx] = 0;
 80005ce:	4b16      	ldr	r3, [pc, #88]	@ (8000628 <buttonScan+0x10c>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	461a      	mov	r2, r3
 80005d4:	4b16      	ldr	r3, [pc, #88]	@ (8000630 <buttonScan+0x114>)
 80005d6:	2100      	movs	r1, #0
 80005d8:	5499      	strb	r1, [r3, r2]
            longPressFlag = 0;
 80005da:	4b16      	ldr	r3, [pc, #88]	@ (8000634 <buttonScan+0x118>)
 80005dc:	2200      	movs	r2, #0
 80005de:	701a      	strb	r2, [r3, #0]
            longPressTrigger = 0;
 80005e0:	4b15      	ldr	r3, [pc, #84]	@ (8000638 <buttonScan+0x11c>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	701a      	strb	r2, [r3, #0]
 80005e6:	e009      	b.n	80005fc <buttonScan+0xe0>
        }
        else
            buttonCount[buttonInx]++;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	@ (8000628 <buttonScan+0x10c>)
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	4a0f      	ldr	r2, [pc, #60]	@ (800062c <buttonScan+0x110>)
 80005ee:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80005f2:	3201      	adds	r2, #1
 80005f4:	b291      	uxth	r1, r2
 80005f6:	4a0d      	ldr	r2, [pc, #52]	@ (800062c <buttonScan+0x110>)
 80005f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        mask = mask >> 1;
 80005fc:	88fb      	ldrh	r3, [r7, #6]
 80005fe:	085b      	lsrs	r3, r3, #1
 8000600:	80fb      	strh	r3, [r7, #6]
    for (int i = 0; i < 16; i++)
 8000602:	683b      	ldr	r3, [r7, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	603b      	str	r3, [r7, #0]
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	2b0f      	cmp	r3, #15
 800060c:	dda2      	ble.n	8000554 <buttonScan+0x38>
    }
    checkLongPress(BUTTON_UP);
 800060e:	200a      	movs	r0, #10
 8000610:	f000 f814 	bl	800063c <checkLongPress>
}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	40020c00 	.word	0x40020c00
 8000620:	2000009c 	.word	0x2000009c
 8000624:	2000023c 	.word	0x2000023c
 8000628:	2000009e 	.word	0x2000009e
 800062c:	2000006c 	.word	0x2000006c
 8000630:	2000008c 	.word	0x2000008c
 8000634:	2000009f 	.word	0x2000009f
 8000638:	200000a0 	.word	0x200000a0

0800063c <checkLongPress>:
 * @note   Gọi hàm này trong vòng lặp chính cho MỖI nút bạn muốn kiểm tra.
 * Ngưỡng long press: 40 * 50ms = 2 giây
 * Tốc độ lặp lại: 4 * 50ms = 200ms
 */
void checkLongPress(BUTTON pos)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	4603      	mov	r3, r0
 8000644:	71fb      	strb	r3, [r7, #7]
    // --- SỬA LỖI 1: Lấy đúng index vật lý của nút ---
    uint8_t stateIndex = buttonPos[pos];
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	4a1e      	ldr	r2, [pc, #120]	@ (80006c4 <checkLongPress+0x88>)
 800064a:	5cd3      	ldrb	r3, [r2, r3]
 800064c:	73fb      	strb	r3, [r7, #15]
    uint16_t upState = buttonCount[stateIndex];
 800064e:	7bfb      	ldrb	r3, [r7, #15]
 8000650:	4a1d      	ldr	r2, [pc, #116]	@ (80006c8 <checkLongPress+0x8c>)
 8000652:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000656:	81bb      	strh	r3, [r7, #12]

    // 1. Kiểm tra nếu nút được thả ra (upState == 0)
    if (upState == 0)
 8000658:	89bb      	ldrh	r3, [r7, #12]
 800065a:	2b00      	cmp	r3, #0
 800065c:	d109      	bne.n	8000672 <checkLongPress+0x36>
    {
        g_longPressFlag[stateIndex] = 0;
 800065e:	7bfb      	ldrb	r3, [r7, #15]
 8000660:	4a1a      	ldr	r2, [pc, #104]	@ (80006cc <checkLongPress+0x90>)
 8000662:	2100      	movs	r1, #0
 8000664:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = 0;
 8000666:	7bfb      	ldrb	r3, [r7, #15]
 8000668:	4a19      	ldr	r2, [pc, #100]	@ (80006d0 <checkLongPress+0x94>)
 800066a:	2100      	movs	r1, #0
 800066c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        return;
 8000670:	e023      	b.n	80006ba <checkLongPress+0x7e>
    }

    if (upState <= TIME_TO_LONG_PRESS)
 8000672:	89bb      	ldrh	r3, [r7, #12]
 8000674:	2b28      	cmp	r3, #40	@ 0x28
 8000676:	d91f      	bls.n	80006b8 <checkLongPress+0x7c>
    {
        return;
    }

    if (g_longPressFlag[stateIndex] == 0)
 8000678:	7bfb      	ldrb	r3, [r7, #15]
 800067a:	4a14      	ldr	r2, [pc, #80]	@ (80006cc <checkLongPress+0x90>)
 800067c:	5cd3      	ldrb	r3, [r2, r3]
 800067e:	2b00      	cmp	r3, #0
 8000680:	d109      	bne.n	8000696 <checkLongPress+0x5a>
    {
        g_longPressFlag[stateIndex] = 1;
 8000682:	7bfb      	ldrb	r3, [r7, #15]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <checkLongPress+0x90>)
 8000686:	2101      	movs	r1, #1
 8000688:	54d1      	strb	r1, [r2, r3]
        g_counterTime[stateIndex] = upState;
 800068a:	7bfb      	ldrb	r3, [r7, #15]
 800068c:	4910      	ldr	r1, [pc, #64]	@ (80006d0 <checkLongPress+0x94>)
 800068e:	89ba      	ldrh	r2, [r7, #12]
 8000690:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 8000694:	e011      	b.n	80006ba <checkLongPress+0x7e>
    }

    if (upState - g_counterTime[stateIndex] >= 4)
 8000696:	89bb      	ldrh	r3, [r7, #12]
 8000698:	7bfa      	ldrb	r2, [r7, #15]
 800069a:	490d      	ldr	r1, [pc, #52]	@ (80006d0 <checkLongPress+0x94>)
 800069c:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80006a0:	1a9b      	subs	r3, r3, r2
 80006a2:	2b03      	cmp	r3, #3
 80006a4:	dd09      	ble.n	80006ba <checkLongPress+0x7e>
    {
        longPressTrigger = 1;                // Kích hoạt trigger lặp lại
 80006a6:	4b0b      	ldr	r3, [pc, #44]	@ (80006d4 <checkLongPress+0x98>)
 80006a8:	2201      	movs	r2, #1
 80006aa:	701a      	strb	r2, [r3, #0]
        g_counterTime[stateIndex] = upState; // Reset mốc thời gian
 80006ac:	7bfb      	ldrb	r3, [r7, #15]
 80006ae:	4908      	ldr	r1, [pc, #32]	@ (80006d0 <checkLongPress+0x94>)
 80006b0:	89ba      	ldrh	r2, [r7, #12]
 80006b2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
        return;
 80006b6:	e000      	b.n	80006ba <checkLongPress+0x7e>
        return;
 80006b8:	bf00      	nop
    }
}
 80006ba:	3714      	adds	r7, #20
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	20000000 	.word	0x20000000
 80006c8:	2000006c 	.word	0x2000006c
 80006cc:	200000a4 	.word	0x200000a4
 80006d0:	200000b4 	.word	0x200000b4
 80006d4:	200000a0 	.word	0x200000a0

080006d8 <buttonFirstPress>:
uint8_t buttonFirstPress(uint8_t pos)
{
 80006d8:	b480      	push	{r7}
 80006da:	b085      	sub	sp, #20
 80006dc:	af00      	add	r7, sp, #0
 80006de:	4603      	mov	r3, r0
 80006e0:	71fb      	strb	r3, [r7, #7]
    uint8_t stateIndex = buttonPos[pos];
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	4a0f      	ldr	r2, [pc, #60]	@ (8000724 <buttonFirstPress+0x4c>)
 80006e6:	5cd3      	ldrb	r3, [r2, r3]
 80006e8:	73fb      	strb	r3, [r7, #15]

    if (lastState[stateIndex] == 1)
 80006ea:	7bfb      	ldrb	r3, [r7, #15]
 80006ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000728 <buttonFirstPress+0x50>)
 80006ee:	5cd3      	ldrb	r3, [r2, r3]
 80006f0:	2b01      	cmp	r3, #1
 80006f2:	d101      	bne.n	80006f8 <buttonFirstPress+0x20>
        return 0;
 80006f4:	2300      	movs	r3, #0
 80006f6:	e00e      	b.n	8000716 <buttonFirstPress+0x3e>
    uint16_t nowState = buttonCount[stateIndex];
 80006f8:	7bfb      	ldrb	r3, [r7, #15]
 80006fa:	4a0c      	ldr	r2, [pc, #48]	@ (800072c <buttonFirstPress+0x54>)
 80006fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000700:	81bb      	strh	r3, [r7, #12]
    if (nowState < 1)
 8000702:	89bb      	ldrh	r3, [r7, #12]
 8000704:	2b00      	cmp	r3, #0
 8000706:	d101      	bne.n	800070c <buttonFirstPress+0x34>
        return 0;
 8000708:	2300      	movs	r3, #0
 800070a:	e004      	b.n	8000716 <buttonFirstPress+0x3e>
    lastState[stateIndex] = 1;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
 800070e:	4a06      	ldr	r2, [pc, #24]	@ (8000728 <buttonFirstPress+0x50>)
 8000710:	2101      	movs	r1, #1
 8000712:	54d1      	strb	r1, [r2, r3]
    return 1;
 8000714:	2301      	movs	r3, #1
 8000716:	4618      	mov	r0, r3
 8000718:	3714      	adds	r7, #20
 800071a:	46bd      	mov	sp, r7
 800071c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000000 	.word	0x20000000
 8000728:	2000008c 	.word	0x2000008c
 800072c:	2000006c 	.word	0x2000006c

08000730 <ds3231_init>:
uint8_t ds3231_a2_hour;
uint8_t ds3231_a2_day;
uint8_t ds3231_a2_isDayOfWeek;

void ds3231_init()
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); // second
 8000734:	201e      	movs	r0, #30
 8000736:	f002 fdbf 	bl	80032b8 <DEC2BCD>
 800073a:	4603      	mov	r3, r0
 800073c:	461a      	mov	r2, r3
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <ds3231_init+0x80>)
 8000740:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); // minute
 8000742:	2016      	movs	r0, #22
 8000744:	f002 fdb8 	bl	80032b8 <DEC2BCD>
 8000748:	4603      	mov	r3, r0
 800074a:	461a      	mov	r2, r3
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <ds3231_init+0x80>)
 800074e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); // hour
 8000750:	2015      	movs	r0, #21
 8000752:	f002 fdb1 	bl	80032b8 <DEC2BCD>
 8000756:	4603      	mov	r3, r0
 8000758:	461a      	mov	r2, r3
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <ds3231_init+0x80>)
 800075c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);	// day
 800075e:	2006      	movs	r0, #6
 8000760:	f002 fdaa 	bl	80032b8 <DEC2BCD>
 8000764:	4603      	mov	r3, r0
 8000766:	461a      	mov	r2, r3
 8000768:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <ds3231_init+0x80>)
 800076a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); // date
 800076c:	200f      	movs	r0, #15
 800076e:	f002 fda3 	bl	80032b8 <DEC2BCD>
 8000772:	4603      	mov	r3, r0
 8000774:	461a      	mov	r2, r3
 8000776:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <ds3231_init+0x80>)
 8000778:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);	// month
 800077a:	2009      	movs	r0, #9
 800077c:	f002 fd9c 	bl	80032b8 <DEC2BCD>
 8000780:	4603      	mov	r3, r0
 8000782:	461a      	mov	r2, r3
 8000784:	4b0a      	ldr	r3, [pc, #40]	@ (80007b0 <ds3231_init+0x80>)
 8000786:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); // year
 8000788:	2017      	movs	r0, #23
 800078a:	f002 fd95 	bl	80032b8 <DEC2BCD>
 800078e:	4603      	mov	r3, r0
 8000790:	461a      	mov	r2, r3
 8000792:	4b07      	ldr	r3, [pc, #28]	@ (80007b0 <ds3231_init+0x80>)
 8000794:	719a      	strb	r2, [r3, #6]
	if (HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK)
 8000796:	2332      	movs	r3, #50	@ 0x32
 8000798:	2203      	movs	r2, #3
 800079a:	21d0      	movs	r1, #208	@ 0xd0
 800079c:	4805      	ldr	r0, [pc, #20]	@ (80007b4 <ds3231_init+0x84>)
 800079e:	f003 fe3b 	bl	8004418 <HAL_I2C_IsDeviceReady>
 80007a2:	4603      	mov	r3, r0
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d001      	beq.n	80007ac <ds3231_init+0x7c>
	{
		while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <ds3231_init+0x78>
			;
	};
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	200000d8 	.word	0x200000d8
 80007b4:	20000144 	.word	0x20000144

080007b8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b088      	sub	sp, #32
 80007bc:	af04      	add	r7, sp, #16
 80007be:	4603      	mov	r3, r0
 80007c0:	460a      	mov	r2, r1
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	4613      	mov	r3, r2
 80007c6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80007c8:	79bb      	ldrb	r3, [r7, #6]
 80007ca:	4618      	mov	r0, r3
 80007cc:	f002 fd74 	bl	80032b8 <DEC2BCD>
 80007d0:	4603      	mov	r3, r0
 80007d2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1, 10);
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	b29a      	uxth	r2, r3
 80007d8:	230a      	movs	r3, #10
 80007da:	9302      	str	r3, [sp, #8]
 80007dc:	2301      	movs	r3, #1
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	f107 030f 	add.w	r3, r7, #15
 80007e4:	9300      	str	r3, [sp, #0]
 80007e6:	2301      	movs	r3, #1
 80007e8:	21d0      	movs	r1, #208	@ 0xd0
 80007ea:	4803      	ldr	r0, [pc, #12]	@ (80007f8 <ds3231_Write+0x40>)
 80007ec:	f003 fae8 	bl	8003dc0 <HAL_I2C_Mem_Write>
}
 80007f0:	bf00      	nop
 80007f2:	3710      	adds	r7, #16
 80007f4:	46bd      	mov	sp, r7
 80007f6:	bd80      	pop	{r7, pc}
 80007f8:	20000144 	.word	0x20000144

080007fc <ds3231_ReadTime>:

void ds3231_ReadTime()
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b084      	sub	sp, #16
 8000800:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8000802:	230a      	movs	r3, #10
 8000804:	9302      	str	r3, [sp, #8]
 8000806:	2307      	movs	r3, #7
 8000808:	9301      	str	r3, [sp, #4]
 800080a:	4b25      	ldr	r3, [pc, #148]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800080c:	9300      	str	r3, [sp, #0]
 800080e:	2301      	movs	r3, #1
 8000810:	2200      	movs	r2, #0
 8000812:	21d0      	movs	r1, #208	@ 0xd0
 8000814:	4823      	ldr	r0, [pc, #140]	@ (80008a4 <ds3231_ReadTime+0xa8>)
 8000816:	f003 fbcd 	bl	8003fb4 <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800081a:	4b21      	ldr	r3, [pc, #132]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	4618      	mov	r0, r3
 8000820:	f002 fd30 	bl	8003284 <BCD2DEC>
 8000824:	4603      	mov	r3, r0
 8000826:	461a      	mov	r2, r3
 8000828:	4b1f      	ldr	r3, [pc, #124]	@ (80008a8 <ds3231_ReadTime+0xac>)
 800082a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800082c:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 800082e:	785b      	ldrb	r3, [r3, #1]
 8000830:	4618      	mov	r0, r3
 8000832:	f002 fd27 	bl	8003284 <BCD2DEC>
 8000836:	4603      	mov	r3, r0
 8000838:	461a      	mov	r2, r3
 800083a:	4b1c      	ldr	r3, [pc, #112]	@ (80008ac <ds3231_ReadTime+0xb0>)
 800083c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800083e:	4b18      	ldr	r3, [pc, #96]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000840:	789b      	ldrb	r3, [r3, #2]
 8000842:	4618      	mov	r0, r3
 8000844:	f002 fd1e 	bl	8003284 <BCD2DEC>
 8000848:	4603      	mov	r3, r0
 800084a:	461a      	mov	r2, r3
 800084c:	4b18      	ldr	r3, [pc, #96]	@ (80008b0 <ds3231_ReadTime+0xb4>)
 800084e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000850:	4b13      	ldr	r3, [pc, #76]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000852:	78db      	ldrb	r3, [r3, #3]
 8000854:	4618      	mov	r0, r3
 8000856:	f002 fd15 	bl	8003284 <BCD2DEC>
 800085a:	4603      	mov	r3, r0
 800085c:	461a      	mov	r2, r3
 800085e:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <ds3231_ReadTime+0xb8>)
 8000860:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000862:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000864:	791b      	ldrb	r3, [r3, #4]
 8000866:	4618      	mov	r0, r3
 8000868:	f002 fd0c 	bl	8003284 <BCD2DEC>
 800086c:	4603      	mov	r3, r0
 800086e:	461a      	mov	r2, r3
 8000870:	4b11      	ldr	r3, [pc, #68]	@ (80008b8 <ds3231_ReadTime+0xbc>)
 8000872:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000876:	795b      	ldrb	r3, [r3, #5]
 8000878:	4618      	mov	r0, r3
 800087a:	f002 fd03 	bl	8003284 <BCD2DEC>
 800087e:	4603      	mov	r3, r0
 8000880:	461a      	mov	r2, r3
 8000882:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <ds3231_ReadTime+0xc0>)
 8000884:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <ds3231_ReadTime+0xa4>)
 8000888:	799b      	ldrb	r3, [r3, #6]
 800088a:	4618      	mov	r0, r3
 800088c:	f002 fcfa 	bl	8003284 <BCD2DEC>
 8000890:	4603      	mov	r3, r0
 8000892:	461a      	mov	r2, r3
 8000894:	4b0a      	ldr	r3, [pc, #40]	@ (80008c0 <ds3231_ReadTime+0xc4>)
 8000896:	701a      	strb	r2, [r3, #0]
}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	200000d8 	.word	0x200000d8
 80008a4:	20000144 	.word	0x20000144
 80008a8:	200000e1 	.word	0x200000e1
 80008ac:	200000e0 	.word	0x200000e0
 80008b0:	200000df 	.word	0x200000df
 80008b4:	200000e3 	.word	0x200000e3
 80008b8:	200000e2 	.word	0x200000e2
 80008bc:	200000e4 	.word	0x200000e4
 80008c0:	200000e5 	.word	0x200000e5

080008c4 <ds3231_SetAlarm1>:

/**
 * @brief HÀM 1: GHI (Cài đặt) ALARM1
 */
void ds3231_SetAlarm1(uint8_t day, uint8_t isDayOfWeek, uint8_t hour, uint8_t minute, uint8_t second)
{
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b089      	sub	sp, #36	@ 0x24
 80008c8:	af04      	add	r7, sp, #16
 80008ca:	4604      	mov	r4, r0
 80008cc:	4608      	mov	r0, r1
 80008ce:	4611      	mov	r1, r2
 80008d0:	461a      	mov	r2, r3
 80008d2:	4623      	mov	r3, r4
 80008d4:	71fb      	strb	r3, [r7, #7]
 80008d6:	4603      	mov	r3, r0
 80008d8:	71bb      	strb	r3, [r7, #6]
 80008da:	460b      	mov	r3, r1
 80008dc:	717b      	strb	r3, [r7, #5]
 80008de:	4613      	mov	r3, r2
 80008e0:	713b      	strb	r3, [r7, #4]
	// Mảng 4 byte để chứa dữ liệu 4 thanh ghi A1 (0x07 - 0x0A)
	uint8_t alarm_data[4];

	// 1. Xử lý Giây (Thanh ghi 0x07)
	if (second == ALARM_SKIP)
 80008e2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008e6:	2b63      	cmp	r3, #99	@ 0x63
 80008e8:	d102      	bne.n	80008f0 <ds3231_SetAlarm1+0x2c>
	{
		alarm_data[0] = 0x80; // Set Bit 7 (A1M1) để mask (bỏ qua)
 80008ea:	2380      	movs	r3, #128	@ 0x80
 80008ec:	733b      	strb	r3, [r7, #12]
 80008ee:	e009      	b.n	8000904 <ds3231_SetAlarm1+0x40>
	}
	else
	{
		alarm_data[0] = DEC2BCD(second) & 0x7F; // Clear Bit 7 (A1M1)
 80008f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80008f4:	4618      	mov	r0, r3
 80008f6:	f002 fcdf 	bl	80032b8 <DEC2BCD>
 80008fa:	4603      	mov	r3, r0
 80008fc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000900:	b2db      	uxtb	r3, r3
 8000902:	733b      	strb	r3, [r7, #12]
	}

	// 2. Xử lý Phút (Thanh ghi 0x08)
	if (minute == ALARM_SKIP)
 8000904:	793b      	ldrb	r3, [r7, #4]
 8000906:	2b63      	cmp	r3, #99	@ 0x63
 8000908:	d102      	bne.n	8000910 <ds3231_SetAlarm1+0x4c>
	{
		alarm_data[1] = 0x80; // Set Bit 7 (A1M2)
 800090a:	2380      	movs	r3, #128	@ 0x80
 800090c:	737b      	strb	r3, [r7, #13]
 800090e:	e008      	b.n	8000922 <ds3231_SetAlarm1+0x5e>
	}
	else
	{
		alarm_data[1] = DEC2BCD(minute) & 0x7F; // Clear Bit 7
 8000910:	793b      	ldrb	r3, [r7, #4]
 8000912:	4618      	mov	r0, r3
 8000914:	f002 fcd0 	bl	80032b8 <DEC2BCD>
 8000918:	4603      	mov	r3, r0
 800091a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800091e:	b2db      	uxtb	r3, r3
 8000920:	737b      	strb	r3, [r7, #13]
	}

	// 3. Xử lý Giờ (Thanh ghi 0x09) - Luôn ở chế độ 24h
	if (hour == ALARM_SKIP)
 8000922:	797b      	ldrb	r3, [r7, #5]
 8000924:	2b63      	cmp	r3, #99	@ 0x63
 8000926:	d102      	bne.n	800092e <ds3231_SetAlarm1+0x6a>
	{
		alarm_data[2] = 0x80; // Set Bit 7 (A1M3)
 8000928:	2380      	movs	r3, #128	@ 0x80
 800092a:	73bb      	strb	r3, [r7, #14]
 800092c:	e008      	b.n	8000940 <ds3231_SetAlarm1+0x7c>
	}
	else
	{
		alarm_data[2] = DEC2BCD(hour) & 0xBF; // Clear Bit 7 (A1M3) VÀ Bit 6 (chế độ 24h)
 800092e:	797b      	ldrb	r3, [r7, #5]
 8000930:	4618      	mov	r0, r3
 8000932:	f002 fcc1 	bl	80032b8 <DEC2BCD>
 8000936:	4603      	mov	r3, r0
 8000938:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800093c:	b2db      	uxtb	r3, r3
 800093e:	73bb      	strb	r3, [r7, #14]
	}

	// 4. Xử lý Ngày/Thứ (Thanh ghi 0x0A)
	if (day == ALARM_SKIP)
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	2b63      	cmp	r3, #99	@ 0x63
 8000944:	d102      	bne.n	800094c <ds3231_SetAlarm1+0x88>
	{
		alarm_data[3] = 0x80; // Set Bit 7 (A1M4)
 8000946:	2380      	movs	r3, #128	@ 0x80
 8000948:	73fb      	strb	r3, [r7, #15]
 800094a:	e010      	b.n	800096e <ds3231_SetAlarm1+0xaa>
	}
	else
	{
		alarm_data[3] = DEC2BCD(day) & 0x7F; // Clear Bit 7 (A1M4)
 800094c:	79fb      	ldrb	r3, [r7, #7]
 800094e:	4618      	mov	r0, r3
 8000950:	f002 fcb2 	bl	80032b8 <DEC2BCD>
 8000954:	4603      	mov	r3, r0
 8000956:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800095a:	b2db      	uxtb	r3, r3
 800095c:	73fb      	strb	r3, [r7, #15]
		if (isDayOfWeek)
 800095e:	79bb      	ldrb	r3, [r7, #6]
 8000960:	2b00      	cmp	r3, #0
 8000962:	d004      	beq.n	800096e <ds3231_SetAlarm1+0xaa>
		{
			alarm_data[3] |= (1 << 6); // Set Bit 6 (DY/DT) để so khớp Thứ
 8000964:	7bfb      	ldrb	r3, [r7, #15]
 8000966:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800096a:	b2db      	uxtb	r3, r3
 800096c:	73fb      	strb	r3, [r7, #15]
		// (Nếu isDayOfWeek=0, bit 6 đã = 0, nên sẽ so khớp Ngày)
	}

	// 5. Ghi 4 byte dữ liệu vào DS3231 một lúc
	// Bắt đầu từ địa chỉ 0x07 (Thanh ghi Giây ALARM1)
	HAL_I2C_Mem_Write(&hi2c1,
 800096e:	2364      	movs	r3, #100	@ 0x64
 8000970:	9302      	str	r3, [sp, #8]
 8000972:	2304      	movs	r3, #4
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	f107 030c 	add.w	r3, r7, #12
 800097a:	9300      	str	r3, [sp, #0]
 800097c:	2301      	movs	r3, #1
 800097e:	2207      	movs	r2, #7
 8000980:	21d0      	movs	r1, #208	@ 0xd0
 8000982:	4803      	ldr	r0, [pc, #12]	@ (8000990 <ds3231_SetAlarm1+0xcc>)
 8000984:	f003 fa1c 	bl	8003dc0 <HAL_I2C_Mem_Write>
					  0x07, // Địa chỉ bắt đầu của ALARM1
					  I2C_MEMADD_SIZE_8BIT,
					  alarm_data,
					  4,	// Ghi 4 byte
					  100); // Timeout 100ms
}
 8000988:	bf00      	nop
 800098a:	3714      	adds	r7, #20
 800098c:	46bd      	mov	sp, r7
 800098e:	bd90      	pop	{r4, r7, pc}
 8000990:	20000144 	.word	0x20000144

08000994 <ds3231_ReadAlarmFlags>:

/**
 * @brief HÀM 2: ĐỌC "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ReadAlarmFlags(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// Đọc thanh ghi Status (địa chỉ 0x0F)
	HAL_I2C_Mem_Read(&hi2c1,
 800099a:	2364      	movs	r3, #100	@ 0x64
 800099c:	9302      	str	r3, [sp, #8]
 800099e:	2301      	movs	r3, #1
 80009a0:	9301      	str	r3, [sp, #4]
 80009a2:	1dfb      	adds	r3, r7, #7
 80009a4:	9300      	str	r3, [sp, #0]
 80009a6:	2301      	movs	r3, #1
 80009a8:	220f      	movs	r2, #15
 80009aa:	21d0      	movs	r1, #208	@ 0xd0
 80009ac:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <ds3231_ReadAlarmFlags+0x40>)
 80009ae:	f003 fb01 	bl	8003fb4 <HAL_I2C_Mem_Read>
					 &status_reg,
					 1,
					 100);

	// Cập nhật các biến "tín hiệu" toàn cục
	ds3231_alarm1_flag = (status_reg & 0x01); // Bit 0 là A1F
 80009b2:	79fb      	ldrb	r3, [r7, #7]
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	4b07      	ldr	r3, [pc, #28]	@ (80009d8 <ds3231_ReadAlarmFlags+0x44>)
 80009bc:	701a      	strb	r2, [r3, #0]
	ds3231_alarm2_flag = (status_reg & 0x02); // Bit 1 là A2F
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	b2da      	uxtb	r2, r3
 80009c6:	4b05      	ldr	r3, [pc, #20]	@ (80009dc <ds3231_ReadAlarmFlags+0x48>)
 80009c8:	701a      	strb	r2, [r3, #0]
}
 80009ca:	bf00      	nop
 80009cc:	3708      	adds	r7, #8
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	20000144 	.word	0x20000144
 80009d8:	200000d4 	.word	0x200000d4
 80009dc:	200000d5 	.word	0x200000d5

080009e0 <ds3231_ClearAlarmFlags>:

/**
 * @brief HÀM 3: XÓA "TÍN HIỆU" (Cờ báo)
 */
void ds3231_ClearAlarmFlags(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af04      	add	r7, sp, #16
	uint8_t status_reg;

	// 1. Đọc giá trị hiện tại của thanh ghi Status
	HAL_I2C_Mem_Read(&hi2c1,
 80009e6:	2364      	movs	r3, #100	@ 0x64
 80009e8:	9302      	str	r3, [sp, #8]
 80009ea:	2301      	movs	r3, #1
 80009ec:	9301      	str	r3, [sp, #4]
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	2301      	movs	r3, #1
 80009f4:	220f      	movs	r2, #15
 80009f6:	21d0      	movs	r1, #208	@ 0xd0
 80009f8:	480b      	ldr	r0, [pc, #44]	@ (8000a28 <ds3231_ClearAlarmFlags+0x48>)
 80009fa:	f003 fadb 	bl	8003fb4 <HAL_I2C_Mem_Read>
					 1,
					 100);

	// 2. Xóa Bit 0 (A1F) và Bit 1 (A2F)
	// Bằng cách ghi lại chính thanh ghi đó với 2 bit này = 0
	uint8_t new_status = status_reg & 0xFC; // 0xFC = 11111100
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	f023 0303 	bic.w	r3, r3, #3
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	71bb      	strb	r3, [r7, #6]

	// 3. Ghi giá trị mới trở lại
	HAL_I2C_Mem_Write(&hi2c1,
 8000a08:	2364      	movs	r3, #100	@ 0x64
 8000a0a:	9302      	str	r3, [sp, #8]
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	9301      	str	r3, [sp, #4]
 8000a10:	1dbb      	adds	r3, r7, #6
 8000a12:	9300      	str	r3, [sp, #0]
 8000a14:	2301      	movs	r3, #1
 8000a16:	220f      	movs	r2, #15
 8000a18:	21d0      	movs	r1, #208	@ 0xd0
 8000a1a:	4803      	ldr	r0, [pc, #12]	@ (8000a28 <ds3231_ClearAlarmFlags+0x48>)
 8000a1c:	f003 f9d0 	bl	8003dc0 <HAL_I2C_Mem_Write>
					  0x0F,
					  I2C_MEMADD_SIZE_8BIT,
					  &new_status,
					  1,
					  100);
}
 8000a20:	bf00      	nop
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	20000144 	.word	0x20000144

08000a2c <bcd2dec_hour_24h>:
/**
 * @brief Hàm phụ trợ: Chuyển đổi BCD của Giờ (chế độ 24h) sang Thập phân.
 * @note  Hàm BCD2DEC(val) thông thường SẼ BỊ LỖI với thanh ghi Giờ.
 */
uint8_t bcd2dec_hour_24h(uint8_t val)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	b085      	sub	sp, #20
 8000a30:	af00      	add	r7, sp, #0
 8000a32:	4603      	mov	r3, r0
 8000a34:	71fb      	strb	r3, [r7, #7]
	uint8_t hour = 0;
 8000a36:	2300      	movs	r3, #0
 8000a38:	73fb      	strb	r3, [r7, #15]
	val &= 0x3F; // Mask off Bit 7 (Mask) và Bit 6 (12/24)
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000a40:	71fb      	strb	r3, [r7, #7]

	hour = (val & 0x0F); // Hàng đơn vị (Bits 0-3)
 8000a42:	79fb      	ldrb	r3, [r7, #7]
 8000a44:	f003 030f 	and.w	r3, r3, #15
 8000a48:	73fb      	strb	r3, [r7, #15]

	if (val & 0x10) // Bit 4 (10 Giờ)
 8000a4a:	79fb      	ldrb	r3, [r7, #7]
 8000a4c:	f003 0310 	and.w	r3, r3, #16
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d002      	beq.n	8000a5a <bcd2dec_hour_24h+0x2e>
		hour += 10;
 8000a54:	7bfb      	ldrb	r3, [r7, #15]
 8000a56:	330a      	adds	r3, #10
 8000a58:	73fb      	strb	r3, [r7, #15]
	if (val & 0x20) // Bit 5 (20 Giờ)
 8000a5a:	79fb      	ldrb	r3, [r7, #7]
 8000a5c:	f003 0320 	and.w	r3, r3, #32
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d002      	beq.n	8000a6a <bcd2dec_hour_24h+0x3e>
		hour += 20;
 8000a64:	7bfb      	ldrb	r3, [r7, #15]
 8000a66:	3314      	adds	r3, #20
 8000a68:	73fb      	strb	r3, [r7, #15]

	return hour;
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3714      	adds	r7, #20
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <ds3231_ReadAlarmSettings>:

/**
 * @brief HÀM MỚI: Đọc tất cả cài đặt của ALARM1 và ALARM2.
 */
void ds3231_ReadAlarmSettings(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b086      	sub	sp, #24
 8000a7c:	af04      	add	r7, sp, #16
	// Mảng 7 byte để đọc A1 (4 byte) và A2 (3 byte)
	uint8_t alarm_buffer[7];
	uint8_t temp;

	// Đọc một lúc 7 byte, bắt đầu từ địa chỉ 0x07 (A1 Giây)
	HAL_I2C_Mem_Read(&hi2c1,
 8000a7e:	2364      	movs	r3, #100	@ 0x64
 8000a80:	9302      	str	r3, [sp, #8]
 8000a82:	2307      	movs	r3, #7
 8000a84:	9301      	str	r3, [sp, #4]
 8000a86:	463b      	mov	r3, r7
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	2207      	movs	r2, #7
 8000a8e:	21d0      	movs	r1, #208	@ 0xd0
 8000a90:	4854      	ldr	r0, [pc, #336]	@ (8000be4 <ds3231_ReadAlarmSettings+0x16c>)
 8000a92:	f003 fa8f 	bl	8003fb4 <HAL_I2C_Mem_Read>
					 100);

	// --- Phân tích ALARM 1 (alarm_buffer[0] đến [3]) ---

	// A1 Giây (buffer[0])
	temp = alarm_buffer[0];
 8000a96:	783b      	ldrb	r3, [r7, #0]
 8000a98:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	da03      	bge.n	8000aaa <ds3231_ReadAlarmSettings+0x32>
		ds3231_a1_second = ALARM_SKIP; // Bị mask
 8000aa2:	4b51      	ldr	r3, [pc, #324]	@ (8000be8 <ds3231_ReadAlarmSettings+0x170>)
 8000aa4:	2263      	movs	r2, #99	@ 0x63
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	e00a      	b.n	8000ac0 <ds3231_ReadAlarmSettings+0x48>
	else
		ds3231_a1_second = BCD2DEC(temp & 0x7F);
 8000aaa:	79fb      	ldrb	r3, [r7, #7]
 8000aac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f002 fbe6 	bl	8003284 <BCD2DEC>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	461a      	mov	r2, r3
 8000abc:	4b4a      	ldr	r3, [pc, #296]	@ (8000be8 <ds3231_ReadAlarmSettings+0x170>)
 8000abe:	701a      	strb	r2, [r3, #0]

	// A1 Phút (buffer[1])
	temp = alarm_buffer[1];
 8000ac0:	787b      	ldrb	r3, [r7, #1]
 8000ac2:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	da03      	bge.n	8000ad4 <ds3231_ReadAlarmSettings+0x5c>
		ds3231_a1_minute = ALARM_SKIP; // Bị mask
 8000acc:	4b47      	ldr	r3, [pc, #284]	@ (8000bec <ds3231_ReadAlarmSettings+0x174>)
 8000ace:	2263      	movs	r2, #99	@ 0x63
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e00a      	b.n	8000aea <ds3231_ReadAlarmSettings+0x72>
	else
		ds3231_a1_minute = BCD2DEC(temp & 0x7F);
 8000ad4:	79fb      	ldrb	r3, [r7, #7]
 8000ad6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000ada:	b2db      	uxtb	r3, r3
 8000adc:	4618      	mov	r0, r3
 8000ade:	f002 fbd1 	bl	8003284 <BCD2DEC>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b41      	ldr	r3, [pc, #260]	@ (8000bec <ds3231_ReadAlarmSettings+0x174>)
 8000ae8:	701a      	strb	r2, [r3, #0]

	// A1 Giờ (buffer[2])
	temp = alarm_buffer[2];
 8000aea:	78bb      	ldrb	r3, [r7, #2]
 8000aec:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	da03      	bge.n	8000afe <ds3231_ReadAlarmSettings+0x86>
		ds3231_a1_hour = ALARM_SKIP; // Bị mask
 8000af6:	4b3e      	ldr	r3, [pc, #248]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x178>)
 8000af8:	2263      	movs	r2, #99	@ 0x63
 8000afa:	701a      	strb	r2, [r3, #0]
 8000afc:	e007      	b.n	8000b0e <ds3231_ReadAlarmSettings+0x96>
	else
		ds3231_a1_hour = bcd2dec_hour_24h(temp); // Dùng hàm helper mới
 8000afe:	79fb      	ldrb	r3, [r7, #7]
 8000b00:	4618      	mov	r0, r3
 8000b02:	f7ff ff93 	bl	8000a2c <bcd2dec_hour_24h>
 8000b06:	4603      	mov	r3, r0
 8000b08:	461a      	mov	r2, r3
 8000b0a:	4b39      	ldr	r3, [pc, #228]	@ (8000bf0 <ds3231_ReadAlarmSettings+0x178>)
 8000b0c:	701a      	strb	r2, [r3, #0]

	// A1 Ngày/Thứ (buffer[3])
	temp = alarm_buffer[3];
 8000b0e:	78fb      	ldrb	r3, [r7, #3]
 8000b10:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	da06      	bge.n	8000b28 <ds3231_ReadAlarmSettings+0xb0>
	{
		ds3231_a1_day = ALARM_SKIP; // Bị mask
 8000b1a:	4b36      	ldr	r3, [pc, #216]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b1c:	2263      	movs	r2, #99	@ 0x63
 8000b1e:	701a      	strb	r2, [r3, #0]
		ds3231_a1_isDayOfWeek = 0;	// Không quan trọng
 8000b20:	4b35      	ldr	r3, [pc, #212]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x180>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	701a      	strb	r2, [r3, #0]
 8000b26:	e012      	b.n	8000b4e <ds3231_ReadAlarmSettings+0xd6>
	}
	else
	{
		ds3231_a1_isDayOfWeek = (temp & 0x40) ? 1 : 0; // Kiểm tra bit 6 (DY/DT)
 8000b28:	79fb      	ldrb	r3, [r7, #7]
 8000b2a:	119b      	asrs	r3, r3, #6
 8000b2c:	b2db      	uxtb	r3, r3
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	4b30      	ldr	r3, [pc, #192]	@ (8000bf8 <ds3231_ReadAlarmSettings+0x180>)
 8000b36:	701a      	strb	r2, [r3, #0]
		ds3231_a1_day = BCD2DEC(temp & 0x3F);		   // Mask bit 7 và 6
 8000b38:	79fb      	ldrb	r3, [r7, #7]
 8000b3a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b3e:	b2db      	uxtb	r3, r3
 8000b40:	4618      	mov	r0, r3
 8000b42:	f002 fb9f 	bl	8003284 <BCD2DEC>
 8000b46:	4603      	mov	r3, r0
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf4 <ds3231_ReadAlarmSettings+0x17c>)
 8000b4c:	701a      	strb	r2, [r3, #0]
	}

	// --- Phân tích ALARM 2 (alarm_buffer[4] đến [6]) ---

	// A2 Phút (buffer[4])
	temp = alarm_buffer[4];
 8000b4e:	793b      	ldrb	r3, [r7, #4]
 8000b50:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	da03      	bge.n	8000b62 <ds3231_ReadAlarmSettings+0xea>
		ds3231_a2_minute = ALARM_SKIP;
 8000b5a:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <ds3231_ReadAlarmSettings+0x184>)
 8000b5c:	2263      	movs	r2, #99	@ 0x63
 8000b5e:	701a      	strb	r2, [r3, #0]
 8000b60:	e00a      	b.n	8000b78 <ds3231_ReadAlarmSettings+0x100>
	else
		ds3231_a2_minute = BCD2DEC(temp & 0x7F);
 8000b62:	79fb      	ldrb	r3, [r7, #7]
 8000b64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f002 fb8a 	bl	8003284 <BCD2DEC>
 8000b70:	4603      	mov	r3, r0
 8000b72:	461a      	mov	r2, r3
 8000b74:	4b21      	ldr	r3, [pc, #132]	@ (8000bfc <ds3231_ReadAlarmSettings+0x184>)
 8000b76:	701a      	strb	r2, [r3, #0]

	// A2 Giờ (buffer[5])
	temp = alarm_buffer[5];
 8000b78:	797b      	ldrb	r3, [r7, #5]
 8000b7a:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000b7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	da03      	bge.n	8000b8c <ds3231_ReadAlarmSettings+0x114>
		ds3231_a2_hour = ALARM_SKIP;
 8000b84:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <ds3231_ReadAlarmSettings+0x188>)
 8000b86:	2263      	movs	r2, #99	@ 0x63
 8000b88:	701a      	strb	r2, [r3, #0]
 8000b8a:	e007      	b.n	8000b9c <ds3231_ReadAlarmSettings+0x124>
	else
		ds3231_a2_hour = bcd2dec_hour_24h(temp);
 8000b8c:	79fb      	ldrb	r3, [r7, #7]
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f7ff ff4c 	bl	8000a2c <bcd2dec_hour_24h>
 8000b94:	4603      	mov	r3, r0
 8000b96:	461a      	mov	r2, r3
 8000b98:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <ds3231_ReadAlarmSettings+0x188>)
 8000b9a:	701a      	strb	r2, [r3, #0]

	// A2 Ngày/Thứ (buffer[6])
	temp = alarm_buffer[6];
 8000b9c:	79bb      	ldrb	r3, [r7, #6]
 8000b9e:	71fb      	strb	r3, [r7, #7]
	if (temp & 0x80)
 8000ba0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	da06      	bge.n	8000bb6 <ds3231_ReadAlarmSettings+0x13e>
	{
		ds3231_a2_day = ALARM_SKIP;
 8000ba8:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <ds3231_ReadAlarmSettings+0x18c>)
 8000baa:	2263      	movs	r2, #99	@ 0x63
 8000bac:	701a      	strb	r2, [r3, #0]
		ds3231_a2_isDayOfWeek = 0;
 8000bae:	4b16      	ldr	r3, [pc, #88]	@ (8000c08 <ds3231_ReadAlarmSettings+0x190>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	701a      	strb	r2, [r3, #0]
	else
	{
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
	}
 8000bb4:	e012      	b.n	8000bdc <ds3231_ReadAlarmSettings+0x164>
		ds3231_a2_isDayOfWeek = (temp & 0x40) ? 1 : 0;
 8000bb6:	79fb      	ldrb	r3, [r7, #7]
 8000bb8:	119b      	asrs	r3, r3, #6
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	f003 0301 	and.w	r3, r3, #1
 8000bc0:	b2da      	uxtb	r2, r3
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <ds3231_ReadAlarmSettings+0x190>)
 8000bc4:	701a      	strb	r2, [r3, #0]
		ds3231_a2_day = BCD2DEC(temp & 0x3F);
 8000bc6:	79fb      	ldrb	r3, [r7, #7]
 8000bc8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000bcc:	b2db      	uxtb	r3, r3
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f002 fb58 	bl	8003284 <BCD2DEC>
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <ds3231_ReadAlarmSettings+0x18c>)
 8000bda:	701a      	strb	r2, [r3, #0]
 8000bdc:	bf00      	nop
 8000bde:	3708      	adds	r7, #8
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	20000144 	.word	0x20000144
 8000be8:	200000e6 	.word	0x200000e6
 8000bec:	200000e7 	.word	0x200000e7
 8000bf0:	200000e8 	.word	0x200000e8
 8000bf4:	200000e9 	.word	0x200000e9
 8000bf8:	200000ea 	.word	0x200000ea
 8000bfc:	200000eb 	.word	0x200000eb
 8000c00:	200000ec 	.word	0x200000ec
 8000c04:	200000ed 	.word	0x200000ed
 8000c08:	200000ee 	.word	0x200000ee

08000c0c <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000c12:	f107 031c 	add.w	r3, r7, #28
 8000c16:	2200      	movs	r2, #0
 8000c18:	601a      	str	r2, [r3, #0]
 8000c1a:	605a      	str	r2, [r3, #4]
 8000c1c:	609a      	str	r2, [r3, #8]
 8000c1e:	60da      	str	r2, [r3, #12]
 8000c20:	611a      	str	r2, [r3, #16]
 8000c22:	615a      	str	r2, [r3, #20]
 8000c24:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000c26:	463b      	mov	r3, r7
 8000c28:	2200      	movs	r2, #0
 8000c2a:	601a      	str	r2, [r3, #0]
 8000c2c:	605a      	str	r2, [r3, #4]
 8000c2e:	609a      	str	r2, [r3, #8]
 8000c30:	60da      	str	r2, [r3, #12]
 8000c32:	611a      	str	r2, [r3, #16]
 8000c34:	615a      	str	r2, [r3, #20]
 8000c36:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c38:	4b2f      	ldr	r3, [pc, #188]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c3a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8000c3e:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c40:	4b2d      	ldr	r3, [pc, #180]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c42:	4a2e      	ldr	r2, [pc, #184]	@ (8000cfc <MX_FSMC_Init+0xf0>)
 8000c44:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c46:	4b2c      	ldr	r3, [pc, #176]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c52:	4b29      	ldr	r3, [pc, #164]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c58:	4b27      	ldr	r3, [pc, #156]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c5a:	2210      	movs	r2, #16
 8000c5c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c5e:	4b26      	ldr	r3, [pc, #152]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c64:	4b24      	ldr	r3, [pc, #144]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c6a:	4b23      	ldr	r3, [pc, #140]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c70:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c72:	2200      	movs	r2, #0
 8000c74:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c76:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c86:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000c8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000ca2:	230f      	movs	r3, #15
 8000ca4:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000ca6:	233c      	movs	r3, #60	@ 0x3c
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8000cae:	2310      	movs	r3, #16
 8000cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8000cb2:	2311      	movs	r3, #17
 8000cb4:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000cba:	2308      	movs	r3, #8
 8000cbc:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000cbe:	230f      	movs	r3, #15
 8000cc0:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000cc2:	2309      	movs	r3, #9
 8000cc4:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 15;
 8000cc6:	230f      	movs	r3, #15
 8000cc8:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000cca:	2310      	movs	r3, #16
 8000ccc:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000cce:	2311      	movs	r3, #17
 8000cd0:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000cd6:	463a      	mov	r2, r7
 8000cd8:	f107 031c 	add.w	r3, r7, #28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <MX_FSMC_Init+0xec>)
 8000ce0:	f005 f9a2 	bl	8006028 <HAL_SRAM_Init>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000cea:	f001 feeb 	bl	8002ac4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000cee:	bf00      	nop
 8000cf0:	3738      	adds	r7, #56	@ 0x38
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	200000f0 	.word	0x200000f0
 8000cfc:	a0000104 	.word	0xa0000104

08000d00 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b086      	sub	sp, #24
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000d14:	4b1c      	ldr	r3, [pc, #112]	@ (8000d88 <HAL_FSMC_MspInit+0x88>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d131      	bne.n	8000d80 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000d1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <HAL_FSMC_MspInit+0x88>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b19      	ldr	r3, [pc, #100]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d2a:	4a18      	ldr	r2, [pc, #96]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d2c:	f043 0301 	orr.w	r3, r3, #1
 8000d30:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d32:	4b16      	ldr	r3, [pc, #88]	@ (8000d8c <HAL_FSMC_MspInit+0x8c>)
 8000d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000d3e:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8000d42:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d44:	2302      	movs	r3, #2
 8000d46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4c:	2303      	movs	r3, #3
 8000d4e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d50:	230c      	movs	r3, #12
 8000d52:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	4619      	mov	r1, r3
 8000d58:	480d      	ldr	r0, [pc, #52]	@ (8000d90 <HAL_FSMC_MspInit+0x90>)
 8000d5a:	f002 fd37 	bl	80037cc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000d5e:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 8000d62:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d64:	2302      	movs	r3, #2
 8000d66:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d6c:	2303      	movs	r3, #3
 8000d6e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000d70:	230c      	movs	r3, #12
 8000d72:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	1d3b      	adds	r3, r7, #4
 8000d76:	4619      	mov	r1, r3
 8000d78:	4806      	ldr	r0, [pc, #24]	@ (8000d94 <HAL_FSMC_MspInit+0x94>)
 8000d7a:	f002 fd27 	bl	80037cc <HAL_GPIO_Init>
 8000d7e:	e000      	b.n	8000d82 <HAL_FSMC_MspInit+0x82>
    return;
 8000d80:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20000140 	.word	0x20000140
 8000d8c:	40023800 	.word	0x40023800
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40020c00 	.word	0x40020c00

08000d98 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000da0:	f7ff ffae 	bl	8000d00 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}

08000dac <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b08c      	sub	sp, #48	@ 0x30
 8000db0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000db2:	f107 031c 	add.w	r3, r7, #28
 8000db6:	2200      	movs	r2, #0
 8000db8:	601a      	str	r2, [r3, #0]
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	609a      	str	r2, [r3, #8]
 8000dbe:	60da      	str	r2, [r3, #12]
 8000dc0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61bb      	str	r3, [r7, #24]
 8000dc6:	4b6f      	ldr	r3, [pc, #444]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	4a6e      	ldr	r2, [pc, #440]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dcc:	f043 0310 	orr.w	r3, r3, #16
 8000dd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dd2:	4b6c      	ldr	r3, [pc, #432]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	61bb      	str	r3, [r7, #24]
 8000ddc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	617b      	str	r3, [r7, #20]
 8000de2:	4b68      	ldr	r3, [pc, #416]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a67      	ldr	r2, [pc, #412]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000de8:	f043 0304 	orr.w	r3, r3, #4
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b65      	ldr	r3, [pc, #404]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0304 	and.w	r3, r3, #4
 8000df6:	617b      	str	r3, [r7, #20]
 8000df8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
 8000dfe:	4b61      	ldr	r3, [pc, #388]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e02:	4a60      	ldr	r2, [pc, #384]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0a:	4b5e      	ldr	r3, [pc, #376]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e12:	613b      	str	r3, [r7, #16]
 8000e14:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	60fb      	str	r3, [r7, #12]
 8000e1a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	4a59      	ldr	r2, [pc, #356]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e20:	f043 0301 	orr.w	r3, r3, #1
 8000e24:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e26:	4b57      	ldr	r3, [pc, #348]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	f003 0301 	and.w	r3, r3, #1
 8000e2e:	60fb      	str	r3, [r7, #12]
 8000e30:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60bb      	str	r3, [r7, #8]
 8000e36:	4b53      	ldr	r3, [pc, #332]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a52      	ldr	r2, [pc, #328]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e3c:	f043 0308 	orr.w	r3, r3, #8
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b50      	ldr	r3, [pc, #320]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0308 	and.w	r3, r3, #8
 8000e4a:	60bb      	str	r3, [r7, #8]
 8000e4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	607b      	str	r3, [r7, #4]
 8000e52:	4b4c      	ldr	r3, [pc, #304]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e56:	4a4b      	ldr	r2, [pc, #300]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5e:	4b49      	ldr	r3, [pc, #292]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e66:	607b      	str	r3, [r7, #4]
 8000e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	603b      	str	r3, [r7, #0]
 8000e6e:	4b45      	ldr	r3, [pc, #276]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a44      	ldr	r2, [pc, #272]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e74:	f043 0302 	orr.w	r3, r3, #2
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b42      	ldr	r3, [pc, #264]	@ (8000f84 <MX_GPIO_Init+0x1d8>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0302 	and.w	r3, r3, #2
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000e86:	2200      	movs	r2, #0
 8000e88:	2170      	movs	r1, #112	@ 0x70
 8000e8a:	483f      	ldr	r0, [pc, #252]	@ (8000f88 <MX_GPIO_Init+0x1dc>)
 8000e8c:	f002 fe3a 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e96:	483d      	ldr	r0, [pc, #244]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000e98:	f002 fe34 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	2140      	movs	r1, #64	@ 0x40
 8000ea0:	483b      	ldr	r0, [pc, #236]	@ (8000f90 <MX_GPIO_Init+0x1e4>)
 8000ea2:	f002 fe2f 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000eac:	4839      	ldr	r0, [pc, #228]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000eae:	f002 fe29 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	4838      	ldr	r0, [pc, #224]	@ (8000f98 <MX_GPIO_Init+0x1ec>)
 8000eb8:	f002 fe24 	bl	8003b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000ebc:	2370      	movs	r3, #112	@ 0x70
 8000ebe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ecc:	f107 031c 	add.w	r3, r7, #28
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	482d      	ldr	r0, [pc, #180]	@ (8000f88 <MX_GPIO_Init+0x1dc>)
 8000ed4:	f002 fc7a 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000ed8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000eea:	f107 031c 	add.w	r3, r7, #28
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4826      	ldr	r0, [pc, #152]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000ef2:	f002 fc6b 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X0_Pin INPUT_X1_Pin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000ef6:	23c0      	movs	r3, #192	@ 0xc0
 8000ef8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 031c 	add.w	r3, r7, #28
 8000f06:	4619      	mov	r1, r3
 8000f08:	4822      	ldr	r0, [pc, #136]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000f0a:	f002 fc5f 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pins : INPUT_X2_Pin PC5 */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|GPIO_PIN_5;
 8000f0e:	2330      	movs	r3, #48	@ 0x30
 8000f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f12:	2300      	movs	r3, #0
 8000f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f1a:	f107 031c 	add.w	r3, r7, #28
 8000f1e:	4619      	mov	r1, r3
 8000f20:	481a      	ldr	r0, [pc, #104]	@ (8000f8c <MX_GPIO_Init+0x1e0>)
 8000f22:	f002 fc53 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000f26:	2340      	movs	r3, #64	@ 0x40
 8000f28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f32:	2300      	movs	r3, #0
 8000f34:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000f36:	f107 031c 	add.w	r3, r7, #28
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	4814      	ldr	r0, [pc, #80]	@ (8000f90 <MX_GPIO_Init+0x1e4>)
 8000f3e:	f002 fc45 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000f42:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 031c 	add.w	r3, r7, #28
 8000f58:	4619      	mov	r1, r3
 8000f5a:	480e      	ldr	r0, [pc, #56]	@ (8000f94 <MX_GPIO_Init+0x1e8>)
 8000f5c:	f002 fc36 	bl	80037cc <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000f60:	2308      	movs	r3, #8
 8000f62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f64:	2301      	movs	r3, #1
 8000f66:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000f70:	f107 031c 	add.w	r3, r7, #28
 8000f74:	4619      	mov	r1, r3
 8000f76:	4808      	ldr	r0, [pc, #32]	@ (8000f98 <MX_GPIO_Init+0x1ec>)
 8000f78:	f002 fc28 	bl	80037cc <HAL_GPIO_Init>

}
 8000f7c:	bf00      	nop
 8000f7e:	3730      	adds	r7, #48	@ 0x30
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40023800 	.word	0x40023800
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40020800 	.word	0x40020800
 8000f90:	40021800 	.word	0x40021800
 8000f94:	40020000 	.word	0x40020000
 8000f98:	40020c00 	.word	0x40020c00

08000f9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000fa0:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa2:	4a13      	ldr	r2, [pc, #76]	@ (8000ff0 <MX_I2C1_Init+0x54>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fa8:	4a12      	ldr	r2, [pc, #72]	@ (8000ff4 <MX_I2C1_Init+0x58>)
 8000faa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fc6:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fcc:	4b07      	ldr	r3, [pc, #28]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000fd8:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_I2C1_Init+0x50>)
 8000fda:	f002 fdad 	bl	8003b38 <HAL_I2C_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fe4:	f001 fd6e 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000144 	.word	0x20000144
 8000ff0:	40005400 	.word	0x40005400
 8000ff4:	000186a0 	.word	0x000186a0

08000ff8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b08a      	sub	sp, #40	@ 0x28
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	f107 0314 	add.w	r3, r7, #20
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
 8001008:	605a      	str	r2, [r3, #4]
 800100a:	609a      	str	r2, [r3, #8]
 800100c:	60da      	str	r2, [r3, #12]
 800100e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a19      	ldr	r2, [pc, #100]	@ (800107c <HAL_I2C_MspInit+0x84>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d12b      	bne.n	8001072 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	613b      	str	r3, [r7, #16]
 800101e:	4b18      	ldr	r3, [pc, #96]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001022:	4a17      	ldr	r2, [pc, #92]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001024:	f043 0302 	orr.w	r3, r3, #2
 8001028:	6313      	str	r3, [r2, #48]	@ 0x30
 800102a:	4b15      	ldr	r3, [pc, #84]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 800102c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	613b      	str	r3, [r7, #16]
 8001034:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001036:	23c0      	movs	r3, #192	@ 0xc0
 8001038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800103a:	2312      	movs	r3, #18
 800103c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001042:	2303      	movs	r3, #3
 8001044:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001046:	2304      	movs	r3, #4
 8001048:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104a:	f107 0314 	add.w	r3, r7, #20
 800104e:	4619      	mov	r1, r3
 8001050:	480c      	ldr	r0, [pc, #48]	@ (8001084 <HAL_I2C_MspInit+0x8c>)
 8001052:	f002 fbbb 	bl	80037cc <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
 800105a:	4b09      	ldr	r3, [pc, #36]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 800105c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105e:	4a08      	ldr	r2, [pc, #32]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001060:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001064:	6413      	str	r3, [r2, #64]	@ 0x40
 8001066:	4b06      	ldr	r3, [pc, #24]	@ (8001080 <HAL_I2C_MspInit+0x88>)
 8001068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	@ 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40005400 	.word	0x40005400
 8001080:	40023800 	.word	0x40023800
 8001084:	40020400 	.word	0x40020400

08001088 <initLab4>:
ALARM_STATE alarm_state = NO_ALARM;

uint8_t bufferTime[7] = {0};
uint8_t bufferAlarm[5] = {0};
void initLab4(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
    timer2Init();
 800108c:	f001 fd20 	bl	8002ad0 <timer2Init>
    lcd_init();
 8001090:	f001 fad2 	bl	8002638 <lcd_init>
    buttonInit();
 8001094:	f7ff fa36 	bl	8000504 <buttonInit>
    ds3231_init();
 8001098:	f7ff fb4a 	bl	8000730 <ds3231_init>
    lcd_clear(BLACK);
 800109c:	2000      	movs	r0, #0
 800109e:	f001 f8f5 	bl	800228c <lcd_clear>
    timerInit(0, 200, 200, ds3231_ReadTime);
 80010a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <initLab4+0x90>)
 80010a4:	22c8      	movs	r2, #200	@ 0xc8
 80010a6:	21c8      	movs	r1, #200	@ 0xc8
 80010a8:	2000      	movs	r0, #0
 80010aa:	f001 fd1b 	bl	8002ae4 <timerInit>
    timerInit(1, 1000, 1000, checkAlarm);
 80010ae:	4b1b      	ldr	r3, [pc, #108]	@ (800111c <initLab4+0x94>)
 80010b0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010b4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010b8:	2001      	movs	r0, #1
 80010ba:	f001 fd13 	bl	8002ae4 <timerInit>
    timerInit(2, 50, 50, buttonScan);
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <initLab4+0x98>)
 80010c0:	2232      	movs	r2, #50	@ 0x32
 80010c2:	2132      	movs	r1, #50	@ 0x32
 80010c4:	2002      	movs	r0, #2
 80010c6:	f001 fd0d 	bl	8002ae4 <timerInit>
    timerInit(3, 100, 100, mainFsm);
 80010ca:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <initLab4+0x9c>)
 80010cc:	2264      	movs	r2, #100	@ 0x64
 80010ce:	2164      	movs	r1, #100	@ 0x64
 80010d0:	2003      	movs	r0, #3
 80010d2:	f001 fd07 	bl	8002ae4 <timerInit>
    timerInit(4, 250, 250, blinkLed);
 80010d6:	4b14      	ldr	r3, [pc, #80]	@ (8001128 <initLab4+0xa0>)
 80010d8:	22fa      	movs	r2, #250	@ 0xfa
 80010da:	21fa      	movs	r1, #250	@ 0xfa
 80010dc:	2004      	movs	r0, #4
 80010de:	f001 fd01 	bl	8002ae4 <timerInit>
    timerInit(5, 500, 500, updateTimeLCD);
 80010e2:	4b12      	ldr	r3, [pc, #72]	@ (800112c <initLab4+0xa4>)
 80010e4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80010e8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80010ec:	2005      	movs	r0, #5
 80010ee:	f001 fcf9 	bl	8002ae4 <timerInit>
    ds3231_ClearAlarmFlags();
 80010f2:	f7ff fc75 	bl	80009e0 <ds3231_ClearAlarmFlags>
    disableTask(4);
 80010f6:	2004      	movs	r0, #4
 80010f8:	f001 fd8a 	bl	8002c10 <disableTask>
    lab4_state = NORMAL;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <initLab4+0xa8>)
 80010fe:	2200      	movs	r2, #0
 8001100:	701a      	strb	r2, [r3, #0]
    edit_time_state = TIME_SEC;
 8001102:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <initLab4+0xac>)
 8001104:	2200      	movs	r2, #0
 8001106:	701a      	strb	r2, [r3, #0]
    edit_alarm_state = EDIT_ALARM_SEC;
 8001108:	4b0b      	ldr	r3, [pc, #44]	@ (8001138 <initLab4+0xb0>)
 800110a:	2200      	movs	r2, #0
 800110c:	701a      	strb	r2, [r3, #0]
    initNormal();
 800110e:	f000 f9fd 	bl	800150c <initNormal>
}
 8001112:	bf00      	nop
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	080007fd 	.word	0x080007fd
 800111c:	08001149 	.word	0x08001149
 8001120:	0800051d 	.word	0x0800051d
 8001124:	0800173d 	.word	0x0800173d
 8001128:	080012dd 	.word	0x080012dd
 800112c:	08001445 	.word	0x08001445
 8001130:	200001a0 	.word	0x200001a0
 8001134:	200001a1 	.word	0x200001a1
 8001138:	200001a2 	.word	0x200001a2

0800113c <runLab4>:
void runLab4()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
    doTask();
 8001140:	f001 fd16 	bl	8002b70 <doTask>
}
 8001144:	bf00      	nop
 8001146:	bd80      	pop	{r7, pc}

08001148 <checkAlarm>:
void checkAlarm()
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af04      	add	r7, sp, #16
    ds3231_ReadAlarmFlags();
 800114e:	f7ff fc21 	bl	8000994 <ds3231_ReadAlarmFlags>
    switch (alarm_state)
 8001152:	4b21      	ldr	r3, [pc, #132]	@ (80011d8 <checkAlarm+0x90>)
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d01e      	beq.n	8001198 <checkAlarm+0x50>
 800115a:	2b01      	cmp	r3, #1
 800115c:	d135      	bne.n	80011ca <checkAlarm+0x82>
    {
    case NO_ALARM:
        /* code */
        if (ds3231_alarm1_flag == 1)
 800115e:	4b1f      	ldr	r3, [pc, #124]	@ (80011dc <checkAlarm+0x94>)
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b01      	cmp	r3, #1
 8001164:	d133      	bne.n	80011ce <checkAlarm+0x86>
        {
            alarm_state = ALARM;
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <checkAlarm+0x90>)
 8001168:	2200      	movs	r2, #0
 800116a:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", YELLOW, BLACK, 32, 0);
 800116c:	2300      	movs	r3, #0
 800116e:	9302      	str	r3, [sp, #8]
 8001170:	2320      	movs	r3, #32
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	2300      	movs	r3, #0
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 800117c:	4a18      	ldr	r2, [pc, #96]	@ (80011e0 <checkAlarm+0x98>)
 800117e:	2128      	movs	r1, #40	@ 0x28
 8001180:	2000      	movs	r0, #0
 8001182:	f001 fbb9 	bl	80028f8 <lcd_show_string>
            countAlarm = TIME_WARNING;
 8001186:	4b17      	ldr	r3, [pc, #92]	@ (80011e4 <checkAlarm+0x9c>)
 8001188:	220a      	movs	r2, #10
 800118a:	701a      	strb	r2, [r3, #0]
            ds3231_alarm1_flag = 0;
 800118c:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <checkAlarm+0x94>)
 800118e:	2200      	movs	r2, #0
 8001190:	701a      	strb	r2, [r3, #0]
            ds3231_ClearAlarmFlags();
 8001192:	f7ff fc25 	bl	80009e0 <ds3231_ClearAlarmFlags>
        }
        break;
 8001196:	e01a      	b.n	80011ce <checkAlarm+0x86>
    case ALARM:
        countAlarm--;
 8001198:	4b12      	ldr	r3, [pc, #72]	@ (80011e4 <checkAlarm+0x9c>)
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	3b01      	subs	r3, #1
 800119e:	b2da      	uxtb	r2, r3
 80011a0:	4b10      	ldr	r3, [pc, #64]	@ (80011e4 <checkAlarm+0x9c>)
 80011a2:	701a      	strb	r2, [r3, #0]
        if (countAlarm <= 0)
 80011a4:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <checkAlarm+0x9c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d10e      	bne.n	80011ca <checkAlarm+0x82>
        {
            alarm_state = NO_ALARM;
 80011ac:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <checkAlarm+0x90>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
            lcd_show_string(0, 40, "ALARM!!!", BLACK, BLACK, 32, 0);
 80011b2:	2300      	movs	r3, #0
 80011b4:	9302      	str	r3, [sp, #8]
 80011b6:	2320      	movs	r3, #32
 80011b8:	9301      	str	r3, [sp, #4]
 80011ba:	2300      	movs	r3, #0
 80011bc:	9300      	str	r3, [sp, #0]
 80011be:	2300      	movs	r3, #0
 80011c0:	4a07      	ldr	r2, [pc, #28]	@ (80011e0 <checkAlarm+0x98>)
 80011c2:	2128      	movs	r1, #40	@ 0x28
 80011c4:	2000      	movs	r0, #0
 80011c6:	f001 fb97 	bl	80028f8 <lcd_show_string>
        }
    default:
        break;
 80011ca:	bf00      	nop
 80011cc:	e000      	b.n	80011d0 <checkAlarm+0x88>
        break;
 80011ce:	bf00      	nop
    }
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000010 	.word	0x20000010
 80011dc:	200000d4 	.word	0x200000d4
 80011e0:	08007c80 	.word	0x08007c80
 80011e4:	2000019f 	.word	0x2000019f

080011e8 <displayLCD>:
void displayLCD(uint8_t number, TIME_LAB4 pos, uint8_t hiden)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b088      	sub	sp, #32
 80011ec:	af04      	add	r7, sp, #16
 80011ee:	4603      	mov	r3, r0
 80011f0:	71fb      	strb	r3, [r7, #7]
 80011f2:	460b      	mov	r3, r1
 80011f4:	71bb      	strb	r3, [r7, #6]
 80011f6:	4613      	mov	r3, r2
 80011f8:	717b      	strb	r3, [r7, #5]
    uint16_t x = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	81fb      	strh	r3, [r7, #14]
    uint16_t y = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	81bb      	strh	r3, [r7, #12]
    switch (pos)
 8001202:	79bb      	ldrb	r3, [r7, #6]
 8001204:	2b06      	cmp	r3, #6
 8001206:	d834      	bhi.n	8001272 <displayLCD+0x8a>
 8001208:	a201      	add	r2, pc, #4	@ (adr r2, 8001210 <displayLCD+0x28>)
 800120a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800120e:	bf00      	nop
 8001210:	0800122d 	.word	0x0800122d
 8001214:	08001237 	.word	0x08001237
 8001218:	08001241 	.word	0x08001241
 800121c:	0800124b 	.word	0x0800124b
 8001220:	08001269 	.word	0x08001269
 8001224:	08001255 	.word	0x08001255
 8001228:	0800125f 	.word	0x0800125f
    {
    case TIME_SEC:
        x = 70;
 800122c:	2346      	movs	r3, #70	@ 0x46
 800122e:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001230:	2364      	movs	r3, #100	@ 0x64
 8001232:	81bb      	strh	r3, [r7, #12]
        break;
 8001234:	e01e      	b.n	8001274 <displayLCD+0x8c>
    case TIME_MIN:
        /* code */
        x = 110;
 8001236:	236e      	movs	r3, #110	@ 0x6e
 8001238:	81fb      	strh	r3, [r7, #14]
        y = 100;
 800123a:	2364      	movs	r3, #100	@ 0x64
 800123c:	81bb      	strh	r3, [r7, #12]
        break;
 800123e:	e019      	b.n	8001274 <displayLCD+0x8c>
    case TIME_HOUR:
        x = 150;
 8001240:	2396      	movs	r3, #150	@ 0x96
 8001242:	81fb      	strh	r3, [r7, #14]
        y = 100;
 8001244:	2364      	movs	r3, #100	@ 0x64
 8001246:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 8001248:	e014      	b.n	8001274 <displayLCD+0x8c>
    case TIME_DATE:
        x = 70;
 800124a:	2346      	movs	r3, #70	@ 0x46
 800124c:	81fb      	strh	r3, [r7, #14]
        y = 130;
 800124e:	2382      	movs	r3, #130	@ 0x82
 8001250:	81bb      	strh	r3, [r7, #12]
        /* code */
        break;
 8001252:	e00f      	b.n	8001274 <displayLCD+0x8c>
    case TIME_MONTH:
        /* code */
        x = 110;
 8001254:	236e      	movs	r3, #110	@ 0x6e
 8001256:	81fb      	strh	r3, [r7, #14]
        y = 130;
 8001258:	2382      	movs	r3, #130	@ 0x82
 800125a:	81bb      	strh	r3, [r7, #12]
        break;
 800125c:	e00a      	b.n	8001274 <displayLCD+0x8c>
    case TIME_YEAR:

        /* code */
        x = 150;
 800125e:	2396      	movs	r3, #150	@ 0x96
 8001260:	81fb      	strh	r3, [r7, #14]
        y = 130;
 8001262:	2382      	movs	r3, #130	@ 0x82
 8001264:	81bb      	strh	r3, [r7, #12]
        break;
 8001266:	e005      	b.n	8001274 <displayLCD+0x8c>
    case TIME_DAY:
        x = 20;
 8001268:	2314      	movs	r3, #20
 800126a:	81fb      	strh	r3, [r7, #14]
        y = 130;
 800126c:	2382      	movs	r3, #130	@ 0x82
 800126e:	81bb      	strh	r3, [r7, #12]
        break;
 8001270:	e000      	b.n	8001274 <displayLCD+0x8c>

    default:
        break;
 8001272:	bf00      	nop
    }
    if (hiden == 1)
 8001274:	797b      	ldrb	r3, [r7, #5]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d10c      	bne.n	8001294 <displayLCD+0xac>
        lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 800127a:	89b9      	ldrh	r1, [r7, #12]
 800127c:	89f8      	ldrh	r0, [r7, #14]
 800127e:	2300      	movs	r3, #0
 8001280:	9302      	str	r3, [sp, #8]
 8001282:	2318      	movs	r3, #24
 8001284:	9301      	str	r3, [sp, #4]
 8001286:	2300      	movs	r3, #0
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	2300      	movs	r3, #0
 800128c:	4a12      	ldr	r2, [pc, #72]	@ (80012d8 <displayLCD+0xf0>)
 800128e:	f001 fb33 	bl	80028f8 <lcd_show_string>
    {
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
        if (number == ALARM_SKIP)
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
    }
}
 8001292:	e01d      	b.n	80012d0 <displayLCD+0xe8>
        lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 8001294:	79fb      	ldrb	r3, [r7, #7]
 8001296:	b29a      	uxth	r2, r3
 8001298:	89b9      	ldrh	r1, [r7, #12]
 800129a:	89f8      	ldrh	r0, [r7, #14]
 800129c:	2318      	movs	r3, #24
 800129e:	9302      	str	r3, [sp, #8]
 80012a0:	2300      	movs	r3, #0
 80012a2:	9301      	str	r3, [sp, #4]
 80012a4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80012a8:	9300      	str	r3, [sp, #0]
 80012aa:	2302      	movs	r3, #2
 80012ac:	f001 f924 	bl	80024f8 <lcd_show_int_num>
        if (number == ALARM_SKIP)
 80012b0:	79fb      	ldrb	r3, [r7, #7]
 80012b2:	2b63      	cmp	r3, #99	@ 0x63
 80012b4:	d10c      	bne.n	80012d0 <displayLCD+0xe8>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 80012b6:	89b9      	ldrh	r1, [r7, #12]
 80012b8:	89f8      	ldrh	r0, [r7, #14]
 80012ba:	2300      	movs	r3, #0
 80012bc:	9302      	str	r3, [sp, #8]
 80012be:	2318      	movs	r3, #24
 80012c0:	9301      	str	r3, [sp, #4]
 80012c2:	2300      	movs	r3, #0
 80012c4:	9300      	str	r3, [sp, #0]
 80012c6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80012ca:	4a03      	ldr	r2, [pc, #12]	@ (80012d8 <displayLCD+0xf0>)
 80012cc:	f001 fb14 	bl	80028f8 <lcd_show_string>
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	08007c8c 	.word	0x08007c8c

080012dc <blinkLed>:
void blinkLed()
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b086      	sub	sp, #24
 80012e0:	af04      	add	r7, sp, #16
    if (lab4_state == NORMAL)
 80012e2:	4b51      	ldr	r3, [pc, #324]	@ (8001428 <blinkLed+0x14c>)
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f000 8098 	beq.w	800141c <blinkLed+0x140>
        return;

    uint8_t number;
    TIME_LAB4 pos_to_blink;
    uint16_t x = 0, y = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	80bb      	strh	r3, [r7, #4]
 80012f0:	2300      	movs	r3, #0
 80012f2:	807b      	strh	r3, [r7, #2]

    if (lab4_state == EDIT_TIME)
 80012f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001428 <blinkLed+0x14c>)
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d107      	bne.n	800130c <blinkLed+0x30>
    {
        pos_to_blink = (TIME_LAB4)edit_time_state;
 80012fc:	4b4b      	ldr	r3, [pc, #300]	@ (800142c <blinkLed+0x150>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	71bb      	strb	r3, [r7, #6]
        number = bufferTime[pos_to_blink];
 8001302:	79bb      	ldrb	r3, [r7, #6]
 8001304:	4a4a      	ldr	r2, [pc, #296]	@ (8001430 <blinkLed+0x154>)
 8001306:	5cd3      	ldrb	r3, [r2, r3]
 8001308:	71fb      	strb	r3, [r7, #7]
 800130a:	e006      	b.n	800131a <blinkLed+0x3e>
    }
    else
    {
        pos_to_blink = (TIME_LAB4)edit_alarm_state;
 800130c:	4b49      	ldr	r3, [pc, #292]	@ (8001434 <blinkLed+0x158>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	71bb      	strb	r3, [r7, #6]
        number = bufferAlarm[pos_to_blink];
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	4a48      	ldr	r2, [pc, #288]	@ (8001438 <blinkLed+0x15c>)
 8001316:	5cd3      	ldrb	r3, [r2, r3]
 8001318:	71fb      	strb	r3, [r7, #7]
    }

    // *** LỖI CẦN SỬA: PHẢI LẤY TỌA ĐỘ X, Y ***
    switch (pos_to_blink)
 800131a:	79bb      	ldrb	r3, [r7, #6]
 800131c:	2b06      	cmp	r3, #6
 800131e:	d87f      	bhi.n	8001420 <blinkLed+0x144>
 8001320:	a201      	add	r2, pc, #4	@ (adr r2, 8001328 <blinkLed+0x4c>)
 8001322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001326:	bf00      	nop
 8001328:	08001345 	.word	0x08001345
 800132c:	0800134f 	.word	0x0800134f
 8001330:	08001359 	.word	0x08001359
 8001334:	08001363 	.word	0x08001363
 8001338:	08001381 	.word	0x08001381
 800133c:	0800136d 	.word	0x0800136d
 8001340:	08001377 	.word	0x08001377
    {
    case TIME_SEC:
        x = 70;
 8001344:	2346      	movs	r3, #70	@ 0x46
 8001346:	80bb      	strh	r3, [r7, #4]
        y = 100;
 8001348:	2364      	movs	r3, #100	@ 0x64
 800134a:	807b      	strh	r3, [r7, #2]
        break;
 800134c:	e01d      	b.n	800138a <blinkLed+0xae>
    case TIME_MIN:
        x = 110;
 800134e:	236e      	movs	r3, #110	@ 0x6e
 8001350:	80bb      	strh	r3, [r7, #4]
        y = 100;
 8001352:	2364      	movs	r3, #100	@ 0x64
 8001354:	807b      	strh	r3, [r7, #2]
        break;
 8001356:	e018      	b.n	800138a <blinkLed+0xae>
    case TIME_HOUR:
        x = 150;
 8001358:	2396      	movs	r3, #150	@ 0x96
 800135a:	80bb      	strh	r3, [r7, #4]
        y = 100;
 800135c:	2364      	movs	r3, #100	@ 0x64
 800135e:	807b      	strh	r3, [r7, #2]
        break;
 8001360:	e013      	b.n	800138a <blinkLed+0xae>
    case TIME_DATE:
        x = 70;
 8001362:	2346      	movs	r3, #70	@ 0x46
 8001364:	80bb      	strh	r3, [r7, #4]
        y = 130;
 8001366:	2382      	movs	r3, #130	@ 0x82
 8001368:	807b      	strh	r3, [r7, #2]
        break;
 800136a:	e00e      	b.n	800138a <blinkLed+0xae>
    case TIME_MONTH:
        x = 110;
 800136c:	236e      	movs	r3, #110	@ 0x6e
 800136e:	80bb      	strh	r3, [r7, #4]
        y = 130;
 8001370:	2382      	movs	r3, #130	@ 0x82
 8001372:	807b      	strh	r3, [r7, #2]
        break;
 8001374:	e009      	b.n	800138a <blinkLed+0xae>
    case TIME_YEAR:
        x = 150;
 8001376:	2396      	movs	r3, #150	@ 0x96
 8001378:	80bb      	strh	r3, [r7, #4]
        y = 130;
 800137a:	2382      	movs	r3, #130	@ 0x82
 800137c:	807b      	strh	r3, [r7, #2]
        break;
 800137e:	e004      	b.n	800138a <blinkLed+0xae>
    case TIME_DAY:
        x = 20;
 8001380:	2314      	movs	r3, #20
 8001382:	80bb      	strh	r3, [r7, #4]
        y = 130;
 8001384:	2382      	movs	r3, #130	@ 0x82
 8001386:	807b      	strh	r3, [r7, #2]
        break;
 8001388:	bf00      	nop
    default:
        return;
    }

    Blink = 1 - Blink; // Lật cờ 0 -> 1 -> 0
 800138a:	4b2c      	ldr	r3, [pc, #176]	@ (800143c <blinkLed+0x160>)
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	f1c3 0301 	rsb	r3, r3, #1
 8001392:	b2da      	uxtb	r2, r3
 8001394:	4b29      	ldr	r3, [pc, #164]	@ (800143c <blinkLed+0x160>)
 8001396:	701a      	strb	r2, [r3, #0]

    if (Blink)
 8001398:	4b28      	ldr	r3, [pc, #160]	@ (800143c <blinkLed+0x160>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d01f      	beq.n	80013e0 <blinkLed+0x104>
    {
        // Hiện: Vẽ màu VÀNG
        if (number == ALARM_SKIP)
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2b63      	cmp	r3, #99	@ 0x63
 80013a4:	d10d      	bne.n	80013c2 <blinkLed+0xe6>
            lcd_show_string(x, y, "--", YELLOW, BLACK, 24, 0);
 80013a6:	8879      	ldrh	r1, [r7, #2]
 80013a8:	88b8      	ldrh	r0, [r7, #4]
 80013aa:	2300      	movs	r3, #0
 80013ac:	9302      	str	r3, [sp, #8]
 80013ae:	2318      	movs	r3, #24
 80013b0:	9301      	str	r3, [sp, #4]
 80013b2:	2300      	movs	r3, #0
 80013b4:	9300      	str	r3, [sp, #0]
 80013b6:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013ba:	4a21      	ldr	r2, [pc, #132]	@ (8001440 <blinkLed+0x164>)
 80013bc:	f001 fa9c 	bl	80028f8 <lcd_show_string>
 80013c0:	e02f      	b.n	8001422 <blinkLed+0x146>
        else
            lcd_show_int_num(x, y, number, 2, YELLOW, BLACK, 24);
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	8879      	ldrh	r1, [r7, #2]
 80013c8:	88b8      	ldrh	r0, [r7, #4]
 80013ca:	2318      	movs	r3, #24
 80013cc:	9302      	str	r3, [sp, #8]
 80013ce:	2300      	movs	r3, #0
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80013d6:	9300      	str	r3, [sp, #0]
 80013d8:	2302      	movs	r3, #2
 80013da:	f001 f88d 	bl	80024f8 <lcd_show_int_num>
 80013de:	e020      	b.n	8001422 <blinkLed+0x146>
    }
    else
    {
        // Ẩn: Vẽ màu ĐEN
        if (number == ALARM_SKIP)
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	2b63      	cmp	r3, #99	@ 0x63
 80013e4:	d10c      	bne.n	8001400 <blinkLed+0x124>
            lcd_show_string(x, y, "--", BLACK, BLACK, 24, 0);
 80013e6:	8879      	ldrh	r1, [r7, #2]
 80013e8:	88b8      	ldrh	r0, [r7, #4]
 80013ea:	2300      	movs	r3, #0
 80013ec:	9302      	str	r3, [sp, #8]
 80013ee:	2318      	movs	r3, #24
 80013f0:	9301      	str	r3, [sp, #4]
 80013f2:	2300      	movs	r3, #0
 80013f4:	9300      	str	r3, [sp, #0]
 80013f6:	2300      	movs	r3, #0
 80013f8:	4a11      	ldr	r2, [pc, #68]	@ (8001440 <blinkLed+0x164>)
 80013fa:	f001 fa7d 	bl	80028f8 <lcd_show_string>
 80013fe:	e010      	b.n	8001422 <blinkLed+0x146>
        else
            lcd_show_int_num(x, y, number, 2, BLACK, BLACK, 24);
 8001400:	79fb      	ldrb	r3, [r7, #7]
 8001402:	b29a      	uxth	r2, r3
 8001404:	8879      	ldrh	r1, [r7, #2]
 8001406:	88b8      	ldrh	r0, [r7, #4]
 8001408:	2318      	movs	r3, #24
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	2300      	movs	r3, #0
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	2300      	movs	r3, #0
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	2302      	movs	r3, #2
 8001416:	f001 f86f 	bl	80024f8 <lcd_show_int_num>
 800141a:	e002      	b.n	8001422 <blinkLed+0x146>
        return;
 800141c:	bf00      	nop
 800141e:	e000      	b.n	8001422 <blinkLed+0x146>
        return;
 8001420:	bf00      	nop
    }
}
 8001422:	3708      	adds	r7, #8
 8001424:	46bd      	mov	sp, r7
 8001426:	bd80      	pop	{r7, pc}
 8001428:	200001a0 	.word	0x200001a0
 800142c:	200001a1 	.word	0x200001a1
 8001430:	200001a4 	.word	0x200001a4
 8001434:	200001a2 	.word	0x200001a2
 8001438:	200001ac 	.word	0x200001ac
 800143c:	20000198 	.word	0x20000198
 8001440:	08007c8c 	.word	0x08007c8c

08001444 <updateTimeLCD>:

void updateTimeLCD()
{
 8001444:	b580      	push	{r7, lr}
 8001446:	af00      	add	r7, sp, #0
    ds3231_ReadTime();
 8001448:	f7ff f9d8 	bl	80007fc <ds3231_ReadTime>
    bufferTime[TIME_SEC] = ds3231_sec;
 800144c:	4b27      	ldr	r3, [pc, #156]	@ (80014ec <updateTimeLCD+0xa8>)
 800144e:	781a      	ldrb	r2, [r3, #0]
 8001450:	4b27      	ldr	r3, [pc, #156]	@ (80014f0 <updateTimeLCD+0xac>)
 8001452:	701a      	strb	r2, [r3, #0]
    bufferTime[TIME_MIN] = ds3231_min;
 8001454:	4b27      	ldr	r3, [pc, #156]	@ (80014f4 <updateTimeLCD+0xb0>)
 8001456:	781a      	ldrb	r2, [r3, #0]
 8001458:	4b25      	ldr	r3, [pc, #148]	@ (80014f0 <updateTimeLCD+0xac>)
 800145a:	705a      	strb	r2, [r3, #1]
    bufferTime[TIME_HOUR] = ds3231_hours;
 800145c:	4b26      	ldr	r3, [pc, #152]	@ (80014f8 <updateTimeLCD+0xb4>)
 800145e:	781a      	ldrb	r2, [r3, #0]
 8001460:	4b23      	ldr	r3, [pc, #140]	@ (80014f0 <updateTimeLCD+0xac>)
 8001462:	709a      	strb	r2, [r3, #2]
    bufferTime[TIME_DATE] = ds3231_date;
 8001464:	4b25      	ldr	r3, [pc, #148]	@ (80014fc <updateTimeLCD+0xb8>)
 8001466:	781a      	ldrb	r2, [r3, #0]
 8001468:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <updateTimeLCD+0xac>)
 800146a:	70da      	strb	r2, [r3, #3]
    bufferTime[TIME_MONTH] = ds3231_month;
 800146c:	4b24      	ldr	r3, [pc, #144]	@ (8001500 <updateTimeLCD+0xbc>)
 800146e:	781a      	ldrb	r2, [r3, #0]
 8001470:	4b1f      	ldr	r3, [pc, #124]	@ (80014f0 <updateTimeLCD+0xac>)
 8001472:	715a      	strb	r2, [r3, #5]
    bufferTime[TIME_YEAR] = ds3231_year;
 8001474:	4b23      	ldr	r3, [pc, #140]	@ (8001504 <updateTimeLCD+0xc0>)
 8001476:	781a      	ldrb	r2, [r3, #0]
 8001478:	4b1d      	ldr	r3, [pc, #116]	@ (80014f0 <updateTimeLCD+0xac>)
 800147a:	719a      	strb	r2, [r3, #6]
    bufferTime[TIME_DAY] = ds3231_day;
 800147c:	4b22      	ldr	r3, [pc, #136]	@ (8001508 <updateTimeLCD+0xc4>)
 800147e:	781a      	ldrb	r2, [r3, #0]
 8001480:	4b1b      	ldr	r3, [pc, #108]	@ (80014f0 <updateTimeLCD+0xac>)
 8001482:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 8001484:	4b1a      	ldr	r3, [pc, #104]	@ (80014f0 <updateTimeLCD+0xac>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2200      	movs	r2, #0
 800148a:	2100      	movs	r1, #0
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff feab 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 8001492:	4b17      	ldr	r3, [pc, #92]	@ (80014f0 <updateTimeLCD+0xac>)
 8001494:	785b      	ldrb	r3, [r3, #1]
 8001496:	2200      	movs	r2, #0
 8001498:	2101      	movs	r1, #1
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff fea4 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 80014a0:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <updateTimeLCD+0xac>)
 80014a2:	789b      	ldrb	r3, [r3, #2]
 80014a4:	2200      	movs	r2, #0
 80014a6:	2102      	movs	r1, #2
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff fe9d 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 80014ae:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <updateTimeLCD+0xac>)
 80014b0:	78db      	ldrb	r3, [r3, #3]
 80014b2:	2200      	movs	r2, #0
 80014b4:	2103      	movs	r1, #3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fe96 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 80014bc:	4b0c      	ldr	r3, [pc, #48]	@ (80014f0 <updateTimeLCD+0xac>)
 80014be:	795b      	ldrb	r3, [r3, #5]
 80014c0:	2200      	movs	r2, #0
 80014c2:	2105      	movs	r1, #5
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fe8f 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 80014ca:	4b09      	ldr	r3, [pc, #36]	@ (80014f0 <updateTimeLCD+0xac>)
 80014cc:	799b      	ldrb	r3, [r3, #6]
 80014ce:	2200      	movs	r2, #0
 80014d0:	2106      	movs	r1, #6
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fe88 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 80014d8:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <updateTimeLCD+0xac>)
 80014da:	791b      	ldrb	r3, [r3, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	2104      	movs	r1, #4
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fe81 	bl	80011e8 <displayLCD>
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	200000e1 	.word	0x200000e1
 80014f0:	200001a4 	.word	0x200001a4
 80014f4:	200000e0 	.word	0x200000e0
 80014f8:	200000df 	.word	0x200000df
 80014fc:	200000e2 	.word	0x200000e2
 8001500:	200000e4 	.word	0x200000e4
 8001504:	200000e5 	.word	0x200000e5
 8001508:	200000e3 	.word	0x200000e3

0800150c <initNormal>:

void initNormal(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b084      	sub	sp, #16
 8001510:	af04      	add	r7, sp, #16

    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 8001512:	2300      	movs	r3, #0
 8001514:	9302      	str	r3, [sp, #8]
 8001516:	2318      	movs	r3, #24
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	2300      	movs	r3, #0
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2300      	movs	r3, #0
 8001520:	4a10      	ldr	r2, [pc, #64]	@ (8001564 <initNormal+0x58>)
 8001522:	2105      	movs	r1, #5
 8001524:	2000      	movs	r0, #0
 8001526:	f001 f9e7 	bl	80028f8 <lcd_show_string>
    lcd_show_string(0, 5, NORMAL_MODE, WHITE, BLACK, 24, 0);
 800152a:	2300      	movs	r3, #0
 800152c:	9302      	str	r3, [sp, #8]
 800152e:	2318      	movs	r3, #24
 8001530:	9301      	str	r3, [sp, #4]
 8001532:	2300      	movs	r3, #0
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800153a:	4a0b      	ldr	r2, [pc, #44]	@ (8001568 <initNormal+0x5c>)
 800153c:	2105      	movs	r1, #5
 800153e:	2000      	movs	r0, #0
 8001540:	f001 f9da 	bl	80028f8 <lcd_show_string>
    updateTimeLCD();
 8001544:	f7ff ff7e 	bl	8001444 <updateTimeLCD>
    ds3231_ClearAlarmFlags();
 8001548:	f7ff fa4a 	bl	80009e0 <ds3231_ClearAlarmFlags>
    enableTask(5); // enable task update information every seconds
 800154c:	2005      	movs	r0, #5
 800154e:	f001 fb79 	bl	8002c44 <enableTask>
    enableTask(1);
 8001552:	2001      	movs	r0, #1
 8001554:	f001 fb76 	bl	8002c44 <enableTask>
    disableTask(4); // disable task blink led
 8001558:	2004      	movs	r0, #4
 800155a:	f001 fb59 	bl	8002c10 <disableTask>
}
 800155e:	bf00      	nop
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	08007c90 	.word	0x08007c90
 8001568:	08007cac 	.word	0x08007cac

0800156c <initEditTime>:
void initEditTime(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 8001572:	2300      	movs	r3, #0
 8001574:	9302      	str	r3, [sp, #8]
 8001576:	2318      	movs	r3, #24
 8001578:	9301      	str	r3, [sp, #4]
 800157a:	2300      	movs	r3, #0
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	2300      	movs	r3, #0
 8001580:	4a28      	ldr	r2, [pc, #160]	@ (8001624 <initEditTime+0xb8>)
 8001582:	2105      	movs	r1, #5
 8001584:	2000      	movs	r0, #0
 8001586:	f001 f9b7 	bl	80028f8 <lcd_show_string>
    lcd_show_string(0, 5, EDIT_TIME_MODE, WHITE, BLACK, 24, 0);
 800158a:	2300      	movs	r3, #0
 800158c:	9302      	str	r3, [sp, #8]
 800158e:	2318      	movs	r3, #24
 8001590:	9301      	str	r3, [sp, #4]
 8001592:	2300      	movs	r3, #0
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800159a:	4a23      	ldr	r2, [pc, #140]	@ (8001628 <initEditTime+0xbc>)
 800159c:	2105      	movs	r1, #5
 800159e:	2000      	movs	r0, #0
 80015a0:	f001 f9aa 	bl	80028f8 <lcd_show_string>

    displayLCD(bufferTime[TIME_SEC], TIME_SEC, 0);
 80015a4:	4b21      	ldr	r3, [pc, #132]	@ (800162c <initEditTime+0xc0>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	2200      	movs	r2, #0
 80015aa:	2100      	movs	r1, #0
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fe1b 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_MIN], TIME_MIN, 0);
 80015b2:	4b1e      	ldr	r3, [pc, #120]	@ (800162c <initEditTime+0xc0>)
 80015b4:	785b      	ldrb	r3, [r3, #1]
 80015b6:	2200      	movs	r2, #0
 80015b8:	2101      	movs	r1, #1
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7ff fe14 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_HOUR], TIME_HOUR, 0);
 80015c0:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <initEditTime+0xc0>)
 80015c2:	789b      	ldrb	r3, [r3, #2]
 80015c4:	2200      	movs	r2, #0
 80015c6:	2102      	movs	r1, #2
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff fe0d 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_DATE], TIME_DATE, 0);
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <initEditTime+0xc0>)
 80015d0:	78db      	ldrb	r3, [r3, #3]
 80015d2:	2200      	movs	r2, #0
 80015d4:	2103      	movs	r1, #3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff fe06 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_MONTH], TIME_MONTH, 0);
 80015dc:	4b13      	ldr	r3, [pc, #76]	@ (800162c <initEditTime+0xc0>)
 80015de:	795b      	ldrb	r3, [r3, #5]
 80015e0:	2200      	movs	r2, #0
 80015e2:	2105      	movs	r1, #5
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fdff 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_YEAR], TIME_YEAR, 0);
 80015ea:	4b10      	ldr	r3, [pc, #64]	@ (800162c <initEditTime+0xc0>)
 80015ec:	799b      	ldrb	r3, [r3, #6]
 80015ee:	2200      	movs	r2, #0
 80015f0:	2106      	movs	r1, #6
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fdf8 	bl	80011e8 <displayLCD>
    displayLCD(bufferTime[TIME_DAY], TIME_DAY, 0);
 80015f8:	4b0c      	ldr	r3, [pc, #48]	@ (800162c <initEditTime+0xc0>)
 80015fa:	791b      	ldrb	r3, [r3, #4]
 80015fc:	2200      	movs	r2, #0
 80015fe:	2104      	movs	r1, #4
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fdf1 	bl	80011e8 <displayLCD>
    edit_time_state = TIME_SEC;
 8001606:	4b0a      	ldr	r3, [pc, #40]	@ (8001630 <initEditTime+0xc4>)
 8001608:	2200      	movs	r2, #0
 800160a:	701a      	strb	r2, [r3, #0]
    disableTask(1);
 800160c:	2001      	movs	r0, #1
 800160e:	f001 faff 	bl	8002c10 <disableTask>
    enableTask(4);  // enable task update information every seconds
 8001612:	2004      	movs	r0, #4
 8001614:	f001 fb16 	bl	8002c44 <enableTask>
    disableTask(5); // disable task blink led
 8001618:	2005      	movs	r0, #5
 800161a:	f001 faf9 	bl	8002c10 <disableTask>
}
 800161e:	bf00      	nop
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	08007c90 	.word	0x08007c90
 8001628:	08007cb8 	.word	0x08007cb8
 800162c:	200001a4 	.word	0x200001a4
 8001630:	200001a1 	.word	0x200001a1

08001634 <initEditAlarm>:

void initEditAlarm(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af04      	add	r7, sp, #16
    lcd_show_string(0, 5, DELETE_FILL, BLACK, BLACK, 24, 0);
 800163a:	2300      	movs	r3, #0
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	2318      	movs	r3, #24
 8001640:	9301      	str	r3, [sp, #4]
 8001642:	2300      	movs	r3, #0
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	2300      	movs	r3, #0
 8001648:	4a33      	ldr	r2, [pc, #204]	@ (8001718 <initEditAlarm+0xe4>)
 800164a:	2105      	movs	r1, #5
 800164c:	2000      	movs	r0, #0
 800164e:	f001 f953 	bl	80028f8 <lcd_show_string>
    lcd_show_string(0, 5, EDIT_ALARM_MODE, WHITE, BLACK, 24, 0);
 8001652:	2300      	movs	r3, #0
 8001654:	9302      	str	r3, [sp, #8]
 8001656:	2318      	movs	r3, #24
 8001658:	9301      	str	r3, [sp, #4]
 800165a:	2300      	movs	r3, #0
 800165c:	9300      	str	r3, [sp, #0]
 800165e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001662:	4a2e      	ldr	r2, [pc, #184]	@ (800171c <initEditAlarm+0xe8>)
 8001664:	2105      	movs	r1, #5
 8001666:	2000      	movs	r0, #0
 8001668:	f001 f946 	bl	80028f8 <lcd_show_string>

    ds3231_ReadAlarmSettings();
 800166c:	f7ff fa04 	bl	8000a78 <ds3231_ReadAlarmSettings>
    bufferAlarm[EDIT_ALARM_SEC] = ds3231_a1_second;
 8001670:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <initEditAlarm+0xec>)
 8001672:	781a      	ldrb	r2, [r3, #0]
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <initEditAlarm+0xf0>)
 8001676:	701a      	strb	r2, [r3, #0]
    bufferAlarm[EDIT_ALARM_MIN] = ds3231_a1_minute;
 8001678:	4b2b      	ldr	r3, [pc, #172]	@ (8001728 <initEditAlarm+0xf4>)
 800167a:	781a      	ldrb	r2, [r3, #0]
 800167c:	4b29      	ldr	r3, [pc, #164]	@ (8001724 <initEditAlarm+0xf0>)
 800167e:	705a      	strb	r2, [r3, #1]
    bufferAlarm[EDIT_ALARM_HOUR] = ds3231_a1_hour;
 8001680:	4b2a      	ldr	r3, [pc, #168]	@ (800172c <initEditAlarm+0xf8>)
 8001682:	781a      	ldrb	r2, [r3, #0]
 8001684:	4b27      	ldr	r3, [pc, #156]	@ (8001724 <initEditAlarm+0xf0>)
 8001686:	709a      	strb	r2, [r3, #2]
    bufferAlarm[EDIT_ALARM_DATE] = ds3231_a1_day;
 8001688:	4b29      	ldr	r3, [pc, #164]	@ (8001730 <initEditAlarm+0xfc>)
 800168a:	781a      	ldrb	r2, [r3, #0]
 800168c:	4b25      	ldr	r3, [pc, #148]	@ (8001724 <initEditAlarm+0xf0>)
 800168e:	70da      	strb	r2, [r3, #3]
    bufferAlarm[EDIT_ALARM_DAY] = ds3231_a1_isDayOfWeek;
 8001690:	4b28      	ldr	r3, [pc, #160]	@ (8001734 <initEditAlarm+0x100>)
 8001692:	781a      	ldrb	r2, [r3, #0]
 8001694:	4b23      	ldr	r3, [pc, #140]	@ (8001724 <initEditAlarm+0xf0>)
 8001696:	711a      	strb	r2, [r3, #4]

    displayLCD(bufferAlarm[EDIT_ALARM_SEC], EDIT_ALARM_SEC, 0);
 8001698:	4b22      	ldr	r3, [pc, #136]	@ (8001724 <initEditAlarm+0xf0>)
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2200      	movs	r2, #0
 800169e:	2100      	movs	r1, #0
 80016a0:	4618      	mov	r0, r3
 80016a2:	f7ff fda1 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 80016a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001724 <initEditAlarm+0xf0>)
 80016a8:	785b      	ldrb	r3, [r3, #1]
 80016aa:	2200      	movs	r2, #0
 80016ac:	2101      	movs	r1, #1
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fd9a 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 80016b4:	4b1b      	ldr	r3, [pc, #108]	@ (8001724 <initEditAlarm+0xf0>)
 80016b6:	789b      	ldrb	r3, [r3, #2]
 80016b8:	2200      	movs	r2, #0
 80016ba:	2102      	movs	r1, #2
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fd93 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 80016c2:	4b18      	ldr	r3, [pc, #96]	@ (8001724 <initEditAlarm+0xf0>)
 80016c4:	78db      	ldrb	r3, [r3, #3]
 80016c6:	2200      	movs	r2, #0
 80016c8:	2103      	movs	r1, #3
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fd8c 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 80016d0:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <initEditAlarm+0xf0>)
 80016d2:	791b      	ldrb	r3, [r3, #4]
 80016d4:	2200      	movs	r2, #0
 80016d6:	2104      	movs	r1, #4
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fd85 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_MONTH, 1);
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <initEditAlarm+0xf0>)
 80016e0:	791b      	ldrb	r3, [r3, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	2105      	movs	r1, #5
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fd7e 	bl	80011e8 <displayLCD>
    displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_YEAR, 1);
 80016ec:	4b0d      	ldr	r3, [pc, #52]	@ (8001724 <initEditAlarm+0xf0>)
 80016ee:	791b      	ldrb	r3, [r3, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	2106      	movs	r1, #6
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fd77 	bl	80011e8 <displayLCD>
    edit_alarm_state = EDIT_ALARM_SEC;
 80016fa:	4b0f      	ldr	r3, [pc, #60]	@ (8001738 <initEditAlarm+0x104>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	701a      	strb	r2, [r3, #0]
    disableTask(1);
 8001700:	2001      	movs	r0, #1
 8001702:	f001 fa85 	bl	8002c10 <disableTask>
    enableTask(4);  // enable task update information every seconds
 8001706:	2004      	movs	r0, #4
 8001708:	f001 fa9c 	bl	8002c44 <enableTask>
    disableTask(5); // disable task blink led
 800170c:	2005      	movs	r0, #5
 800170e:	f001 fa7f 	bl	8002c10 <disableTask>
}
 8001712:	bf00      	nop
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	08007c90 	.word	0x08007c90
 800171c:	08007cc8 	.word	0x08007cc8
 8001720:	200000e6 	.word	0x200000e6
 8001724:	200001ac 	.word	0x200001ac
 8001728:	200000e7 	.word	0x200000e7
 800172c:	200000e8 	.word	0x200000e8
 8001730:	200000e9 	.word	0x200000e9
 8001734:	200000ea 	.word	0x200000ea
 8001738:	200001a2 	.word	0x200001a2

0800173c <mainFsm>:

void mainFsm(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af04      	add	r7, sp, #16

    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every

    isENpress = buttonFirstPress(BUTTON_EN); //
 8001742:	200e      	movs	r0, #14
 8001744:	f7fe ffc8 	bl	80006d8 <buttonFirstPress>
 8001748:	4603      	mov	r3, r0
 800174a:	461a      	mov	r2, r3
 800174c:	4b7e      	ldr	r3, [pc, #504]	@ (8001948 <mainFsm+0x20c>)
 800174e:	701a      	strb	r2, [r3, #0]
    isBACKpress = buttonFirstPress(BUTTON_BACK);
 8001750:	200f      	movs	r0, #15
 8001752:	f7fe ffc1 	bl	80006d8 <buttonFirstPress>
 8001756:	4603      	mov	r3, r0
 8001758:	461a      	mov	r2, r3
 800175a:	4b7c      	ldr	r3, [pc, #496]	@ (800194c <mainFsm+0x210>)
 800175c:	701a      	strb	r2, [r3, #0]
    isNEXTpress = buttonFirstPress(BUTTON_RIGHT);
 800175e:	200d      	movs	r0, #13
 8001760:	f7fe ffba 	bl	80006d8 <buttonFirstPress>
 8001764:	4603      	mov	r3, r0
 8001766:	461a      	mov	r2, r3
 8001768:	4b79      	ldr	r3, [pc, #484]	@ (8001950 <mainFsm+0x214>)
 800176a:	701a      	strb	r2, [r3, #0]
    isUPpress = buttonFirstPress(BUTTON_UP);
 800176c:	200a      	movs	r0, #10
 800176e:	f7fe ffb3 	bl	80006d8 <buttonFirstPress>
 8001772:	4603      	mov	r3, r0
 8001774:	461a      	mov	r2, r3
 8001776:	4b77      	ldr	r3, [pc, #476]	@ (8001954 <mainFsm+0x218>)
 8001778:	701a      	strb	r2, [r3, #0]
    isOnePress = buttonFirstPress(BUTTON_1);
 800177a:	2001      	movs	r0, #1
 800177c:	f7fe ffac 	bl	80006d8 <buttonFirstPress>
 8001780:	4603      	mov	r3, r0
 8001782:	461a      	mov	r2, r3
 8001784:	4b74      	ldr	r3, [pc, #464]	@ (8001958 <mainFsm+0x21c>)
 8001786:	701a      	strb	r2, [r3, #0]

    // Hiển thị nút nhấn lên LCD
    if (isENpress)
 8001788:	4b6f      	ldr	r3, [pc, #444]	@ (8001948 <mainFsm+0x20c>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d00d      	beq.n	80017ac <mainFsm+0x70>
        lcd_show_string(0, 160, "EN       ", WHITE, BLACK, 16, 0);
 8001790:	2300      	movs	r3, #0
 8001792:	9302      	str	r3, [sp, #8]
 8001794:	2310      	movs	r3, #16
 8001796:	9301      	str	r3, [sp, #4]
 8001798:	2300      	movs	r3, #0
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017a0:	4a6e      	ldr	r2, [pc, #440]	@ (800195c <mainFsm+0x220>)
 80017a2:	21a0      	movs	r1, #160	@ 0xa0
 80017a4:	2000      	movs	r0, #0
 80017a6:	f001 f8a7 	bl	80028f8 <lcd_show_string>
 80017aa:	e065      	b.n	8001878 <mainFsm+0x13c>
    else if (isBACKpress)
 80017ac:	4b67      	ldr	r3, [pc, #412]	@ (800194c <mainFsm+0x210>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d00d      	beq.n	80017d0 <mainFsm+0x94>
        lcd_show_string(0, 160, "BACK     ", WHITE, BLACK, 16, 0);
 80017b4:	2300      	movs	r3, #0
 80017b6:	9302      	str	r3, [sp, #8]
 80017b8:	2310      	movs	r3, #16
 80017ba:	9301      	str	r3, [sp, #4]
 80017bc:	2300      	movs	r3, #0
 80017be:	9300      	str	r3, [sp, #0]
 80017c0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017c4:	4a66      	ldr	r2, [pc, #408]	@ (8001960 <mainFsm+0x224>)
 80017c6:	21a0      	movs	r1, #160	@ 0xa0
 80017c8:	2000      	movs	r0, #0
 80017ca:	f001 f895 	bl	80028f8 <lcd_show_string>
 80017ce:	e053      	b.n	8001878 <mainFsm+0x13c>
    else if (isNEXTpress)
 80017d0:	4b5f      	ldr	r3, [pc, #380]	@ (8001950 <mainFsm+0x214>)
 80017d2:	781b      	ldrb	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d00d      	beq.n	80017f4 <mainFsm+0xb8>
        lcd_show_string(0, 160, "NEXT     ", WHITE, BLACK, 16, 0);
 80017d8:	2300      	movs	r3, #0
 80017da:	9302      	str	r3, [sp, #8]
 80017dc:	2310      	movs	r3, #16
 80017de:	9301      	str	r3, [sp, #4]
 80017e0:	2300      	movs	r3, #0
 80017e2:	9300      	str	r3, [sp, #0]
 80017e4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80017e8:	4a5e      	ldr	r2, [pc, #376]	@ (8001964 <mainFsm+0x228>)
 80017ea:	21a0      	movs	r1, #160	@ 0xa0
 80017ec:	2000      	movs	r0, #0
 80017ee:	f001 f883 	bl	80028f8 <lcd_show_string>
 80017f2:	e041      	b.n	8001878 <mainFsm+0x13c>
    else if (isUPpress)
 80017f4:	4b57      	ldr	r3, [pc, #348]	@ (8001954 <mainFsm+0x218>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d00d      	beq.n	8001818 <mainFsm+0xdc>
        lcd_show_string(0, 160, "UP       ", WHITE, BLACK, 16, 0);
 80017fc:	2300      	movs	r3, #0
 80017fe:	9302      	str	r3, [sp, #8]
 8001800:	2310      	movs	r3, #16
 8001802:	9301      	str	r3, [sp, #4]
 8001804:	2300      	movs	r3, #0
 8001806:	9300      	str	r3, [sp, #0]
 8001808:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800180c:	4a56      	ldr	r2, [pc, #344]	@ (8001968 <mainFsm+0x22c>)
 800180e:	21a0      	movs	r1, #160	@ 0xa0
 8001810:	2000      	movs	r0, #0
 8001812:	f001 f871 	bl	80028f8 <lcd_show_string>
 8001816:	e02f      	b.n	8001878 <mainFsm+0x13c>
    else if (isOnePress)
 8001818:	4b4f      	ldr	r3, [pc, #316]	@ (8001958 <mainFsm+0x21c>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d00d      	beq.n	800183c <mainFsm+0x100>
        lcd_show_string(0, 160, "BUTTON 1 ", WHITE, BLACK, 16, 0);
 8001820:	2300      	movs	r3, #0
 8001822:	9302      	str	r3, [sp, #8]
 8001824:	2310      	movs	r3, #16
 8001826:	9301      	str	r3, [sp, #4]
 8001828:	2300      	movs	r3, #0
 800182a:	9300      	str	r3, [sp, #0]
 800182c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001830:	4a4e      	ldr	r2, [pc, #312]	@ (800196c <mainFsm+0x230>)
 8001832:	21a0      	movs	r1, #160	@ 0xa0
 8001834:	2000      	movs	r0, #0
 8001836:	f001 f85f 	bl	80028f8 <lcd_show_string>
 800183a:	e01d      	b.n	8001878 <mainFsm+0x13c>
    else if (longPressTrigger)
 800183c:	4b4c      	ldr	r3, [pc, #304]	@ (8001970 <mainFsm+0x234>)
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00d      	beq.n	8001860 <mainFsm+0x124>
        lcd_show_string(0, 160, "LONG HOLD", WHITE, BLACK, 16, 0);
 8001844:	2300      	movs	r3, #0
 8001846:	9302      	str	r3, [sp, #8]
 8001848:	2310      	movs	r3, #16
 800184a:	9301      	str	r3, [sp, #4]
 800184c:	2300      	movs	r3, #0
 800184e:	9300      	str	r3, [sp, #0]
 8001850:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001854:	4a47      	ldr	r2, [pc, #284]	@ (8001974 <mainFsm+0x238>)
 8001856:	21a0      	movs	r1, #160	@ 0xa0
 8001858:	2000      	movs	r0, #0
 800185a:	f001 f84d 	bl	80028f8 <lcd_show_string>
 800185e:	e00b      	b.n	8001878 <mainFsm+0x13c>
    else
        lcd_show_string(0, 160, "         ", BLACK, BLACK, 16, 0);
 8001860:	2300      	movs	r3, #0
 8001862:	9302      	str	r3, [sp, #8]
 8001864:	2310      	movs	r3, #16
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	2300      	movs	r3, #0
 800186a:	9300      	str	r3, [sp, #0]
 800186c:	2300      	movs	r3, #0
 800186e:	4a42      	ldr	r2, [pc, #264]	@ (8001978 <mainFsm+0x23c>)
 8001870:	21a0      	movs	r1, #160	@ 0xa0
 8001872:	2000      	movs	r0, #0
 8001874:	f001 f840 	bl	80028f8 <lcd_show_string>

    isButtonPress = isENpress || isBACKpress || isNEXTpress || isUPpress || isOnePress || longPressTrigger;
 8001878:	4b33      	ldr	r3, [pc, #204]	@ (8001948 <mainFsm+0x20c>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d113      	bne.n	80018a8 <mainFsm+0x16c>
 8001880:	4b32      	ldr	r3, [pc, #200]	@ (800194c <mainFsm+0x210>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d10f      	bne.n	80018a8 <mainFsm+0x16c>
 8001888:	4b31      	ldr	r3, [pc, #196]	@ (8001950 <mainFsm+0x214>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d10b      	bne.n	80018a8 <mainFsm+0x16c>
 8001890:	4b30      	ldr	r3, [pc, #192]	@ (8001954 <mainFsm+0x218>)
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d107      	bne.n	80018a8 <mainFsm+0x16c>
 8001898:	4b2f      	ldr	r3, [pc, #188]	@ (8001958 <mainFsm+0x21c>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d103      	bne.n	80018a8 <mainFsm+0x16c>
 80018a0:	4b33      	ldr	r3, [pc, #204]	@ (8001970 <mainFsm+0x234>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <mainFsm+0x170>
 80018a8:	2301      	movs	r3, #1
 80018aa:	e000      	b.n	80018ae <mainFsm+0x172>
 80018ac:	2300      	movs	r3, #0
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	4b32      	ldr	r3, [pc, #200]	@ (800197c <mainFsm+0x240>)
 80018b2:	701a      	strb	r2, [r3, #0]
    if (isButtonPress == 0)
 80018b4:	4b31      	ldr	r3, [pc, #196]	@ (800197c <mainFsm+0x240>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d03b      	beq.n	8001934 <mainFsm+0x1f8>
        return;
    switch (lab4_state)
 80018bc:	4b30      	ldr	r3, [pc, #192]	@ (8001980 <mainFsm+0x244>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d027      	beq.n	8001914 <mainFsm+0x1d8>
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	dc37      	bgt.n	8001938 <mainFsm+0x1fc>
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d002      	beq.n	80018d2 <mainFsm+0x196>
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d00d      	beq.n	80018ec <mainFsm+0x1b0>
        }
        editAlarmFsm();
        break;
    default:

        break;
 80018d0:	e032      	b.n	8001938 <mainFsm+0x1fc>
        if (isNEXTpress)
 80018d2:	4b1f      	ldr	r3, [pc, #124]	@ (8001950 <mainFsm+0x214>)
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d030      	beq.n	800193c <mainFsm+0x200>
            isENpress = 0;
 80018da:	4b1b      	ldr	r3, [pc, #108]	@ (8001948 <mainFsm+0x20c>)
 80018dc:	2200      	movs	r2, #0
 80018de:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_TIME;
 80018e0:	4b27      	ldr	r3, [pc, #156]	@ (8001980 <mainFsm+0x244>)
 80018e2:	2201      	movs	r2, #1
 80018e4:	701a      	strb	r2, [r3, #0]
            initEditTime();
 80018e6:	f7ff fe41 	bl	800156c <initEditTime>
            return;
 80018ea:	e02a      	b.n	8001942 <mainFsm+0x206>
        if (isNEXTpress)
 80018ec:	4b18      	ldr	r3, [pc, #96]	@ (8001950 <mainFsm+0x214>)
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d008      	beq.n	8001906 <mainFsm+0x1ca>
            isENpress = 0;
 80018f4:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <mainFsm+0x20c>)
 80018f6:	2200      	movs	r2, #0
 80018f8:	701a      	strb	r2, [r3, #0]
            lab4_state = EDIT_ALARM;
 80018fa:	4b21      	ldr	r3, [pc, #132]	@ (8001980 <mainFsm+0x244>)
 80018fc:	2202      	movs	r2, #2
 80018fe:	701a      	strb	r2, [r3, #0]
            initEditAlarm();
 8001900:	f7ff fe98 	bl	8001634 <initEditAlarm>
            return;
 8001904:	e01d      	b.n	8001942 <mainFsm+0x206>
        if (isBACKpress)
 8001906:	4b11      	ldr	r3, [pc, #68]	@ (800194c <mainFsm+0x210>)
 8001908:	781b      	ldrb	r3, [r3, #0]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d118      	bne.n	8001940 <mainFsm+0x204>
        editTimeFsm();
 800190e:	f000 f889 	bl	8001a24 <editTimeFsm>
        break;
 8001912:	e016      	b.n	8001942 <mainFsm+0x206>
        if (isNEXTpress)
 8001914:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <mainFsm+0x214>)
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d008      	beq.n	800192e <mainFsm+0x1f2>
            isENpress = 0;
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <mainFsm+0x20c>)
 800191e:	2200      	movs	r2, #0
 8001920:	701a      	strb	r2, [r3, #0]
            lab4_state = NORMAL;
 8001922:	4b17      	ldr	r3, [pc, #92]	@ (8001980 <mainFsm+0x244>)
 8001924:	2200      	movs	r2, #0
 8001926:	701a      	strb	r2, [r3, #0]
            initNormal();
 8001928:	f7ff fdf0 	bl	800150c <initNormal>
            return;
 800192c:	e009      	b.n	8001942 <mainFsm+0x206>
        editAlarmFsm();
 800192e:	f000 f9cb 	bl	8001cc8 <editAlarmFsm>
        break;
 8001932:	e006      	b.n	8001942 <mainFsm+0x206>
        return;
 8001934:	bf00      	nop
 8001936:	e004      	b.n	8001942 <mainFsm+0x206>
        break;
 8001938:	bf00      	nop
 800193a:	e002      	b.n	8001942 <mainFsm+0x206>
        break;
 800193c:	bf00      	nop
 800193e:	e000      	b.n	8001942 <mainFsm+0x206>
            return;
 8001940:	bf00      	nop
    }
}
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	20000199 	.word	0x20000199
 800194c:	2000019a 	.word	0x2000019a
 8001950:	2000019b 	.word	0x2000019b
 8001954:	2000019c 	.word	0x2000019c
 8001958:	2000019d 	.word	0x2000019d
 800195c:	08007cd8 	.word	0x08007cd8
 8001960:	08007ce4 	.word	0x08007ce4
 8001964:	08007cf0 	.word	0x08007cf0
 8001968:	08007cfc 	.word	0x08007cfc
 800196c:	08007d08 	.word	0x08007d08
 8001970:	200000a0 	.word	0x200000a0
 8001974:	08007d14 	.word	0x08007d14
 8001978:	08007d20 	.word	0x08007d20
 800197c:	2000019e 	.word	0x2000019e
 8001980:	200001a0 	.word	0x200001a0

08001984 <ds3231_calculateDayOfWeek>:
 * @param date  Ngày (1-31)
 * @return Thứ trong tuần (1=Chủ Nhật, 2=Thứ Hai, ..., 7=Thứ Bảy)
 * @note   DS3231 dùng quy ước 1-7 (1=CN, 2=T2, ... 7=T7)
 */
uint8_t ds3231_calculateDayOfWeek(uint8_t year, uint8_t month, uint8_t date)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
 800198e:	460b      	mov	r3, r1
 8001990:	71bb      	strb	r3, [r7, #6]
 8001992:	4613      	mov	r3, r2
 8001994:	717b      	strb	r3, [r7, #5]
    // 1. Chuyển đổi năm (0-99) sang năm đầy đủ (2000-2099)
    uint16_t y = year + 2000;
 8001996:	79fb      	ldrb	r3, [r7, #7]
 8001998:	b29b      	uxth	r3, r3
 800199a:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800199e:	81fb      	strh	r3, [r7, #14]
    uint8_t m = month;
 80019a0:	79bb      	ldrb	r3, [r7, #6]
 80019a2:	737b      	strb	r3, [r7, #13]
    uint8_t d = date;
 80019a4:	797b      	ldrb	r3, [r7, #5]
 80019a6:	733b      	strb	r3, [r7, #12]
    // 2. Bảng tra (Lookup table) cho thuật toán Sakamoto
    static int t[] = {0, 3, 2, 5, 0, 3, 5, 1, 4, 6, 2, 4};

    // 3. Nếu tháng là 1 (Jan) hoặc 2 (Feb), nó được coi là
    //    tháng 13 và 14 của năm trước.
    if (m < 3)
 80019a8:	7b7b      	ldrb	r3, [r7, #13]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d802      	bhi.n	80019b4 <ds3231_calculateDayOfWeek+0x30>
    {
        y--;
 80019ae:	89fb      	ldrh	r3, [r7, #14]
 80019b0:	3b01      	subs	r3, #1
 80019b2:	81fb      	strh	r3, [r7, #14]
    }

    // 4. Công thức tính toán
    //    Kết quả (dow) sẽ là 0=Chủ Nhật, 1=Thứ Hai, ..., 6=Thứ Bảy
    uint8_t dow = (y + y / 4 - y / 100 + y / 400 + t[m - 1] + d) % 7;
 80019b4:	89fb      	ldrh	r3, [r7, #14]
 80019b6:	89fa      	ldrh	r2, [r7, #14]
 80019b8:	0892      	lsrs	r2, r2, #2
 80019ba:	b292      	uxth	r2, r2
 80019bc:	4413      	add	r3, r2
 80019be:	89fa      	ldrh	r2, [r7, #14]
 80019c0:	4915      	ldr	r1, [pc, #84]	@ (8001a18 <ds3231_calculateDayOfWeek+0x94>)
 80019c2:	fba1 1202 	umull	r1, r2, r1, r2
 80019c6:	0952      	lsrs	r2, r2, #5
 80019c8:	b292      	uxth	r2, r2
 80019ca:	1a9b      	subs	r3, r3, r2
 80019cc:	89fa      	ldrh	r2, [r7, #14]
 80019ce:	4912      	ldr	r1, [pc, #72]	@ (8001a18 <ds3231_calculateDayOfWeek+0x94>)
 80019d0:	fba1 1202 	umull	r1, r2, r1, r2
 80019d4:	09d2      	lsrs	r2, r2, #7
 80019d6:	b292      	uxth	r2, r2
 80019d8:	441a      	add	r2, r3
 80019da:	7b7b      	ldrb	r3, [r7, #13]
 80019dc:	3b01      	subs	r3, #1
 80019de:	490f      	ldr	r1, [pc, #60]	@ (8001a1c <ds3231_calculateDayOfWeek+0x98>)
 80019e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019e4:	441a      	add	r2, r3
 80019e6:	7b3b      	ldrb	r3, [r7, #12]
 80019e8:	441a      	add	r2, r3
 80019ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001a20 <ds3231_calculateDayOfWeek+0x9c>)
 80019ec:	fb83 1302 	smull	r1, r3, r3, r2
 80019f0:	4413      	add	r3, r2
 80019f2:	1099      	asrs	r1, r3, #2
 80019f4:	17d3      	asrs	r3, r2, #31
 80019f6:	1ac9      	subs	r1, r1, r3
 80019f8:	460b      	mov	r3, r1
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	1a5b      	subs	r3, r3, r1
 80019fe:	1ad1      	subs	r1, r2, r3
 8001a00:	460b      	mov	r3, r1
 8001a02:	72fb      	strb	r3, [r7, #11]
    // 5. Chuyển đổi sang chuẩn của DS3231 (1-7)
    //    0 (CN) -> 1
    //    1 (T2) -> 2
    //    ...
    //    6 (T7) -> 7
    return dow + 1;
 8001a04:	7afb      	ldrb	r3, [r7, #11]
 8001a06:	3301      	adds	r3, #1
 8001a08:	b2db      	uxtb	r3, r3
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3714      	adds	r7, #20
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
 8001a16:	bf00      	nop
 8001a18:	51eb851f 	.word	0x51eb851f
 8001a1c:	20000014 	.word	0x20000014
 8001a20:	92492493 	.word	0x92492493

08001a24 <editTimeFsm>:
void editTimeFsm(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
    //  BUTTONNEXT-> next into MAIN STATE
    //  BUTTONUP -> edit each  -> up for each kinds of time
    //  longpress -> update every
    /* Bên trong hàm mainFsm() */

    if (isENpress)
 8001a28:	4ba0      	ldr	r3, [pc, #640]	@ (8001cac <editTimeFsm+0x288>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d03f      	beq.n	8001ab0 <editTimeFsm+0x8c>
    {
        isENpress = 0;
 8001a30:	4b9e      	ldr	r3, [pc, #632]	@ (8001cac <editTimeFsm+0x288>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]

        // 1. TÍNH TOÁN LẠI THỨ (DAY) TỪ NGÀY/THÁNG/NĂM
        //    Hàm này sẽ tự động cập nhật bufferTime[EDIT_TIME_DAY]
        bufferTime[EDIT_TIME_DAY] = ds3231_calculateDayOfWeek(
 8001a36:	4b9e      	ldr	r3, [pc, #632]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a38:	799b      	ldrb	r3, [r3, #6]
 8001a3a:	4a9d      	ldr	r2, [pc, #628]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a3c:	7951      	ldrb	r1, [r2, #5]
 8001a3e:	4a9c      	ldr	r2, [pc, #624]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a40:	78d2      	ldrb	r2, [r2, #3]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff ff9e 	bl	8001984 <ds3231_calculateDayOfWeek>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b98      	ldr	r3, [pc, #608]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a4e:	711a      	strb	r2, [r3, #4]
            bufferTime[EDIT_TIME_MONTH],
            bufferTime[EDIT_TIME_DATE]);

        // 2. LƯU TẤT CẢ DỮ LIỆU VÀO DS3231
        //    (Giờ đây bufferTime[EDIT_TIME_DAY] đã chính xác)
        ds3231_Write(ADDRESS_SEC, bufferTime[EDIT_TIME_SEC]);
 8001a50:	4b97      	ldr	r3, [pc, #604]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	4619      	mov	r1, r3
 8001a56:	2000      	movs	r0, #0
 8001a58:	f7fe feae 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MIN, bufferTime[EDIT_TIME_MIN]);
 8001a5c:	4b94      	ldr	r3, [pc, #592]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a5e:	785b      	ldrb	r3, [r3, #1]
 8001a60:	4619      	mov	r1, r3
 8001a62:	2001      	movs	r0, #1
 8001a64:	f7fe fea8 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_HOUR, bufferTime[EDIT_TIME_HOUR]);
 8001a68:	4b91      	ldr	r3, [pc, #580]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a6a:	789b      	ldrb	r3, [r3, #2]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	2002      	movs	r0, #2
 8001a70:	f7fe fea2 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DAY, bufferTime[EDIT_TIME_DAY]); // Ghi thứ đã được tính
 8001a74:	4b8e      	ldr	r3, [pc, #568]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a76:	791b      	ldrb	r3, [r3, #4]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	2003      	movs	r0, #3
 8001a7c:	f7fe fe9c 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_DATE, bufferTime[EDIT_TIME_DATE]);
 8001a80:	4b8b      	ldr	r3, [pc, #556]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a82:	78db      	ldrb	r3, [r3, #3]
 8001a84:	4619      	mov	r1, r3
 8001a86:	2004      	movs	r0, #4
 8001a88:	f7fe fe96 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_MONTH, bufferTime[EDIT_TIME_MONTH]);
 8001a8c:	4b88      	ldr	r3, [pc, #544]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a8e:	795b      	ldrb	r3, [r3, #5]
 8001a90:	4619      	mov	r1, r3
 8001a92:	2005      	movs	r0, #5
 8001a94:	f7fe fe90 	bl	80007b8 <ds3231_Write>
        ds3231_Write(ADDRESS_YEAR, bufferTime[EDIT_TIME_YEAR]);
 8001a98:	4b85      	ldr	r3, [pc, #532]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001a9a:	799b      	ldrb	r3, [r3, #6]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	2006      	movs	r0, #6
 8001aa0:	f7fe fe8a 	bl	80007b8 <ds3231_Write>

        // 3. CHUYỂN TRẠNG THÁI
        lab4_state = EDIT_ALARM;
 8001aa4:	4b83      	ldr	r3, [pc, #524]	@ (8001cb4 <editTimeFsm+0x290>)
 8001aa6:	2202      	movs	r2, #2
 8001aa8:	701a      	strb	r2, [r3, #0]
        initEditAlarm();
 8001aaa:	f7ff fdc3 	bl	8001634 <initEditAlarm>
        return;
 8001aae:	e0fc      	b.n	8001caa <editTimeFsm+0x286>
    }

    switch (edit_time_state)
 8001ab0:	4b81      	ldr	r3, [pc, #516]	@ (8001cb8 <editTimeFsm+0x294>)
 8001ab2:	781b      	ldrb	r3, [r3, #0]
 8001ab4:	2b06      	cmp	r3, #6
 8001ab6:	f200 80eb 	bhi.w	8001c90 <editTimeFsm+0x26c>
 8001aba:	a201      	add	r2, pc, #4	@ (adr r2, 8001ac0 <editTimeFsm+0x9c>)
 8001abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ac0:	08001add 	.word	0x08001add
 8001ac4:	08001b27 	.word	0x08001b27
 8001ac8:	08001b71 	.word	0x08001b71
 8001acc:	08001bb9 	.word	0x08001bb9
 8001ad0:	08001c91 	.word	0x08001c91
 8001ad4:	08001c01 	.word	0x08001c01
 8001ad8:	08001c49 	.word	0x08001c49
    {
    case EDIT_TIME_SEC:
        /* code */
        if (isOnePress)
 8001adc:	4b77      	ldr	r3, [pc, #476]	@ (8001cbc <editTimeFsm+0x298>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d00c      	beq.n	8001afe <editTimeFsm+0xda>
        {
            isOnePress = 0;
 8001ae4:	4b75      	ldr	r3, [pc, #468]	@ (8001cbc <editTimeFsm+0x298>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MIN;
 8001aea:	4b73      	ldr	r3, [pc, #460]	@ (8001cb8 <editTimeFsm+0x294>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_SEC], TIME_SEC, 0);
 8001af0:	4b6f      	ldr	r3, [pc, #444]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2200      	movs	r2, #0
 8001af6:	2100      	movs	r1, #0
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff fb75 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001afe:	4b70      	ldr	r3, [pc, #448]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d004      	beq.n	8001b10 <editTimeFsm+0xec>
        {
            isUPpress = 0;
 8001b06:	4b6e      	ldr	r3, [pc, #440]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b08:	2200      	movs	r2, #0
 8001b0a:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001b0c:	f000 fa2e 	bl	8001f6c <updateTimeSec>
        }
        if (longPressTrigger)
 8001b10:	4b6c      	ldr	r3, [pc, #432]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 80bd 	beq.w	8001c94 <editTimeFsm+0x270>
        {
            longPressTrigger = 0;
 8001b1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
            updateTimeSec();
 8001b20:	f000 fa24 	bl	8001f6c <updateTimeSec>
        }

        break;
 8001b24:	e0b6      	b.n	8001c94 <editTimeFsm+0x270>

    case EDIT_TIME_MIN:
        if (isOnePress)
 8001b26:	4b65      	ldr	r3, [pc, #404]	@ (8001cbc <editTimeFsm+0x298>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00c      	beq.n	8001b48 <editTimeFsm+0x124>
        {
            isOnePress = 0;
 8001b2e:	4b63      	ldr	r3, [pc, #396]	@ (8001cbc <editTimeFsm+0x298>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_HOUR;
 8001b34:	4b60      	ldr	r3, [pc, #384]	@ (8001cb8 <editTimeFsm+0x294>)
 8001b36:	2202      	movs	r2, #2
 8001b38:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MIN], TIME_MIN, 0);
 8001b3a:	4b5d      	ldr	r3, [pc, #372]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001b3c:	785b      	ldrb	r3, [r3, #1]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2101      	movs	r1, #1
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7ff fb50 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001b48:	4b5d      	ldr	r3, [pc, #372]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d004      	beq.n	8001b5a <editTimeFsm+0x136>
        {
            isUPpress = 0;
 8001b50:	4b5b      	ldr	r3, [pc, #364]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 8001b56:	f000 fa1f 	bl	8001f98 <updateTimeMin>
        }
        if (longPressTrigger)
 8001b5a:	4b5a      	ldr	r3, [pc, #360]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 809a 	beq.w	8001c98 <editTimeFsm+0x274>
        {
            longPressTrigger = 0;
 8001b64:	4b57      	ldr	r3, [pc, #348]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	701a      	strb	r2, [r3, #0]
            updateTimeMin();
 8001b6a:	f000 fa15 	bl	8001f98 <updateTimeMin>
        }

        /* code */
        break;
 8001b6e:	e093      	b.n	8001c98 <editTimeFsm+0x274>
    case EDIT_TIME_HOUR:
        if (isOnePress)
 8001b70:	4b52      	ldr	r3, [pc, #328]	@ (8001cbc <editTimeFsm+0x298>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d00c      	beq.n	8001b92 <editTimeFsm+0x16e>
        {
            isOnePress = 0;
 8001b78:	4b50      	ldr	r3, [pc, #320]	@ (8001cbc <editTimeFsm+0x298>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_DATE;
 8001b7e:	4b4e      	ldr	r3, [pc, #312]	@ (8001cb8 <editTimeFsm+0x294>)
 8001b80:	2203      	movs	r2, #3
 8001b82:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_HOUR], TIME_HOUR, 0);
 8001b84:	4b4a      	ldr	r3, [pc, #296]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001b86:	789b      	ldrb	r3, [r3, #2]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	2102      	movs	r1, #2
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	f7ff fb2b 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001b92:	4b4b      	ldr	r3, [pc, #300]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d004      	beq.n	8001ba4 <editTimeFsm+0x180>
        {
            isUPpress = 0;
 8001b9a:	4b49      	ldr	r3, [pc, #292]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 8001ba0:	f000 fa10 	bl	8001fc4 <updateTimeHour>
        }
        if (longPressTrigger)
 8001ba4:	4b47      	ldr	r3, [pc, #284]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d077      	beq.n	8001c9c <editTimeFsm+0x278>
        {
            longPressTrigger = 0;
 8001bac:	4b45      	ldr	r3, [pc, #276]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	701a      	strb	r2, [r3, #0]
            updateTimeHour();
 8001bb2:	f000 fa07 	bl	8001fc4 <updateTimeHour>
        }

        break;
 8001bb6:	e071      	b.n	8001c9c <editTimeFsm+0x278>
    case EDIT_TIME_DATE:
        if (isOnePress)
 8001bb8:	4b40      	ldr	r3, [pc, #256]	@ (8001cbc <editTimeFsm+0x298>)
 8001bba:	781b      	ldrb	r3, [r3, #0]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d00c      	beq.n	8001bda <editTimeFsm+0x1b6>
        {
            isOnePress = 0;
 8001bc0:	4b3e      	ldr	r3, [pc, #248]	@ (8001cbc <editTimeFsm+0x298>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_MONTH;
 8001bc6:	4b3c      	ldr	r3, [pc, #240]	@ (8001cb8 <editTimeFsm+0x294>)
 8001bc8:	2205      	movs	r2, #5
 8001bca:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_DATE], TIME_DATE, 0);
 8001bcc:	4b38      	ldr	r3, [pc, #224]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001bce:	78db      	ldrb	r3, [r3, #3]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2103      	movs	r1, #3
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff fb07 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001bda:	4b39      	ldr	r3, [pc, #228]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d004      	beq.n	8001bec <editTimeFsm+0x1c8>
        {
            isUPpress = 0;
 8001be2:	4b37      	ldr	r3, [pc, #220]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001be8:	f000 fa02 	bl	8001ff0 <updateTimeDate>
        }
        if (longPressTrigger)
 8001bec:	4b35      	ldr	r3, [pc, #212]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d055      	beq.n	8001ca0 <editTimeFsm+0x27c>
        {
            longPressTrigger = 0;
 8001bf4:	4b33      	ldr	r3, [pc, #204]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
            updateTimeDate();
 8001bfa:	f000 f9f9 	bl	8001ff0 <updateTimeDate>
        }

        break;
 8001bfe:	e04f      	b.n	8001ca0 <editTimeFsm+0x27c>
    case EDIT_TIME_MONTH:
        if (isOnePress)
 8001c00:	4b2e      	ldr	r3, [pc, #184]	@ (8001cbc <editTimeFsm+0x298>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00c      	beq.n	8001c22 <editTimeFsm+0x1fe>
        {
            isOnePress = 0;
 8001c08:	4b2c      	ldr	r3, [pc, #176]	@ (8001cbc <editTimeFsm+0x298>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_YEAR;
 8001c0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb8 <editTimeFsm+0x294>)
 8001c10:	2206      	movs	r2, #6
 8001c12:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_MONTH], TIME_MONTH, 0);
 8001c14:	4b26      	ldr	r3, [pc, #152]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001c16:	795b      	ldrb	r3, [r3, #5]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2105      	movs	r1, #5
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fae3 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001c22:	4b27      	ldr	r3, [pc, #156]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d004      	beq.n	8001c34 <editTimeFsm+0x210>
        {
            isUPpress = 0;
 8001c2a:	4b25      	ldr	r3, [pc, #148]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 8001c30:	f000 f9fc 	bl	800202c <updateTimeMonth>
        }
        if (longPressTrigger)
 8001c34:	4b23      	ldr	r3, [pc, #140]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d033      	beq.n	8001ca4 <editTimeFsm+0x280>
        {
            longPressTrigger = 0;
 8001c3c:	4b21      	ldr	r3, [pc, #132]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	701a      	strb	r2, [r3, #0]
            updateTimeMonth();
 8001c42:	f000 f9f3 	bl	800202c <updateTimeMonth>
        }

        break;
 8001c46:	e02d      	b.n	8001ca4 <editTimeFsm+0x280>
    case EDIT_TIME_YEAR:
        if (isOnePress)
 8001c48:	4b1c      	ldr	r3, [pc, #112]	@ (8001cbc <editTimeFsm+0x298>)
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d00c      	beq.n	8001c6a <editTimeFsm+0x246>
        {
            isOnePress = 0;
 8001c50:	4b1a      	ldr	r3, [pc, #104]	@ (8001cbc <editTimeFsm+0x298>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
            edit_time_state = EDIT_TIME_SEC;
 8001c56:	4b18      	ldr	r3, [pc, #96]	@ (8001cb8 <editTimeFsm+0x294>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferTime[EDIT_TIME_YEAR], TIME_YEAR, 0);
 8001c5c:	4b14      	ldr	r3, [pc, #80]	@ (8001cb0 <editTimeFsm+0x28c>)
 8001c5e:	799b      	ldrb	r3, [r3, #6]
 8001c60:	2200      	movs	r2, #0
 8001c62:	2106      	movs	r1, #6
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff fabf 	bl	80011e8 <displayLCD>
        }
        if (isUPpress)
 8001c6a:	4b15      	ldr	r3, [pc, #84]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d004      	beq.n	8001c7c <editTimeFsm+0x258>
        {
            isUPpress = 0;
 8001c72:	4b13      	ldr	r3, [pc, #76]	@ (8001cc0 <editTimeFsm+0x29c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	701a      	strb	r2, [r3, #0]
            updateTimeYear();
 8001c78:	f000 f9f6 	bl	8002068 <updateTimeYear>
        }
        if (longPressTrigger)
 8001c7c:	4b11      	ldr	r3, [pc, #68]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d011      	beq.n	8001ca8 <editTimeFsm+0x284>
        {
            longPressTrigger = 0;
 8001c84:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc4 <editTimeFsm+0x2a0>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	701a      	strb	r2, [r3, #0]
            updateTimeYear();
 8001c8a:	f000 f9ed 	bl	8002068 <updateTimeYear>
        }

        break;
 8001c8e:	e00b      	b.n	8001ca8 <editTimeFsm+0x284>
        //         updateTimeDay();
        //     }
        //     break;

    default:
        break;
 8001c90:	bf00      	nop
 8001c92:	e00a      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001c94:	bf00      	nop
 8001c96:	e008      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001c98:	bf00      	nop
 8001c9a:	e006      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001c9c:	bf00      	nop
 8001c9e:	e004      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001ca0:	bf00      	nop
 8001ca2:	e002      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001ca4:	bf00      	nop
 8001ca6:	e000      	b.n	8001caa <editTimeFsm+0x286>
        break;
 8001ca8:	bf00      	nop
    }
    // displayLCD(bufferTime[edit_time_state], (TIME_LAB4)edit_time_state, 0);
}
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20000199 	.word	0x20000199
 8001cb0:	200001a4 	.word	0x200001a4
 8001cb4:	200001a0 	.word	0x200001a0
 8001cb8:	200001a1 	.word	0x200001a1
 8001cbc:	2000019d 	.word	0x2000019d
 8001cc0:	2000019c 	.word	0x2000019c
 8001cc4:	200000a0 	.word	0x200000a0

08001cc8 <editAlarmFsm>:
void editAlarmFsm(void)
{
 8001cc8:	b590      	push	{r4, r7, lr}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af02      	add	r7, sp, #8
    if (isENpress)
 8001cce:	4b9f      	ldr	r3, [pc, #636]	@ (8001f4c <editAlarmFsm+0x284>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d016      	beq.n	8001d04 <editAlarmFsm+0x3c>
    {
        isENpress = 0;
 8001cd6:	4b9d      	ldr	r3, [pc, #628]	@ (8001f4c <editAlarmFsm+0x284>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]

        ds3231_SetAlarm1(bufferAlarm[EDIT_ALARM_DATE],
 8001cdc:	4b9c      	ldr	r3, [pc, #624]	@ (8001f50 <editAlarmFsm+0x288>)
 8001cde:	78d8      	ldrb	r0, [r3, #3]
 8001ce0:	4b9b      	ldr	r3, [pc, #620]	@ (8001f50 <editAlarmFsm+0x288>)
 8001ce2:	7919      	ldrb	r1, [r3, #4]
 8001ce4:	4b9a      	ldr	r3, [pc, #616]	@ (8001f50 <editAlarmFsm+0x288>)
 8001ce6:	789a      	ldrb	r2, [r3, #2]
 8001ce8:	4b99      	ldr	r3, [pc, #612]	@ (8001f50 <editAlarmFsm+0x288>)
 8001cea:	785c      	ldrb	r4, [r3, #1]
 8001cec:	4b98      	ldr	r3, [pc, #608]	@ (8001f50 <editAlarmFsm+0x288>)
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	9300      	str	r3, [sp, #0]
 8001cf2:	4623      	mov	r3, r4
 8001cf4:	f7fe fde6 	bl	80008c4 <ds3231_SetAlarm1>
                         bufferAlarm[EDIT_ALARM_DAY],
                         bufferAlarm[EDIT_ALARM_HOUR],
                         bufferAlarm[EDIT_ALARM_MIN],
                         bufferAlarm[EDIT_ALARM_SEC]);
        lab4_state = NORMAL;
 8001cf8:	4b96      	ldr	r3, [pc, #600]	@ (8001f54 <editAlarmFsm+0x28c>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	701a      	strb	r2, [r3, #0]
        initNormal();
 8001cfe:	f7ff fc05 	bl	800150c <initNormal>
        return;
 8001d02:	e120      	b.n	8001f46 <editAlarmFsm+0x27e>
    }

    switch (edit_alarm_state)
 8001d04:	4b94      	ldr	r3, [pc, #592]	@ (8001f58 <editAlarmFsm+0x290>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b04      	cmp	r3, #4
 8001d0a:	f200 8111 	bhi.w	8001f30 <editAlarmFsm+0x268>
 8001d0e:	a201      	add	r2, pc, #4	@ (adr r2, 8001d14 <editAlarmFsm+0x4c>)
 8001d10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d14:	08001d29 	.word	0x08001d29
 8001d18:	08001d87 	.word	0x08001d87
 8001d1c:	08001df3 	.word	0x08001df3
 8001d20:	08001e5d 	.word	0x08001e5d
 8001d24:	08001ec7 	.word	0x08001ec7
    {
    case EDIT_ALARM_SEC:
        if (isOnePress)
 8001d28:	4b8c      	ldr	r3, [pc, #560]	@ (8001f5c <editAlarmFsm+0x294>)
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d00c      	beq.n	8001d4a <editAlarmFsm+0x82>
        {
            isOnePress = 0;
 8001d30:	4b8a      	ldr	r3, [pc, #552]	@ (8001f5c <editAlarmFsm+0x294>)
 8001d32:	2200      	movs	r2, #0
 8001d34:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_MIN;
 8001d36:	4b88      	ldr	r3, [pc, #544]	@ (8001f58 <editAlarmFsm+0x290>)
 8001d38:	2201      	movs	r2, #1
 8001d3a:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_SEC], TIME_SEC, 0);
 8001d3c:	4b84      	ldr	r3, [pc, #528]	@ (8001f50 <editAlarmFsm+0x288>)
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	2200      	movs	r2, #0
 8001d42:	2100      	movs	r1, #0
 8001d44:	4618      	mov	r0, r3
 8001d46:	f7ff fa4f 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001d4a:	4b85      	ldr	r3, [pc, #532]	@ (8001f60 <editAlarmFsm+0x298>)
 8001d4c:	781b      	ldrb	r3, [r3, #0]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d004      	beq.n	8001d5c <editAlarmFsm+0x94>
        {
            isUPpress = 0;
 8001d52:	4b83      	ldr	r3, [pc, #524]	@ (8001f60 <editAlarmFsm+0x298>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001d58:	f000 f99c 	bl	8002094 <updateAlarmSec>
        }
        if (longPressTrigger)
 8001d5c:	4b81      	ldr	r3, [pc, #516]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d004      	beq.n	8001d6e <editAlarmFsm+0xa6>
        {
            longPressTrigger = 0;
 8001d64:	4b7f      	ldr	r3, [pc, #508]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	701a      	strb	r2, [r3, #0]
            updateAlarmSec();
 8001d6a:	f000 f993 	bl	8002094 <updateAlarmSec>
        }
        if (isBACKpress)
 8001d6e:	4b7e      	ldr	r3, [pc, #504]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f000 80de 	beq.w	8001f34 <editAlarmFsm+0x26c>
        {
            isBACKpress = 0;
 8001d78:	4b7b      	ldr	r3, [pc, #492]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_SEC] = ALARM_SKIP;
 8001d7e:	4b74      	ldr	r3, [pc, #464]	@ (8001f50 <editAlarmFsm+0x288>)
 8001d80:	2263      	movs	r2, #99	@ 0x63
 8001d82:	701a      	strb	r2, [r3, #0]
        }

        /* code */
        break;
 8001d84:	e0d6      	b.n	8001f34 <editAlarmFsm+0x26c>
    case EDIT_ALARM_MIN:
        if (isOnePress)
 8001d86:	4b75      	ldr	r3, [pc, #468]	@ (8001f5c <editAlarmFsm+0x294>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00c      	beq.n	8001da8 <editAlarmFsm+0xe0>
        {
            isOnePress = 0;
 8001d8e:	4b73      	ldr	r3, [pc, #460]	@ (8001f5c <editAlarmFsm+0x294>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_HOUR;
 8001d94:	4b70      	ldr	r3, [pc, #448]	@ (8001f58 <editAlarmFsm+0x290>)
 8001d96:	2202      	movs	r2, #2
 8001d98:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], TIME_MIN, 0);
 8001d9a:	4b6d      	ldr	r3, [pc, #436]	@ (8001f50 <editAlarmFsm+0x288>)
 8001d9c:	785b      	ldrb	r3, [r3, #1]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2101      	movs	r1, #1
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fa20 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001da8:	4b6d      	ldr	r3, [pc, #436]	@ (8001f60 <editAlarmFsm+0x298>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d004      	beq.n	8001dba <editAlarmFsm+0xf2>
        {
            isUPpress = 0;
 8001db0:	4b6b      	ldr	r3, [pc, #428]	@ (8001f60 <editAlarmFsm+0x298>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001db6:	f000 f983 	bl	80020c0 <updateAlarmMin>
        }
        if (longPressTrigger)
 8001dba:	4b6a      	ldr	r3, [pc, #424]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d004      	beq.n	8001dcc <editAlarmFsm+0x104>
        {
            longPressTrigger = 0;
 8001dc2:	4b68      	ldr	r3, [pc, #416]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	701a      	strb	r2, [r3, #0]
            updateAlarmMin();
 8001dc8:	f000 f97a 	bl	80020c0 <updateAlarmMin>
        }
        if (isBACKpress)
 8001dcc:	4b66      	ldr	r3, [pc, #408]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 80b1 	beq.w	8001f38 <editAlarmFsm+0x270>
        {
            isBACKpress = 0;
 8001dd6:	4b64      	ldr	r3, [pc, #400]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_MIN] = ALARM_SKIP;
 8001ddc:	4b5c      	ldr	r3, [pc, #368]	@ (8001f50 <editAlarmFsm+0x288>)
 8001dde:	2263      	movs	r2, #99	@ 0x63
 8001de0:	705a      	strb	r2, [r3, #1]
            displayLCD(bufferAlarm[EDIT_ALARM_MIN], EDIT_ALARM_MIN, 0);
 8001de2:	4b5b      	ldr	r3, [pc, #364]	@ (8001f50 <editAlarmFsm+0x288>)
 8001de4:	785b      	ldrb	r3, [r3, #1]
 8001de6:	2200      	movs	r2, #0
 8001de8:	2101      	movs	r1, #1
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff f9fc 	bl	80011e8 <displayLCD>
        }

        break;
 8001df0:	e0a2      	b.n	8001f38 <editAlarmFsm+0x270>
    case EDIT_ALARM_HOUR:
        if (isOnePress)
 8001df2:	4b5a      	ldr	r3, [pc, #360]	@ (8001f5c <editAlarmFsm+0x294>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d00c      	beq.n	8001e14 <editAlarmFsm+0x14c>
        {
            isOnePress = 0;
 8001dfa:	4b58      	ldr	r3, [pc, #352]	@ (8001f5c <editAlarmFsm+0x294>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DATE;
 8001e00:	4b55      	ldr	r3, [pc, #340]	@ (8001f58 <editAlarmFsm+0x290>)
 8001e02:	2203      	movs	r2, #3
 8001e04:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], TIME_HOUR, 0);
 8001e06:	4b52      	ldr	r3, [pc, #328]	@ (8001f50 <editAlarmFsm+0x288>)
 8001e08:	789b      	ldrb	r3, [r3, #2]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2102      	movs	r1, #2
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f7ff f9ea 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001e14:	4b52      	ldr	r3, [pc, #328]	@ (8001f60 <editAlarmFsm+0x298>)
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d004      	beq.n	8001e26 <editAlarmFsm+0x15e>
        {
            isUPpress = 0;
 8001e1c:	4b50      	ldr	r3, [pc, #320]	@ (8001f60 <editAlarmFsm+0x298>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001e22:	f000 f963 	bl	80020ec <updateAlarmHour>
        }
        if (longPressTrigger)
 8001e26:	4b4f      	ldr	r3, [pc, #316]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001e28:	781b      	ldrb	r3, [r3, #0]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d004      	beq.n	8001e38 <editAlarmFsm+0x170>
        {
            longPressTrigger = 0;
 8001e2e:	4b4d      	ldr	r3, [pc, #308]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
            updateAlarmHour();
 8001e34:	f000 f95a 	bl	80020ec <updateAlarmHour>
        }
        if (isBACKpress)
 8001e38:	4b4b      	ldr	r3, [pc, #300]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d07d      	beq.n	8001f3c <editAlarmFsm+0x274>
        {
            isBACKpress = 0;
 8001e40:	4b49      	ldr	r3, [pc, #292]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_HOUR] = ALARM_SKIP;
 8001e46:	4b42      	ldr	r3, [pc, #264]	@ (8001f50 <editAlarmFsm+0x288>)
 8001e48:	2263      	movs	r2, #99	@ 0x63
 8001e4a:	709a      	strb	r2, [r3, #2]
            displayLCD(bufferAlarm[EDIT_ALARM_HOUR], EDIT_ALARM_HOUR, 0);
 8001e4c:	4b40      	ldr	r3, [pc, #256]	@ (8001f50 <editAlarmFsm+0x288>)
 8001e4e:	789b      	ldrb	r3, [r3, #2]
 8001e50:	2200      	movs	r2, #0
 8001e52:	2102      	movs	r1, #2
 8001e54:	4618      	mov	r0, r3
 8001e56:	f7ff f9c7 	bl	80011e8 <displayLCD>
        }

        break;
 8001e5a:	e06f      	b.n	8001f3c <editAlarmFsm+0x274>
    case EDIT_ALARM_DATE:
        if (isOnePress)
 8001e5c:	4b3f      	ldr	r3, [pc, #252]	@ (8001f5c <editAlarmFsm+0x294>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d00c      	beq.n	8001e7e <editAlarmFsm+0x1b6>
        {
            isOnePress = 0;
 8001e64:	4b3d      	ldr	r3, [pc, #244]	@ (8001f5c <editAlarmFsm+0x294>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_DAY;
 8001e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8001f58 <editAlarmFsm+0x290>)
 8001e6c:	2204      	movs	r2, #4
 8001e6e:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], TIME_DATE, 0);
 8001e70:	4b37      	ldr	r3, [pc, #220]	@ (8001f50 <editAlarmFsm+0x288>)
 8001e72:	78db      	ldrb	r3, [r3, #3]
 8001e74:	2200      	movs	r2, #0
 8001e76:	2103      	movs	r1, #3
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff f9b5 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001e7e:	4b38      	ldr	r3, [pc, #224]	@ (8001f60 <editAlarmFsm+0x298>)
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d004      	beq.n	8001e90 <editAlarmFsm+0x1c8>
        {
            isUPpress = 0;
 8001e86:	4b36      	ldr	r3, [pc, #216]	@ (8001f60 <editAlarmFsm+0x298>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001e8c:	f000 f944 	bl	8002118 <updateAlarmDate>
        }
        if (longPressTrigger)
 8001e90:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d004      	beq.n	8001ea2 <editAlarmFsm+0x1da>
        {
            longPressTrigger = 0;
 8001e98:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	701a      	strb	r2, [r3, #0]
            updateAlarmDate();
 8001e9e:	f000 f93b 	bl	8002118 <updateAlarmDate>
        }
        if (isBACKpress)
 8001ea2:	4b31      	ldr	r3, [pc, #196]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d04a      	beq.n	8001f40 <editAlarmFsm+0x278>
        {
            isBACKpress = 0;
 8001eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DATE] = ALARM_SKIP;
 8001eb0:	4b27      	ldr	r3, [pc, #156]	@ (8001f50 <editAlarmFsm+0x288>)
 8001eb2:	2263      	movs	r2, #99	@ 0x63
 8001eb4:	70da      	strb	r2, [r3, #3]
            displayLCD(bufferAlarm[EDIT_ALARM_DATE], EDIT_ALARM_DATE, 0);
 8001eb6:	4b26      	ldr	r3, [pc, #152]	@ (8001f50 <editAlarmFsm+0x288>)
 8001eb8:	78db      	ldrb	r3, [r3, #3]
 8001eba:	2200      	movs	r2, #0
 8001ebc:	2103      	movs	r1, #3
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f7ff f992 	bl	80011e8 <displayLCD>
        }

        break;
 8001ec4:	e03c      	b.n	8001f40 <editAlarmFsm+0x278>
    case EDIT_ALARM_DAY:
        if (isOnePress)
 8001ec6:	4b25      	ldr	r3, [pc, #148]	@ (8001f5c <editAlarmFsm+0x294>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d00c      	beq.n	8001ee8 <editAlarmFsm+0x220>
        {
            isOnePress = 0;
 8001ece:	4b23      	ldr	r3, [pc, #140]	@ (8001f5c <editAlarmFsm+0x294>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]
            edit_alarm_state = EDIT_ALARM_SEC;
 8001ed4:	4b20      	ldr	r3, [pc, #128]	@ (8001f58 <editAlarmFsm+0x290>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	701a      	strb	r2, [r3, #0]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], TIME_DAY, 0);
 8001eda:	4b1d      	ldr	r3, [pc, #116]	@ (8001f50 <editAlarmFsm+0x288>)
 8001edc:	791b      	ldrb	r3, [r3, #4]
 8001ede:	2200      	movs	r2, #0
 8001ee0:	2104      	movs	r1, #4
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f7ff f980 	bl	80011e8 <displayLCD>
        } // switch mode

        if (isUPpress)
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f60 <editAlarmFsm+0x298>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d004      	beq.n	8001efa <editAlarmFsm+0x232>
        {
            isUPpress = 0;
 8001ef0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f60 <editAlarmFsm+0x298>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001ef6:	f000 f92d 	bl	8002154 <updateAlarmDay>
        }
        if (longPressTrigger)
 8001efa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d004      	beq.n	8001f0c <editAlarmFsm+0x244>
        {
            longPressTrigger = 0;
 8001f02:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <editAlarmFsm+0x29c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	701a      	strb	r2, [r3, #0]
            updateAlarmDay();
 8001f08:	f000 f924 	bl	8002154 <updateAlarmDay>
        }
        if (isBACKpress)
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001f0e:	781b      	ldrb	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d017      	beq.n	8001f44 <editAlarmFsm+0x27c>
        {
            isBACKpress = 0;
 8001f14:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <editAlarmFsm+0x2a0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	701a      	strb	r2, [r3, #0]
            bufferAlarm[EDIT_ALARM_DAY] = ALARM_SKIP;
 8001f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8001f50 <editAlarmFsm+0x288>)
 8001f1c:	2263      	movs	r2, #99	@ 0x63
 8001f1e:	711a      	strb	r2, [r3, #4]
            displayLCD(bufferAlarm[EDIT_ALARM_DAY], EDIT_ALARM_DAY, 0);
 8001f20:	4b0b      	ldr	r3, [pc, #44]	@ (8001f50 <editAlarmFsm+0x288>)
 8001f22:	791b      	ldrb	r3, [r3, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	2104      	movs	r1, #4
 8001f28:	4618      	mov	r0, r3
 8001f2a:	f7ff f95d 	bl	80011e8 <displayLCD>
        }

        break;
 8001f2e:	e009      	b.n	8001f44 <editAlarmFsm+0x27c>
    default:
        break;
 8001f30:	bf00      	nop
 8001f32:	e008      	b.n	8001f46 <editAlarmFsm+0x27e>
        break;
 8001f34:	bf00      	nop
 8001f36:	e006      	b.n	8001f46 <editAlarmFsm+0x27e>
        break;
 8001f38:	bf00      	nop
 8001f3a:	e004      	b.n	8001f46 <editAlarmFsm+0x27e>
        break;
 8001f3c:	bf00      	nop
 8001f3e:	e002      	b.n	8001f46 <editAlarmFsm+0x27e>
        break;
 8001f40:	bf00      	nop
 8001f42:	e000      	b.n	8001f46 <editAlarmFsm+0x27e>
        break;
 8001f44:	bf00      	nop
        // displayLCD(bufferAlarm[edit_alarm_state], (TIME_LAB4)edit_alarm_state, 0);
    }
}
 8001f46:	3704      	adds	r7, #4
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd90      	pop	{r4, r7, pc}
 8001f4c:	20000199 	.word	0x20000199
 8001f50:	200001ac 	.word	0x200001ac
 8001f54:	200001a0 	.word	0x200001a0
 8001f58:	200001a2 	.word	0x200001a2
 8001f5c:	2000019d 	.word	0x2000019d
 8001f60:	2000019c 	.word	0x2000019c
 8001f64:	200000a0 	.word	0x200000a0
 8001f68:	2000019a 	.word	0x2000019a

08001f6c <updateTimeSec>:

void updateTimeSec(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_SEC]++;
 8001f70:	4b08      	ldr	r3, [pc, #32]	@ (8001f94 <updateTimeSec+0x28>)
 8001f72:	781b      	ldrb	r3, [r3, #0]
 8001f74:	3301      	adds	r3, #1
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	4b06      	ldr	r3, [pc, #24]	@ (8001f94 <updateTimeSec+0x28>)
 8001f7a:	701a      	strb	r2, [r3, #0]
    if (bufferTime[EDIT_TIME_SEC] > 59)
 8001f7c:	4b05      	ldr	r3, [pc, #20]	@ (8001f94 <updateTimeSec+0x28>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b3b      	cmp	r3, #59	@ 0x3b
 8001f82:	d902      	bls.n	8001f8a <updateTimeSec+0x1e>
    {
        bufferTime[EDIT_TIME_SEC] = 0;
 8001f84:	4b03      	ldr	r3, [pc, #12]	@ (8001f94 <updateTimeSec+0x28>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD
}
 8001f8a:	bf00      	nop
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	200001a4 	.word	0x200001a4

08001f98 <updateTimeMin>:

/**
 * @brief Tăng Phút, xoay vòng từ 59 về 0
 */
void updateTimeMin(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MIN]++;
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <updateTimeMin+0x28>)
 8001f9e:	785b      	ldrb	r3, [r3, #1]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	b2da      	uxtb	r2, r3
 8001fa4:	4b06      	ldr	r3, [pc, #24]	@ (8001fc0 <updateTimeMin+0x28>)
 8001fa6:	705a      	strb	r2, [r3, #1]
    if (bufferTime[EDIT_TIME_MIN] > 59)
 8001fa8:	4b05      	ldr	r3, [pc, #20]	@ (8001fc0 <updateTimeMin+0x28>)
 8001faa:	785b      	ldrb	r3, [r3, #1]
 8001fac:	2b3b      	cmp	r3, #59	@ 0x3b
 8001fae:	d902      	bls.n	8001fb6 <updateTimeMin+0x1e>
    {
        bufferTime[EDIT_TIME_MIN] = 0;
 8001fb0:	4b03      	ldr	r3, [pc, #12]	@ (8001fc0 <updateTimeMin+0x28>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	705a      	strb	r2, [r3, #1]
    }
}
 8001fb6:	bf00      	nop
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr
 8001fc0:	200001a4 	.word	0x200001a4

08001fc4 <updateTimeHour>:

/**
 * @brief Tăng Giờ, xoay vòng từ 23 về 0
 */
void updateTimeHour(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_HOUR]++;
 8001fc8:	4b08      	ldr	r3, [pc, #32]	@ (8001fec <updateTimeHour+0x28>)
 8001fca:	789b      	ldrb	r3, [r3, #2]
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b2da      	uxtb	r2, r3
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <updateTimeHour+0x28>)
 8001fd2:	709a      	strb	r2, [r3, #2]
    if (bufferTime[EDIT_TIME_HOUR] > 23)
 8001fd4:	4b05      	ldr	r3, [pc, #20]	@ (8001fec <updateTimeHour+0x28>)
 8001fd6:	789b      	ldrb	r3, [r3, #2]
 8001fd8:	2b17      	cmp	r3, #23
 8001fda:	d902      	bls.n	8001fe2 <updateTimeHour+0x1e>
    {
        bufferTime[EDIT_TIME_HOUR] = 0;
 8001fdc:	4b03      	ldr	r3, [pc, #12]	@ (8001fec <updateTimeHour+0x28>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	709a      	strb	r2, [r3, #2]
    }
}
 8001fe2:	bf00      	nop
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fea:	4770      	bx	lr
 8001fec:	200001a4 	.word	0x200001a4

08001ff0 <updateTimeDate>:
/**
 * @brief Tăng Ngày, xoay vòng từ 31 về 1
 * @note  Để đơn giản, hàm này không kiểm tra tháng
 */
void updateTimeDate(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_DATE]++;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	@ (8002028 <updateTimeDate+0x38>)
 8001ff6:	78db      	ldrb	r3, [r3, #3]
 8001ff8:	3301      	adds	r3, #1
 8001ffa:	b2da      	uxtb	r2, r3
 8001ffc:	4b0a      	ldr	r3, [pc, #40]	@ (8002028 <updateTimeDate+0x38>)
 8001ffe:	70da      	strb	r2, [r3, #3]
    if (bufferTime[EDIT_TIME_DATE] > 31)
 8002000:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <updateTimeDate+0x38>)
 8002002:	78db      	ldrb	r3, [r3, #3]
 8002004:	2b1f      	cmp	r3, #31
 8002006:	d903      	bls.n	8002010 <updateTimeDate+0x20>
    {
        bufferTime[EDIT_TIME_DATE] = 1;
 8002008:	4b07      	ldr	r3, [pc, #28]	@ (8002028 <updateTimeDate+0x38>)
 800200a:	2201      	movs	r2, #1
 800200c:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferTime[EDIT_TIME_DATE] == 0)
    {
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 800200e:	e006      	b.n	800201e <updateTimeDate+0x2e>
    else if (bufferTime[EDIT_TIME_DATE] == 0)
 8002010:	4b05      	ldr	r3, [pc, #20]	@ (8002028 <updateTimeDate+0x38>)
 8002012:	78db      	ldrb	r3, [r3, #3]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d102      	bne.n	800201e <updateTimeDate+0x2e>
        bufferTime[EDIT_TIME_DATE] = 1; // Đảm bảo bắt đầu từ 1
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <updateTimeDate+0x38>)
 800201a:	2201      	movs	r2, #1
 800201c:	70da      	strb	r2, [r3, #3]
}
 800201e:	bf00      	nop
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	200001a4 	.word	0x200001a4

0800202c <updateTimeMonth>:

/**
 * @brief Tăng Tháng, xoay vòng từ 12 về 1
 */
void updateTimeMonth(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_MONTH]++;
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <updateTimeMonth+0x38>)
 8002032:	795b      	ldrb	r3, [r3, #5]
 8002034:	3301      	adds	r3, #1
 8002036:	b2da      	uxtb	r2, r3
 8002038:	4b0a      	ldr	r3, [pc, #40]	@ (8002064 <updateTimeMonth+0x38>)
 800203a:	715a      	strb	r2, [r3, #5]
    if (bufferTime[EDIT_TIME_MONTH] > 12)
 800203c:	4b09      	ldr	r3, [pc, #36]	@ (8002064 <updateTimeMonth+0x38>)
 800203e:	795b      	ldrb	r3, [r3, #5]
 8002040:	2b0c      	cmp	r3, #12
 8002042:	d903      	bls.n	800204c <updateTimeMonth+0x20>
    {
        bufferTime[EDIT_TIME_MONTH] = 1;
 8002044:	4b07      	ldr	r3, [pc, #28]	@ (8002064 <updateTimeMonth+0x38>)
 8002046:	2201      	movs	r2, #1
 8002048:	715a      	strb	r2, [r3, #5]
    }
    else if (bufferTime[EDIT_TIME_MONTH] <= 0)
    {
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
    }
}
 800204a:	e006      	b.n	800205a <updateTimeMonth+0x2e>
    else if (bufferTime[EDIT_TIME_MONTH] <= 0)
 800204c:	4b05      	ldr	r3, [pc, #20]	@ (8002064 <updateTimeMonth+0x38>)
 800204e:	795b      	ldrb	r3, [r3, #5]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d102      	bne.n	800205a <updateTimeMonth+0x2e>
        bufferTime[EDIT_TIME_MONTH] = 1; // Đảm bảo bắt đầu từ 1
 8002054:	4b03      	ldr	r3, [pc, #12]	@ (8002064 <updateTimeMonth+0x38>)
 8002056:	2201      	movs	r2, #1
 8002058:	715a      	strb	r2, [r3, #5]
}
 800205a:	bf00      	nop
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	200001a4 	.word	0x200001a4

08002068 <updateTimeYear>:

/**
 * @brief Tăng Năm, xoay vòng từ 99 về 0
 */
void updateTimeYear(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
    bufferTime[EDIT_TIME_YEAR]++;
 800206c:	4b08      	ldr	r3, [pc, #32]	@ (8002090 <updateTimeYear+0x28>)
 800206e:	799b      	ldrb	r3, [r3, #6]
 8002070:	3301      	adds	r3, #1
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b06      	ldr	r3, [pc, #24]	@ (8002090 <updateTimeYear+0x28>)
 8002076:	719a      	strb	r2, [r3, #6]
    if (bufferTime[EDIT_TIME_YEAR] > 99)
 8002078:	4b05      	ldr	r3, [pc, #20]	@ (8002090 <updateTimeYear+0x28>)
 800207a:	799b      	ldrb	r3, [r3, #6]
 800207c:	2b63      	cmp	r3, #99	@ 0x63
 800207e:	d902      	bls.n	8002086 <updateTimeYear+0x1e>
    {
        bufferTime[EDIT_TIME_YEAR] = 0;
 8002080:	4b03      	ldr	r3, [pc, #12]	@ (8002090 <updateTimeYear+0x28>)
 8002082:	2200      	movs	r2, #0
 8002084:	719a      	strb	r2, [r3, #6]
    }
    else if (bufferTime[EDIT_TIME_YEAR] < 0)
    {
        bufferTime[EDIT_TIME_YEAR] = 0;
    }
}
 8002086:	bf00      	nop
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	200001a4 	.word	0x200001a4

08002094 <updateAlarmSec>:

/**
 * @brief Tăng Giây báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmSec(void)
{
 8002094:	b480      	push	{r7}
 8002096:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_SEC]++;
 8002098:	4b08      	ldr	r3, [pc, #32]	@ (80020bc <updateAlarmSec+0x28>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	3301      	adds	r3, #1
 800209e:	b2da      	uxtb	r2, r3
 80020a0:	4b06      	ldr	r3, [pc, #24]	@ (80020bc <updateAlarmSec+0x28>)
 80020a2:	701a      	strb	r2, [r3, #0]
    if (bufferAlarm[EDIT_ALARM_SEC] > 59)
 80020a4:	4b05      	ldr	r3, [pc, #20]	@ (80020bc <updateAlarmSec+0x28>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b3b      	cmp	r3, #59	@ 0x3b
 80020aa:	d902      	bls.n	80020b2 <updateAlarmSec+0x1e>
    {
        bufferAlarm[EDIT_ALARM_SEC] = 0;
 80020ac:	4b03      	ldr	r3, [pc, #12]	@ (80020bc <updateAlarmSec+0x28>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	701a      	strb	r2, [r3, #0]
    }
    // Hiển thị giá trị mới lên LCD (dùng vị trí của TIME_SEC)
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	200001ac 	.word	0x200001ac

080020c0 <updateAlarmMin>:

/**
 * @brief Tăng Phút báo thức, xoay vòng từ 59 về 0
 */
void updateAlarmMin(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_MIN]++;
 80020c4:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <updateAlarmMin+0x28>)
 80020c6:	785b      	ldrb	r3, [r3, #1]
 80020c8:	3301      	adds	r3, #1
 80020ca:	b2da      	uxtb	r2, r3
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <updateAlarmMin+0x28>)
 80020ce:	705a      	strb	r2, [r3, #1]
    if (bufferAlarm[EDIT_ALARM_MIN] > 59)
 80020d0:	4b05      	ldr	r3, [pc, #20]	@ (80020e8 <updateAlarmMin+0x28>)
 80020d2:	785b      	ldrb	r3, [r3, #1]
 80020d4:	2b3b      	cmp	r3, #59	@ 0x3b
 80020d6:	d902      	bls.n	80020de <updateAlarmMin+0x1e>
    {
        bufferAlarm[EDIT_ALARM_MIN] = 0;
 80020d8:	4b03      	ldr	r3, [pc, #12]	@ (80020e8 <updateAlarmMin+0x28>)
 80020da:	2200      	movs	r2, #0
 80020dc:	705a      	strb	r2, [r3, #1]
    }
}
 80020de:	bf00      	nop
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	200001ac 	.word	0x200001ac

080020ec <updateAlarmHour>:

/**
 * @brief Tăng Giờ báo thức, xoay vòng từ 23 về 0
 */
void updateAlarmHour(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_HOUR]++;
 80020f0:	4b08      	ldr	r3, [pc, #32]	@ (8002114 <updateAlarmHour+0x28>)
 80020f2:	789b      	ldrb	r3, [r3, #2]
 80020f4:	3301      	adds	r3, #1
 80020f6:	b2da      	uxtb	r2, r3
 80020f8:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <updateAlarmHour+0x28>)
 80020fa:	709a      	strb	r2, [r3, #2]
    if (bufferAlarm[EDIT_ALARM_HOUR] > 23)
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <updateAlarmHour+0x28>)
 80020fe:	789b      	ldrb	r3, [r3, #2]
 8002100:	2b17      	cmp	r3, #23
 8002102:	d902      	bls.n	800210a <updateAlarmHour+0x1e>
    {
        bufferAlarm[EDIT_ALARM_HOUR] = 0;
 8002104:	4b03      	ldr	r3, [pc, #12]	@ (8002114 <updateAlarmHour+0x28>)
 8002106:	2200      	movs	r2, #0
 8002108:	709a      	strb	r2, [r3, #2]
    }
}
 800210a:	bf00      	nop
 800210c:	46bd      	mov	sp, r7
 800210e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002112:	4770      	bx	lr
 8002114:	200001ac 	.word	0x200001ac

08002118 <updateAlarmDate>:

/**
 * @brief Tăng Ngày báo thức, xoay vòng từ 31 về 1
 */
void updateAlarmDate(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DATE]++;
 800211c:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <updateAlarmDate+0x38>)
 800211e:	78db      	ldrb	r3, [r3, #3]
 8002120:	3301      	adds	r3, #1
 8002122:	b2da      	uxtb	r2, r3
 8002124:	4b0a      	ldr	r3, [pc, #40]	@ (8002150 <updateAlarmDate+0x38>)
 8002126:	70da      	strb	r2, [r3, #3]
    if (bufferAlarm[EDIT_ALARM_DATE] > 31)
 8002128:	4b09      	ldr	r3, [pc, #36]	@ (8002150 <updateAlarmDate+0x38>)
 800212a:	78db      	ldrb	r3, [r3, #3]
 800212c:	2b1f      	cmp	r3, #31
 800212e:	d903      	bls.n	8002138 <updateAlarmDate+0x20>
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8002130:	4b07      	ldr	r3, [pc, #28]	@ (8002150 <updateAlarmDate+0x38>)
 8002132:	2201      	movs	r2, #1
 8002134:	70da      	strb	r2, [r3, #3]
    }
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
    {
        bufferAlarm[EDIT_ALARM_DATE] = 1;
    }
}
 8002136:	e006      	b.n	8002146 <updateAlarmDate+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DATE] == 0)
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <updateAlarmDate+0x38>)
 800213a:	78db      	ldrb	r3, [r3, #3]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d102      	bne.n	8002146 <updateAlarmDate+0x2e>
        bufferAlarm[EDIT_ALARM_DATE] = 1;
 8002140:	4b03      	ldr	r3, [pc, #12]	@ (8002150 <updateAlarmDate+0x38>)
 8002142:	2201      	movs	r2, #1
 8002144:	70da      	strb	r2, [r3, #3]
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	200001ac 	.word	0x200001ac

08002154 <updateAlarmDay>:

/**
 * @brief Tăng Thứ báo thức, xoay vòng từ 7 về 1
 */
void updateAlarmDay(void)
{
 8002154:	b480      	push	{r7}
 8002156:	af00      	add	r7, sp, #0
    bufferAlarm[EDIT_ALARM_DAY]++;
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <updateAlarmDay+0x38>)
 800215a:	791b      	ldrb	r3, [r3, #4]
 800215c:	3301      	adds	r3, #1
 800215e:	b2da      	uxtb	r2, r3
 8002160:	4b0a      	ldr	r3, [pc, #40]	@ (800218c <updateAlarmDay+0x38>)
 8002162:	711a      	strb	r2, [r3, #4]
    if (bufferAlarm[EDIT_ALARM_DAY] > 7)
 8002164:	4b09      	ldr	r3, [pc, #36]	@ (800218c <updateAlarmDay+0x38>)
 8002166:	791b      	ldrb	r3, [r3, #4]
 8002168:	2b07      	cmp	r3, #7
 800216a:	d903      	bls.n	8002174 <updateAlarmDay+0x20>
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 800216c:	4b07      	ldr	r3, [pc, #28]	@ (800218c <updateAlarmDay+0x38>)
 800216e:	2201      	movs	r2, #1
 8002170:	711a      	strb	r2, [r3, #4]
    }
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
    {
        bufferAlarm[EDIT_ALARM_DAY] = 1;
    }
 8002172:	e006      	b.n	8002182 <updateAlarmDay+0x2e>
    else if (bufferAlarm[EDIT_ALARM_DAY] == 0)
 8002174:	4b05      	ldr	r3, [pc, #20]	@ (800218c <updateAlarmDay+0x38>)
 8002176:	791b      	ldrb	r3, [r3, #4]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <updateAlarmDay+0x2e>
        bufferAlarm[EDIT_ALARM_DAY] = 1;
 800217c:	4b03      	ldr	r3, [pc, #12]	@ (800218c <updateAlarmDay+0x38>)
 800217e:	2201      	movs	r2, #1
 8002180:	711a      	strb	r2, [r3, #4]
 8002182:	bf00      	nop
 8002184:	46bd      	mov	sp, r7
 8002186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218a:	4770      	bx	lr
 800218c:	200001ac 	.word	0x200001ac

08002190 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 800219a:	4a04      	ldr	r2, [pc, #16]	@ (80021ac <LCD_WR_REG+0x1c>)
 800219c:	88fb      	ldrh	r3, [r7, #6]
 800219e:	8013      	strh	r3, [r2, #0]
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	600ffffe 	.word	0x600ffffe

080021b0 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 80021ba:	4a04      	ldr	r2, [pc, #16]	@ (80021cc <LCD_WR_DATA+0x1c>)
 80021bc:	88fb      	ldrh	r3, [r7, #6]
 80021be:	8053      	strh	r3, [r2, #2]
}
 80021c0:	bf00      	nop
 80021c2:	370c      	adds	r7, #12
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	600ffffe 	.word	0x600ffffe

080021d0 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 80021d6:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <LCD_RD_DATA+0x20>)
 80021d8:	885b      	ldrh	r3, [r3, #2]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	80fb      	strh	r3, [r7, #6]
	return ram;
 80021de:	88fb      	ldrh	r3, [r7, #6]
 80021e0:	b29b      	uxth	r3, r3
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	600ffffe 	.word	0x600ffffe

080021f4 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4604      	mov	r4, r0
 80021fc:	4608      	mov	r0, r1
 80021fe:	4611      	mov	r1, r2
 8002200:	461a      	mov	r2, r3
 8002202:	4623      	mov	r3, r4
 8002204:	80fb      	strh	r3, [r7, #6]
 8002206:	4603      	mov	r3, r0
 8002208:	80bb      	strh	r3, [r7, #4]
 800220a:	460b      	mov	r3, r1
 800220c:	807b      	strh	r3, [r7, #2]
 800220e:	4613      	mov	r3, r2
 8002210:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8002212:	202a      	movs	r0, #42	@ 0x2a
 8002214:	f7ff ffbc 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	0a1b      	lsrs	r3, r3, #8
 800221c:	b29b      	uxth	r3, r3
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ffc6 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	b2db      	uxtb	r3, r3
 8002228:	b29b      	uxth	r3, r3
 800222a:	4618      	mov	r0, r3
 800222c:	f7ff ffc0 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8002230:	887b      	ldrh	r3, [r7, #2]
 8002232:	0a1b      	lsrs	r3, r3, #8
 8002234:	b29b      	uxth	r3, r3
 8002236:	4618      	mov	r0, r3
 8002238:	f7ff ffba 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 800223c:	887b      	ldrh	r3, [r7, #2]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	b29b      	uxth	r3, r3
 8002242:	4618      	mov	r0, r3
 8002244:	f7ff ffb4 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8002248:	202b      	movs	r0, #43	@ 0x2b
 800224a:	f7ff ffa1 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 800224e:	88bb      	ldrh	r3, [r7, #4]
 8002250:	0a1b      	lsrs	r3, r3, #8
 8002252:	b29b      	uxth	r3, r3
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff ffab 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 800225a:	88bb      	ldrh	r3, [r7, #4]
 800225c:	b2db      	uxtb	r3, r3
 800225e:	b29b      	uxth	r3, r3
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ffa5 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8002266:	883b      	ldrh	r3, [r7, #0]
 8002268:	0a1b      	lsrs	r3, r3, #8
 800226a:	b29b      	uxth	r3, r3
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff9f 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8002272:	883b      	ldrh	r3, [r7, #0]
 8002274:	b2db      	uxtb	r3, r3
 8002276:	b29b      	uxth	r3, r3
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff ff99 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 800227e:	202c      	movs	r0, #44	@ 0x2c
 8002280:	f7ff ff86 	bl	8002190 <LCD_WR_REG>
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	bd90      	pop	{r4, r7, pc}

0800228c <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	4603      	mov	r3, r0
 8002294:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 8002296:	4b15      	ldr	r3, [pc, #84]	@ (80022ec <lcd_clear+0x60>)
 8002298:	881b      	ldrh	r3, [r3, #0]
 800229a:	3b01      	subs	r3, #1
 800229c:	b29a      	uxth	r2, r3
 800229e:	4b13      	ldr	r3, [pc, #76]	@ (80022ec <lcd_clear+0x60>)
 80022a0:	885b      	ldrh	r3, [r3, #2]
 80022a2:	3b01      	subs	r3, #1
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	2100      	movs	r1, #0
 80022a8:	2000      	movs	r0, #0
 80022aa:	f7ff ffa3 	bl	80021f4 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 80022ae:	2300      	movs	r3, #0
 80022b0:	81fb      	strh	r3, [r7, #14]
 80022b2:	e011      	b.n	80022d8 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 80022b4:	2300      	movs	r3, #0
 80022b6:	81bb      	strh	r3, [r7, #12]
 80022b8:	e006      	b.n	80022c8 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 80022ba:	88fb      	ldrh	r3, [r7, #6]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7ff ff77 	bl	80021b0 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 80022c2:	89bb      	ldrh	r3, [r7, #12]
 80022c4:	3301      	adds	r3, #1
 80022c6:	81bb      	strh	r3, [r7, #12]
 80022c8:	4b08      	ldr	r3, [pc, #32]	@ (80022ec <lcd_clear+0x60>)
 80022ca:	885b      	ldrh	r3, [r3, #2]
 80022cc:	89ba      	ldrh	r2, [r7, #12]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d3f3      	bcc.n	80022ba <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 80022d2:	89fb      	ldrh	r3, [r7, #14]
 80022d4:	3301      	adds	r3, #1
 80022d6:	81fb      	strh	r3, [r7, #14]
 80022d8:	4b04      	ldr	r3, [pc, #16]	@ (80022ec <lcd_clear+0x60>)
 80022da:	881b      	ldrh	r3, [r3, #0]
 80022dc:	89fa      	ldrh	r2, [r7, #14]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d3e8      	bcc.n	80022b4 <lcd_clear+0x28>
		}
	}
}
 80022e2:	bf00      	nop
 80022e4:	bf00      	nop
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	200001b4 	.word	0x200001b4

080022f0 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	80fb      	strh	r3, [r7, #6]
 80022fa:	460b      	mov	r3, r1
 80022fc:	80bb      	strh	r3, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8002302:	88bb      	ldrh	r3, [r7, #4]
 8002304:	88fa      	ldrh	r2, [r7, #6]
 8002306:	88b9      	ldrh	r1, [r7, #4]
 8002308:	88f8      	ldrh	r0, [r7, #6]
 800230a:	f7ff ff73 	bl	80021f4 <lcd_set_address>
	LCD_WR_DATA(color);
 800230e:	887b      	ldrh	r3, [r7, #2]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ff4d 	bl	80021b0 <LCD_WR_DATA>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8002320:	b590      	push	{r4, r7, lr}
 8002322:	b087      	sub	sp, #28
 8002324:	af00      	add	r7, sp, #0
 8002326:	4604      	mov	r4, r0
 8002328:	4608      	mov	r0, r1
 800232a:	4611      	mov	r1, r2
 800232c:	461a      	mov	r2, r3
 800232e:	4623      	mov	r3, r4
 8002330:	80fb      	strh	r3, [r7, #6]
 8002332:	4603      	mov	r3, r0
 8002334:	80bb      	strh	r3, [r7, #4]
 8002336:	460b      	mov	r3, r1
 8002338:	70fb      	strb	r3, [r7, #3]
 800233a:	4613      	mov	r3, r2
 800233c:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 800233e:	2300      	movs	r3, #0
 8002340:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8002342:	88fb      	ldrh	r3, [r7, #6]
 8002344:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8002346:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800234a:	085b      	lsrs	r3, r3, #1
 800234c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	08db      	lsrs	r3, r3, #3
 8002352:	b2db      	uxtb	r3, r3
 8002354:	461a      	mov	r2, r3
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	f003 0307 	and.w	r3, r3, #7
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b00      	cmp	r3, #0
 8002360:	bf14      	ite	ne
 8002362:	2301      	movne	r3, #1
 8002364:	2300      	moveq	r3, #0
 8002366:	b2db      	uxtb	r3, r3
 8002368:	4413      	add	r3, r2
 800236a:	b29a      	uxth	r2, r3
 800236c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002370:	b29b      	uxth	r3, r3
 8002372:	fb12 f303 	smulbb	r3, r2, r3
 8002376:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8002378:	78fb      	ldrb	r3, [r7, #3]
 800237a:	3b20      	subs	r3, #32
 800237c:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 800237e:	7bfb      	ldrb	r3, [r7, #15]
 8002380:	b29a      	uxth	r2, r3
 8002382:	88fb      	ldrh	r3, [r7, #6]
 8002384:	4413      	add	r3, r2
 8002386:	b29b      	uxth	r3, r3
 8002388:	3b01      	subs	r3, #1
 800238a:	b29c      	uxth	r4, r3
 800238c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002390:	b29a      	uxth	r2, r3
 8002392:	88bb      	ldrh	r3, [r7, #4]
 8002394:	4413      	add	r3, r2
 8002396:	b29b      	uxth	r3, r3
 8002398:	3b01      	subs	r3, #1
 800239a:	b29b      	uxth	r3, r3
 800239c:	88b9      	ldrh	r1, [r7, #4]
 800239e:	88f8      	ldrh	r0, [r7, #6]
 80023a0:	4622      	mov	r2, r4
 80023a2:	f7ff ff27 	bl	80021f4 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 80023a6:	2300      	movs	r3, #0
 80023a8:	827b      	strh	r3, [r7, #18]
 80023aa:	e07a      	b.n	80024a2 <lcd_show_char+0x182>
		if (sizey == 12)
 80023ac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023b0:	2b0c      	cmp	r3, #12
 80023b2:	d028      	beq.n	8002406 <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 80023b4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023b8:	2b10      	cmp	r3, #16
 80023ba:	d108      	bne.n	80023ce <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 80023bc:	78fa      	ldrb	r2, [r7, #3]
 80023be:	8a7b      	ldrh	r3, [r7, #18]
 80023c0:	493c      	ldr	r1, [pc, #240]	@ (80024b4 <lcd_show_char+0x194>)
 80023c2:	0112      	lsls	r2, r2, #4
 80023c4:	440a      	add	r2, r1
 80023c6:	4413      	add	r3, r2
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	75fb      	strb	r3, [r7, #23]
 80023cc:	e01b      	b.n	8002406 <lcd_show_char+0xe6>
		else if (sizey == 24)
 80023ce:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023d2:	2b18      	cmp	r3, #24
 80023d4:	d10b      	bne.n	80023ee <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 80023d6:	78fa      	ldrb	r2, [r7, #3]
 80023d8:	8a79      	ldrh	r1, [r7, #18]
 80023da:	4837      	ldr	r0, [pc, #220]	@ (80024b8 <lcd_show_char+0x198>)
 80023dc:	4613      	mov	r3, r2
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4413      	add	r3, r2
 80023e2:	011b      	lsls	r3, r3, #4
 80023e4:	4403      	add	r3, r0
 80023e6:	440b      	add	r3, r1
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	75fb      	strb	r3, [r7, #23]
 80023ec:	e00b      	b.n	8002406 <lcd_show_char+0xe6>
		else if (sizey == 32)
 80023ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80023f2:	2b20      	cmp	r3, #32
 80023f4:	d15a      	bne.n	80024ac <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	8a7b      	ldrh	r3, [r7, #18]
 80023fa:	4930      	ldr	r1, [pc, #192]	@ (80024bc <lcd_show_char+0x19c>)
 80023fc:	0192      	lsls	r2, r2, #6
 80023fe:	440a      	add	r2, r1
 8002400:	4413      	add	r3, r2
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8002406:	2300      	movs	r3, #0
 8002408:	75bb      	strb	r3, [r7, #22]
 800240a:	e044      	b.n	8002496 <lcd_show_char+0x176>
			if (!mode) {
 800240c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002410:	2b00      	cmp	r3, #0
 8002412:	d120      	bne.n	8002456 <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8002414:	7dfa      	ldrb	r2, [r7, #23]
 8002416:	7dbb      	ldrb	r3, [r7, #22]
 8002418:	fa42 f303 	asr.w	r3, r2, r3
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b00      	cmp	r3, #0
 8002422:	d004      	beq.n	800242e <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8002424:	883b      	ldrh	r3, [r7, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7ff fec2 	bl	80021b0 <LCD_WR_DATA>
 800242c:	e003      	b.n	8002436 <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 800242e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff febd 	bl	80021b0 <LCD_WR_DATA>
				m++;
 8002436:	7d7b      	ldrb	r3, [r7, #21]
 8002438:	3301      	adds	r3, #1
 800243a:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 800243c:	7d7b      	ldrb	r3, [r7, #21]
 800243e:	7bfa      	ldrb	r2, [r7, #15]
 8002440:	fbb3 f1f2 	udiv	r1, r3, r2
 8002444:	fb01 f202 	mul.w	r2, r1, r2
 8002448:	1a9b      	subs	r3, r3, r2
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d11f      	bne.n	8002490 <lcd_show_char+0x170>
					m = 0;
 8002450:	2300      	movs	r3, #0
 8002452:	757b      	strb	r3, [r7, #21]
					break;
 8002454:	e022      	b.n	800249c <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8002456:	7dfa      	ldrb	r2, [r7, #23]
 8002458:	7dbb      	ldrb	r3, [r7, #22]
 800245a:	fa42 f303 	asr.w	r3, r2, r3
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d005      	beq.n	8002472 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8002466:	883a      	ldrh	r2, [r7, #0]
 8002468:	88b9      	ldrh	r1, [r7, #4]
 800246a:	88fb      	ldrh	r3, [r7, #6]
 800246c:	4618      	mov	r0, r3
 800246e:	f7ff ff3f 	bl	80022f0 <lcd_draw_point>
				x++;
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	3301      	adds	r3, #1
 8002476:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8002478:	88fa      	ldrh	r2, [r7, #6]
 800247a:	8a3b      	ldrh	r3, [r7, #16]
 800247c:	1ad2      	subs	r2, r2, r3
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	429a      	cmp	r2, r3
 8002482:	d105      	bne.n	8002490 <lcd_show_char+0x170>
					x = x0;
 8002484:	8a3b      	ldrh	r3, [r7, #16]
 8002486:	80fb      	strh	r3, [r7, #6]
					y++;
 8002488:	88bb      	ldrh	r3, [r7, #4]
 800248a:	3301      	adds	r3, #1
 800248c:	80bb      	strh	r3, [r7, #4]
					break;
 800248e:	e005      	b.n	800249c <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8002490:	7dbb      	ldrb	r3, [r7, #22]
 8002492:	3301      	adds	r3, #1
 8002494:	75bb      	strb	r3, [r7, #22]
 8002496:	7dbb      	ldrb	r3, [r7, #22]
 8002498:	2b07      	cmp	r3, #7
 800249a:	d9b7      	bls.n	800240c <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 800249c:	8a7b      	ldrh	r3, [r7, #18]
 800249e:	3301      	adds	r3, #1
 80024a0:	827b      	strh	r3, [r7, #18]
 80024a2:	8a7a      	ldrh	r2, [r7, #18]
 80024a4:	89bb      	ldrh	r3, [r7, #12]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d380      	bcc.n	80023ac <lcd_show_char+0x8c>
 80024aa:	e000      	b.n	80024ae <lcd_show_char+0x18e>
			return;
 80024ac:	bf00      	nop
				}
			}
		}
	}
}
 80024ae:	371c      	adds	r7, #28
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd90      	pop	{r4, r7, pc}
 80024b4:	08007d6c 	.word	0x08007d6c
 80024b8:	0800835c 	.word	0x0800835c
 80024bc:	0800952c 	.word	0x0800952c

080024c0 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 80024c0:	b480      	push	{r7}
 80024c2:	b085      	sub	sp, #20
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	460a      	mov	r2, r1
 80024ca:	71fb      	strb	r3, [r7, #7]
 80024cc:	4613      	mov	r3, r2
 80024ce:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 80024d0:	2301      	movs	r3, #1
 80024d2:	60fb      	str	r3, [r7, #12]
	while (n--)
 80024d4:	e004      	b.n	80024e0 <mypow+0x20>
		result *= m;
 80024d6:	79fa      	ldrb	r2, [r7, #7]
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	fb02 f303 	mul.w	r3, r2, r3
 80024de:	60fb      	str	r3, [r7, #12]
	while (n--)
 80024e0:	79bb      	ldrb	r3, [r7, #6]
 80024e2:	1e5a      	subs	r2, r3, #1
 80024e4:	71ba      	strb	r2, [r7, #6]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f5      	bne.n	80024d6 <mypow+0x16>
	return result;
 80024ea:	68fb      	ldr	r3, [r7, #12]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 80024f8:	b590      	push	{r4, r7, lr}
 80024fa:	b089      	sub	sp, #36	@ 0x24
 80024fc:	af04      	add	r7, sp, #16
 80024fe:	4604      	mov	r4, r0
 8002500:	4608      	mov	r0, r1
 8002502:	4611      	mov	r1, r2
 8002504:	461a      	mov	r2, r3
 8002506:	4623      	mov	r3, r4
 8002508:	80fb      	strh	r3, [r7, #6]
 800250a:	4603      	mov	r3, r0
 800250c:	80bb      	strh	r3, [r7, #4]
 800250e:	460b      	mov	r3, r1
 8002510:	807b      	strh	r3, [r7, #2]
 8002512:	4613      	mov	r3, r2
 8002514:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 800251a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8002522:	2300      	movs	r3, #0
 8002524:	73fb      	strb	r3, [r7, #15]
 8002526:	e059      	b.n	80025dc <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8002528:	887c      	ldrh	r4, [r7, #2]
 800252a:	787a      	ldrb	r2, [r7, #1]
 800252c:	7bfb      	ldrb	r3, [r7, #15]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	b2db      	uxtb	r3, r3
 8002532:	3b01      	subs	r3, #1
 8002534:	b2db      	uxtb	r3, r3
 8002536:	4619      	mov	r1, r3
 8002538:	200a      	movs	r0, #10
 800253a:	f7ff ffc1 	bl	80024c0 <mypow>
 800253e:	4603      	mov	r3, r0
 8002540:	fbb4 f1f3 	udiv	r1, r4, r3
 8002544:	4b2a      	ldr	r3, [pc, #168]	@ (80025f0 <lcd_show_int_num+0xf8>)
 8002546:	fba3 2301 	umull	r2, r3, r3, r1
 800254a:	08da      	lsrs	r2, r3, #3
 800254c:	4613      	mov	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	4413      	add	r3, r2
 8002552:	005b      	lsls	r3, r3, #1
 8002554:	1aca      	subs	r2, r1, r3
 8002556:	4613      	mov	r3, r2
 8002558:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 800255a:	7bbb      	ldrb	r3, [r7, #14]
 800255c:	2b00      	cmp	r3, #0
 800255e:	d121      	bne.n	80025a4 <lcd_show_int_num+0xac>
 8002560:	7bfa      	ldrb	r2, [r7, #15]
 8002562:	787b      	ldrb	r3, [r7, #1]
 8002564:	3b01      	subs	r3, #1
 8002566:	429a      	cmp	r2, r3
 8002568:	da1c      	bge.n	80025a4 <lcd_show_int_num+0xac>
			if (temp == 0) {
 800256a:	7b3b      	ldrb	r3, [r7, #12]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d117      	bne.n	80025a0 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8002570:	7bfb      	ldrb	r3, [r7, #15]
 8002572:	b29a      	uxth	r2, r3
 8002574:	7b7b      	ldrb	r3, [r7, #13]
 8002576:	b29b      	uxth	r3, r3
 8002578:	fb12 f303 	smulbb	r3, r2, r3
 800257c:	b29a      	uxth	r2, r3
 800257e:	88fb      	ldrh	r3, [r7, #6]
 8002580:	4413      	add	r3, r2
 8002582:	b298      	uxth	r0, r3
 8002584:	8c3a      	ldrh	r2, [r7, #32]
 8002586:	88b9      	ldrh	r1, [r7, #4]
 8002588:	2300      	movs	r3, #0
 800258a:	9302      	str	r3, [sp, #8]
 800258c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002590:	9301      	str	r3, [sp, #4]
 8002592:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	4613      	mov	r3, r2
 8002598:	2220      	movs	r2, #32
 800259a:	f7ff fec1 	bl	8002320 <lcd_show_char>
				continue;
 800259e:	e01a      	b.n	80025d6 <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 80025a0:	2301      	movs	r3, #1
 80025a2:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
 80025a6:	b29a      	uxth	r2, r3
 80025a8:	7b7b      	ldrb	r3, [r7, #13]
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	fb12 f303 	smulbb	r3, r2, r3
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	4413      	add	r3, r2
 80025b6:	b298      	uxth	r0, r3
 80025b8:	7b3b      	ldrb	r3, [r7, #12]
 80025ba:	3330      	adds	r3, #48	@ 0x30
 80025bc:	b2da      	uxtb	r2, r3
 80025be:	8c3c      	ldrh	r4, [r7, #32]
 80025c0:	88b9      	ldrh	r1, [r7, #4]
 80025c2:	2300      	movs	r3, #0
 80025c4:	9302      	str	r3, [sp, #8]
 80025c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80025ca:	9301      	str	r3, [sp, #4]
 80025cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80025ce:	9300      	str	r3, [sp, #0]
 80025d0:	4623      	mov	r3, r4
 80025d2:	f7ff fea5 	bl	8002320 <lcd_show_char>
	for (t = 0; t < len; t++) {
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
 80025d8:	3301      	adds	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
 80025dc:	7bfa      	ldrb	r2, [r7, #15]
 80025de:	787b      	ldrb	r3, [r7, #1]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d3a1      	bcc.n	8002528 <lcd_show_int_num+0x30>
	}
}
 80025e4:	bf00      	nop
 80025e6:	bf00      	nop
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd90      	pop	{r4, r7, pc}
 80025ee:	bf00      	nop
 80025f0:	cccccccd 	.word	0xcccccccd

080025f4 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	4603      	mov	r3, r0
 80025fc:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b00      	cmp	r3, #0
 8002608:	d007      	beq.n	800261a <lcd_set_direction+0x26>
		lcddev.width = 320;
 800260a:	4b0a      	ldr	r3, [pc, #40]	@ (8002634 <lcd_set_direction+0x40>)
 800260c:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002610:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8002612:	4b08      	ldr	r3, [pc, #32]	@ (8002634 <lcd_set_direction+0x40>)
 8002614:	22f0      	movs	r2, #240	@ 0xf0
 8002616:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8002618:	e006      	b.n	8002628 <lcd_set_direction+0x34>
		lcddev.width = 240;
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <lcd_set_direction+0x40>)
 800261c:	22f0      	movs	r2, #240	@ 0xf0
 800261e:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8002620:	4b04      	ldr	r3, [pc, #16]	@ (8002634 <lcd_set_direction+0x40>)
 8002622:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002626:	805a      	strh	r2, [r3, #2]
}
 8002628:	bf00      	nop
 800262a:	370c      	adds	r7, #12
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr
 8002634:	200001b4 	.word	0x200001b4

08002638 <lcd_init>:

void lcd_init(void) {
 8002638:	b580      	push	{r7, lr}
 800263a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 800263c:	2200      	movs	r2, #0
 800263e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002642:	48aa      	ldr	r0, [pc, #680]	@ (80028ec <lcd_init+0x2b4>)
 8002644:	f001 fa5e 	bl	8003b04 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002648:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800264c:	f000 fef6 	bl	800343c <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002650:	2201      	movs	r2, #1
 8002652:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002656:	48a5      	ldr	r0, [pc, #660]	@ (80028ec <lcd_init+0x2b4>)
 8002658:	f001 fa54 	bl	8003b04 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800265c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002660:	f000 feec 	bl	800343c <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002664:	2000      	movs	r0, #0
 8002666:	f7ff ffc5 	bl	80025f4 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 800266a:	20d3      	movs	r0, #211	@ 0xd3
 800266c:	f7ff fd90 	bl	8002190 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002670:	f7ff fdae 	bl	80021d0 <LCD_RD_DATA>
 8002674:	4603      	mov	r3, r0
 8002676:	461a      	mov	r2, r3
 8002678:	4b9d      	ldr	r3, [pc, #628]	@ (80028f0 <lcd_init+0x2b8>)
 800267a:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 800267c:	f7ff fda8 	bl	80021d0 <LCD_RD_DATA>
 8002680:	4603      	mov	r3, r0
 8002682:	461a      	mov	r2, r3
 8002684:	4b9a      	ldr	r3, [pc, #616]	@ (80028f0 <lcd_init+0x2b8>)
 8002686:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002688:	f7ff fda2 	bl	80021d0 <LCD_RD_DATA>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	4b97      	ldr	r3, [pc, #604]	@ (80028f0 <lcd_init+0x2b8>)
 8002692:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002694:	4b96      	ldr	r3, [pc, #600]	@ (80028f0 <lcd_init+0x2b8>)
 8002696:	889b      	ldrh	r3, [r3, #4]
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	b29a      	uxth	r2, r3
 800269c:	4b94      	ldr	r3, [pc, #592]	@ (80028f0 <lcd_init+0x2b8>)
 800269e:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 80026a0:	f7ff fd96 	bl	80021d0 <LCD_RD_DATA>
 80026a4:	4603      	mov	r3, r0
 80026a6:	461a      	mov	r2, r3
 80026a8:	4b91      	ldr	r3, [pc, #580]	@ (80028f0 <lcd_init+0x2b8>)
 80026aa:	889b      	ldrh	r3, [r3, #4]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	b29a      	uxth	r2, r3
 80026b0:	4b8f      	ldr	r3, [pc, #572]	@ (80028f0 <lcd_init+0x2b8>)
 80026b2:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80026b4:	20cf      	movs	r0, #207	@ 0xcf
 80026b6:	f7ff fd6b 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80026ba:	2000      	movs	r0, #0
 80026bc:	f7ff fd78 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 80026c0:	20c1      	movs	r0, #193	@ 0xc1
 80026c2:	f7ff fd75 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 80026c6:	2030      	movs	r0, #48	@ 0x30
 80026c8:	f7ff fd72 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 80026cc:	20ed      	movs	r0, #237	@ 0xed
 80026ce:	f7ff fd5f 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 80026d2:	2064      	movs	r0, #100	@ 0x64
 80026d4:	f7ff fd6c 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 80026d8:	2003      	movs	r0, #3
 80026da:	f7ff fd69 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 80026de:	2012      	movs	r0, #18
 80026e0:	f7ff fd66 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 80026e4:	2081      	movs	r0, #129	@ 0x81
 80026e6:	f7ff fd63 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 80026ea:	20e8      	movs	r0, #232	@ 0xe8
 80026ec:	f7ff fd50 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 80026f0:	2085      	movs	r0, #133	@ 0x85
 80026f2:	f7ff fd5d 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80026f6:	2010      	movs	r0, #16
 80026f8:	f7ff fd5a 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80026fc:	207a      	movs	r0, #122	@ 0x7a
 80026fe:	f7ff fd57 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002702:	20cb      	movs	r0, #203	@ 0xcb
 8002704:	f7ff fd44 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002708:	2039      	movs	r0, #57	@ 0x39
 800270a:	f7ff fd51 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 800270e:	202c      	movs	r0, #44	@ 0x2c
 8002710:	f7ff fd4e 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002714:	2000      	movs	r0, #0
 8002716:	f7ff fd4b 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800271a:	2034      	movs	r0, #52	@ 0x34
 800271c:	f7ff fd48 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002720:	2002      	movs	r0, #2
 8002722:	f7ff fd45 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002726:	20f7      	movs	r0, #247	@ 0xf7
 8002728:	f7ff fd32 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 800272c:	2020      	movs	r0, #32
 800272e:	f7ff fd3f 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002732:	20ea      	movs	r0, #234	@ 0xea
 8002734:	f7ff fd2c 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002738:	2000      	movs	r0, #0
 800273a:	f7ff fd39 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800273e:	2000      	movs	r0, #0
 8002740:	f7ff fd36 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002744:	20c0      	movs	r0, #192	@ 0xc0
 8002746:	f7ff fd23 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800274a:	201b      	movs	r0, #27
 800274c:	f7ff fd30 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002750:	20c1      	movs	r0, #193	@ 0xc1
 8002752:	f7ff fd1d 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002756:	2001      	movs	r0, #1
 8002758:	f7ff fd2a 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 800275c:	20c5      	movs	r0, #197	@ 0xc5
 800275e:	f7ff fd17 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002762:	2030      	movs	r0, #48	@ 0x30
 8002764:	f7ff fd24 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002768:	2030      	movs	r0, #48	@ 0x30
 800276a:	f7ff fd21 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800276e:	20c7      	movs	r0, #199	@ 0xc7
 8002770:	f7ff fd0e 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002774:	20b7      	movs	r0, #183	@ 0xb7
 8002776:	f7ff fd1b 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 800277a:	2036      	movs	r0, #54	@ 0x36
 800277c:	f7ff fd08 	bl	8002190 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002780:	2008      	movs	r0, #8
 8002782:	f7ff fd15 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002786:	203a      	movs	r0, #58	@ 0x3a
 8002788:	f7ff fd02 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 800278c:	2055      	movs	r0, #85	@ 0x55
 800278e:	f7ff fd0f 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002792:	20b1      	movs	r0, #177	@ 0xb1
 8002794:	f7ff fcfc 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002798:	2000      	movs	r0, #0
 800279a:	f7ff fd09 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800279e:	201a      	movs	r0, #26
 80027a0:	f7ff fd06 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80027a4:	20b6      	movs	r0, #182	@ 0xb6
 80027a6:	f7ff fcf3 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80027aa:	200a      	movs	r0, #10
 80027ac:	f7ff fd00 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80027b0:	20a2      	movs	r0, #162	@ 0xa2
 80027b2:	f7ff fcfd 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80027b6:	20f2      	movs	r0, #242	@ 0xf2
 80027b8:	f7ff fcea 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80027bc:	2000      	movs	r0, #0
 80027be:	f7ff fcf7 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 80027c2:	2026      	movs	r0, #38	@ 0x26
 80027c4:	f7ff fce4 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 80027c8:	2001      	movs	r0, #1
 80027ca:	f7ff fcf1 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 80027ce:	20e0      	movs	r0, #224	@ 0xe0
 80027d0:	f7ff fcde 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 80027d4:	200f      	movs	r0, #15
 80027d6:	f7ff fceb 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 80027da:	202a      	movs	r0, #42	@ 0x2a
 80027dc:	f7ff fce8 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 80027e0:	2028      	movs	r0, #40	@ 0x28
 80027e2:	f7ff fce5 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80027e6:	2008      	movs	r0, #8
 80027e8:	f7ff fce2 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 80027ec:	200e      	movs	r0, #14
 80027ee:	f7ff fcdf 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 80027f2:	2008      	movs	r0, #8
 80027f4:	f7ff fcdc 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80027f8:	2054      	movs	r0, #84	@ 0x54
 80027fa:	f7ff fcd9 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80027fe:	20a9      	movs	r0, #169	@ 0xa9
 8002800:	f7ff fcd6 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8002804:	2043      	movs	r0, #67	@ 0x43
 8002806:	f7ff fcd3 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800280a:	200a      	movs	r0, #10
 800280c:	f7ff fcd0 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002810:	200f      	movs	r0, #15
 8002812:	f7ff fccd 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002816:	2000      	movs	r0, #0
 8002818:	f7ff fcca 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800281c:	2000      	movs	r0, #0
 800281e:	f7ff fcc7 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002822:	2000      	movs	r0, #0
 8002824:	f7ff fcc4 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002828:	2000      	movs	r0, #0
 800282a:	f7ff fcc1 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 800282e:	20e1      	movs	r0, #225	@ 0xe1
 8002830:	f7ff fcae 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002834:	2000      	movs	r0, #0
 8002836:	f7ff fcbb 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800283a:	2015      	movs	r0, #21
 800283c:	f7ff fcb8 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8002840:	2017      	movs	r0, #23
 8002842:	f7ff fcb5 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8002846:	2007      	movs	r0, #7
 8002848:	f7ff fcb2 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 800284c:	2011      	movs	r0, #17
 800284e:	f7ff fcaf 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8002852:	2006      	movs	r0, #6
 8002854:	f7ff fcac 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8002858:	202b      	movs	r0, #43	@ 0x2b
 800285a:	f7ff fca9 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800285e:	2056      	movs	r0, #86	@ 0x56
 8002860:	f7ff fca6 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8002864:	203c      	movs	r0, #60	@ 0x3c
 8002866:	f7ff fca3 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 800286a:	2005      	movs	r0, #5
 800286c:	f7ff fca0 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002870:	2010      	movs	r0, #16
 8002872:	f7ff fc9d 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002876:	200f      	movs	r0, #15
 8002878:	f7ff fc9a 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800287c:	203f      	movs	r0, #63	@ 0x3f
 800287e:	f7ff fc97 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002882:	203f      	movs	r0, #63	@ 0x3f
 8002884:	f7ff fc94 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002888:	200f      	movs	r0, #15
 800288a:	f7ff fc91 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800288e:	202b      	movs	r0, #43	@ 0x2b
 8002890:	f7ff fc7e 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002894:	2000      	movs	r0, #0
 8002896:	f7ff fc8b 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800289a:	2000      	movs	r0, #0
 800289c:	f7ff fc88 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80028a0:	2001      	movs	r0, #1
 80028a2:	f7ff fc85 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80028a6:	203f      	movs	r0, #63	@ 0x3f
 80028a8:	f7ff fc82 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80028ac:	202a      	movs	r0, #42	@ 0x2a
 80028ae:	f7ff fc6f 	bl	8002190 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80028b2:	2000      	movs	r0, #0
 80028b4:	f7ff fc7c 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80028b8:	2000      	movs	r0, #0
 80028ba:	f7ff fc79 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80028be:	2000      	movs	r0, #0
 80028c0:	f7ff fc76 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 80028c4:	20ef      	movs	r0, #239	@ 0xef
 80028c6:	f7ff fc73 	bl	80021b0 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 80028ca:	2011      	movs	r0, #17
 80028cc:	f7ff fc60 	bl	8002190 <LCD_WR_REG>
	HAL_Delay(120);
 80028d0:	2078      	movs	r0, #120	@ 0x78
 80028d2:	f000 fdb3 	bl	800343c <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 80028d6:	2029      	movs	r0, #41	@ 0x29
 80028d8:	f7ff fc5a 	bl	8002190 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 80028dc:	2201      	movs	r2, #1
 80028de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80028e2:	4804      	ldr	r0, [pc, #16]	@ (80028f4 <lcd_init+0x2bc>)
 80028e4:	f001 f90e 	bl	8003b04 <HAL_GPIO_WritePin>
}
 80028e8:	bf00      	nop
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	40020800 	.word	0x40020800
 80028f0:	200001b4 	.word	0x200001b4
 80028f4:	40020000 	.word	0x40020000

080028f8 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80028f8:	b590      	push	{r4, r7, lr}
 80028fa:	b08b      	sub	sp, #44	@ 0x2c
 80028fc:	af04      	add	r7, sp, #16
 80028fe:	60ba      	str	r2, [r7, #8]
 8002900:	461a      	mov	r2, r3
 8002902:	4603      	mov	r3, r0
 8002904:	81fb      	strh	r3, [r7, #14]
 8002906:	460b      	mov	r3, r1
 8002908:	81bb      	strh	r3, [r7, #12]
 800290a:	4613      	mov	r3, r2
 800290c:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 800290e:	89fb      	ldrh	r3, [r7, #14]
 8002910:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8002912:	2300      	movs	r3, #0
 8002914:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 8002916:	e048      	b.n	80029aa <lcd_show_string+0xb2>
		if (!bHz) {
 8002918:	7dfb      	ldrb	r3, [r7, #23]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d145      	bne.n	80029aa <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 800291e:	89fa      	ldrh	r2, [r7, #14]
 8002920:	4b26      	ldr	r3, [pc, #152]	@ (80029bc <lcd_show_string+0xc4>)
 8002922:	881b      	ldrh	r3, [r3, #0]
 8002924:	4619      	mov	r1, r3
 8002926:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800292a:	085b      	lsrs	r3, r3, #1
 800292c:	b2db      	uxtb	r3, r3
 800292e:	1acb      	subs	r3, r1, r3
 8002930:	429a      	cmp	r2, r3
 8002932:	dc3f      	bgt.n	80029b4 <lcd_show_string+0xbc>
 8002934:	89ba      	ldrh	r2, [r7, #12]
 8002936:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <lcd_show_string+0xc4>)
 8002938:	885b      	ldrh	r3, [r3, #2]
 800293a:	4619      	mov	r1, r3
 800293c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002940:	1acb      	subs	r3, r1, r3
 8002942:	429a      	cmp	r2, r3
 8002944:	dc36      	bgt.n	80029b4 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	2b80      	cmp	r3, #128	@ 0x80
 800294c:	d902      	bls.n	8002954 <lcd_show_string+0x5c>
				bHz = 1;
 800294e:	2301      	movs	r3, #1
 8002950:	75fb      	strb	r3, [r7, #23]
 8002952:	e02a      	b.n	80029aa <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b0d      	cmp	r3, #13
 800295a:	d10b      	bne.n	8002974 <lcd_show_string+0x7c>
					y += sizey;
 800295c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002960:	b29a      	uxth	r2, r3
 8002962:	89bb      	ldrh	r3, [r7, #12]
 8002964:	4413      	add	r3, r2
 8002966:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8002968:	8abb      	ldrh	r3, [r7, #20]
 800296a:	81fb      	strh	r3, [r7, #14]
					str++;
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	3301      	adds	r3, #1
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	e017      	b.n	80029a4 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	781a      	ldrb	r2, [r3, #0]
 8002978:	88fc      	ldrh	r4, [r7, #6]
 800297a:	89b9      	ldrh	r1, [r7, #12]
 800297c:	89f8      	ldrh	r0, [r7, #14]
 800297e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002982:	9302      	str	r3, [sp, #8]
 8002984:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	4623      	mov	r3, r4
 8002990:	f7ff fcc6 	bl	8002320 <lcd_show_char>
					x += sizey / 2;
 8002994:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002998:	085b      	lsrs	r3, r3, #1
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	89fb      	ldrh	r3, [r7, #14]
 80029a0:	4413      	add	r3, r2
 80029a2:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	3301      	adds	r3, #1
 80029a8:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80029aa:	68bb      	ldr	r3, [r7, #8]
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1b2      	bne.n	8002918 <lcd_show_string+0x20>
 80029b2:	e000      	b.n	80029b6 <lcd_show_string+0xbe>
				return;
 80029b4:	bf00      	nop
			}
		}
	}
}
 80029b6:	371c      	adds	r7, #28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd90      	pop	{r4, r7, pc}
 80029bc:	200001b4 	.word	0x200001b4

080029c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029c4:	f000 fcc8 	bl	8003358 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029c8:	f000 f812 	bl	80029f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029cc:	f7fe f9ee 	bl	8000dac <MX_GPIO_Init>
  MX_SPI1_Init();
 80029d0:	f000 f9ec 	bl	8002dac <MX_SPI1_Init>
  MX_TIM2_Init();
 80029d4:	f000 fae6 	bl	8002fa4 <MX_TIM2_Init>
  MX_FSMC_Init();
 80029d8:	f7fe f918 	bl	8000c0c <MX_FSMC_Init>
  MX_USART1_UART_Init();
 80029dc:	f000 fbd8 	bl	8003190 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80029e0:	f7fe fadc 	bl	8000f9c <MX_I2C1_Init>
  //  buttonInit();
  //  lcd_init();
  //  Background();

  //  initlab3();
  initLab4();
 80029e4:	f7fe fb50 	bl	8001088 <initLab4>
  //  // Xóa cờ cũ (nếu có)

  while (1)
  {
    /* USER CODE END WHILE */
    runLab4();
 80029e8:	f7fe fba8 	bl	800113c <runLab4>
 80029ec:	e7fc      	b.n	80029e8 <main+0x28>
	...

080029f0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b094      	sub	sp, #80	@ 0x50
 80029f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029f6:	f107 0320 	add.w	r3, r7, #32
 80029fa:	2230      	movs	r2, #48	@ 0x30
 80029fc:	2100      	movs	r1, #0
 80029fe:	4618      	mov	r0, r3
 8002a00:	f005 f906 	bl	8007c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a04:	f107 030c 	add.w	r3, r7, #12
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	609a      	str	r2, [r3, #8]
 8002a10:	60da      	str	r2, [r3, #12]
 8002a12:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	60bb      	str	r3, [r7, #8]
 8002a18:	4b28      	ldr	r3, [pc, #160]	@ (8002abc <SystemClock_Config+0xcc>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	4a27      	ldr	r2, [pc, #156]	@ (8002abc <SystemClock_Config+0xcc>)
 8002a1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a24:	4b25      	ldr	r3, [pc, #148]	@ (8002abc <SystemClock_Config+0xcc>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	60bb      	str	r3, [r7, #8]
 8002a2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a30:	2300      	movs	r3, #0
 8002a32:	607b      	str	r3, [r7, #4]
 8002a34:	4b22      	ldr	r3, [pc, #136]	@ (8002ac0 <SystemClock_Config+0xd0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a21      	ldr	r2, [pc, #132]	@ (8002ac0 <SystemClock_Config+0xd0>)
 8002a3a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a3e:	6013      	str	r3, [r2, #0]
 8002a40:	4b1f      	ldr	r3, [pc, #124]	@ (8002ac0 <SystemClock_Config+0xd0>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a48:	607b      	str	r3, [r7, #4]
 8002a4a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a4c:	2302      	movs	r3, #2
 8002a4e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a50:	2301      	movs	r3, #1
 8002a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a54:	2310      	movs	r3, #16
 8002a56:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a58:	2302      	movs	r3, #2
 8002a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a60:	2308      	movs	r3, #8
 8002a62:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002a64:	23a8      	movs	r3, #168	@ 0xa8
 8002a66:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a68:	2302      	movs	r3, #2
 8002a6a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a70:	f107 0320 	add.w	r3, r7, #32
 8002a74:	4618      	mov	r0, r3
 8002a76:	f002 f9b1 	bl	8004ddc <HAL_RCC_OscConfig>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d001      	beq.n	8002a84 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a80:	f000 f820 	bl	8002ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a84:	230f      	movs	r3, #15
 8002a86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a88:	2302      	movs	r3, #2
 8002a8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002a90:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a94:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002a96:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002a9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002a9c:	f107 030c 	add.w	r3, r7, #12
 8002aa0:	2105      	movs	r1, #5
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f002 fc12 	bl	80052cc <HAL_RCC_ClockConfig>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002aae:	f000 f809 	bl	8002ac4 <Error_Handler>
  }
}
 8002ab2:	bf00      	nop
 8002ab4:	3750      	adds	r7, #80	@ 0x50
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	40023800 	.word	0x40023800
 8002ac0:	40007000 	.word	0x40007000

08002ac4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ac8:	b672      	cpsid	i
}
 8002aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002acc:	bf00      	nop
 8002ace:	e7fd      	b.n	8002acc <Error_Handler+0x8>

08002ad0 <timer2Init>:
 * @return None
 */
/*Function -----------------------------------------------------*/

void timer2Init(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002ad4:	4802      	ldr	r0, [pc, #8]	@ (8002ae0 <timer2Init+0x10>)
 8002ad6:	f003 fb3f 	bl	8006158 <HAL_TIM_Base_Start_IT>
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000294 	.word	0x20000294

08002ae4 <timerInit>:

/**
 * @brief	Init time
 * */
void timerInit(uint8_t index, uint16_t period, uint16_t counter, void (*callback)(void))
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	607b      	str	r3, [r7, #4]
 8002aec:	4603      	mov	r3, r0
 8002aee:	73fb      	strb	r3, [r7, #15]
 8002af0:	460b      	mov	r3, r1
 8002af2:	81bb      	strh	r3, [r7, #12]
 8002af4:	4613      	mov	r3, r2
 8002af6:	817b      	strh	r3, [r7, #10]

	if (index < MAX_TASK && index >= 0)
 8002af8:	7bfb      	ldrb	r3, [r7, #15]
 8002afa:	2b09      	cmp	r3, #9
 8002afc:	d830      	bhi.n	8002b60 <timerInit+0x7c>
	{
		task[index].period = period;
 8002afe:	7bfa      	ldrb	r2, [r7, #15]
 8002b00:	491a      	ldr	r1, [pc, #104]	@ (8002b6c <timerInit+0x88>)
 8002b02:	4613      	mov	r3, r2
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	89ba      	ldrh	r2, [r7, #12]
 8002b0e:	801a      	strh	r2, [r3, #0]
		task[index].counter = counter;
 8002b10:	7bfa      	ldrb	r2, [r7, #15]
 8002b12:	4916      	ldr	r1, [pc, #88]	@ (8002b6c <timerInit+0x88>)
 8002b14:	4613      	mov	r3, r2
 8002b16:	005b      	lsls	r3, r3, #1
 8002b18:	4413      	add	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	440b      	add	r3, r1
 8002b1e:	3302      	adds	r3, #2
 8002b20:	897a      	ldrh	r2, [r7, #10]
 8002b22:	801a      	strh	r2, [r3, #0]
		task[index].callback = callback;
 8002b24:	7bfa      	ldrb	r2, [r7, #15]
 8002b26:	4911      	ldr	r1, [pc, #68]	@ (8002b6c <timerInit+0x88>)
 8002b28:	4613      	mov	r3, r2
 8002b2a:	005b      	lsls	r3, r3, #1
 8002b2c:	4413      	add	r3, r2
 8002b2e:	009b      	lsls	r3, r3, #2
 8002b30:	440b      	add	r3, r1
 8002b32:	3308      	adds	r3, #8
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	601a      	str	r2, [r3, #0]
		task[index].active = 1;
 8002b38:	7bfa      	ldrb	r2, [r7, #15]
 8002b3a:	490c      	ldr	r1, [pc, #48]	@ (8002b6c <timerInit+0x88>)
 8002b3c:	4613      	mov	r3, r2
 8002b3e:	005b      	lsls	r3, r3, #1
 8002b40:	4413      	add	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	440b      	add	r3, r1
 8002b46:	3304      	adds	r3, #4
 8002b48:	2201      	movs	r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
		task[index].flag = 0;
 8002b4c:	7bfa      	ldrb	r2, [r7, #15]
 8002b4e:	4907      	ldr	r1, [pc, #28]	@ (8002b6c <timerInit+0x88>)
 8002b50:	4613      	mov	r3, r2
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	4413      	add	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	440b      	add	r3, r1
 8002b5a:	3305      	adds	r3, #5
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	701a      	strb	r2, [r3, #0]
	}
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6a:	4770      	bx	lr
 8002b6c:	200001c0 	.word	0x200001c0

08002b70 <doTask>:

/** @brief do task with flag
 * */
void doTask()
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0

	if (globalFlag)
 8002b76:	4b24      	ldr	r3, [pc, #144]	@ (8002c08 <doTask+0x98>)
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d03d      	beq.n	8002bfa <doTask+0x8a>
	{
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002b7e:	2300      	movs	r3, #0
 8002b80:	71fb      	strb	r3, [r7, #7]
 8002b82:	e037      	b.n	8002bf4 <doTask+0x84>
		{
			if (task[i].flag & task[i].active)
 8002b84:	79fa      	ldrb	r2, [r7, #7]
 8002b86:	4921      	ldr	r1, [pc, #132]	@ (8002c0c <doTask+0x9c>)
 8002b88:	4613      	mov	r3, r2
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	3305      	adds	r3, #5
 8002b94:	7819      	ldrb	r1, [r3, #0]
 8002b96:	79fa      	ldrb	r2, [r7, #7]
 8002b98:	481c      	ldr	r0, [pc, #112]	@ (8002c0c <doTask+0x9c>)
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	005b      	lsls	r3, r3, #1
 8002b9e:	4413      	add	r3, r2
 8002ba0:	009b      	lsls	r3, r3, #2
 8002ba2:	4403      	add	r3, r0
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	400b      	ands	r3, r1
 8002baa:	b2db      	uxtb	r3, r3
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d01e      	beq.n	8002bee <doTask+0x7e>
			{
				if (task[i].callback != NULL)
 8002bb0:	79fa      	ldrb	r2, [r7, #7]
 8002bb2:	4916      	ldr	r1, [pc, #88]	@ (8002c0c <doTask+0x9c>)
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	4413      	add	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	3308      	adds	r3, #8
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d009      	beq.n	8002bda <doTask+0x6a>
					task[i].callback();
 8002bc6:	79fa      	ldrb	r2, [r7, #7]
 8002bc8:	4910      	ldr	r1, [pc, #64]	@ (8002c0c <doTask+0x9c>)
 8002bca:	4613      	mov	r3, r2
 8002bcc:	005b      	lsls	r3, r3, #1
 8002bce:	4413      	add	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3308      	adds	r3, #8
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4798      	blx	r3
				task[i].flag = 0;
 8002bda:	79fa      	ldrb	r2, [r7, #7]
 8002bdc:	490b      	ldr	r1, [pc, #44]	@ (8002c0c <doTask+0x9c>)
 8002bde:	4613      	mov	r3, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	4413      	add	r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	3305      	adds	r3, #5
 8002bea:	2200      	movs	r2, #0
 8002bec:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	71fb      	strb	r3, [r7, #7]
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	2b09      	cmp	r3, #9
 8002bf8:	d9c4      	bls.n	8002b84 <doTask+0x14>
			}
		}
		//		task0.callback();
		//		task0.flag=0;
	}
	globalFlag = 0;
 8002bfa:	4b03      	ldr	r3, [pc, #12]	@ (8002c08 <doTask+0x98>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	701a      	strb	r2, [r3, #0]
}
 8002c00:	bf00      	nop
 8002c02:	3708      	adds	r7, #8
 8002c04:	46bd      	mov	sp, r7
 8002c06:	bd80      	pop	{r7, pc}
 8002c08:	20000238 	.word	0x20000238
 8002c0c:	200001c0 	.word	0x200001c0

08002c10 <disableTask>:

void disableTask(uint8_t pos)
{
 8002c10:	b480      	push	{r7}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	4603      	mov	r3, r0
 8002c18:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	2b09      	cmp	r3, #9
 8002c1e:	d809      	bhi.n	8002c34 <disableTask+0x24>
	{
		task[pos].active = 0;
 8002c20:	79fa      	ldrb	r2, [r7, #7]
 8002c22:	4907      	ldr	r1, [pc, #28]	@ (8002c40 <disableTask+0x30>)
 8002c24:	4613      	mov	r3, r2
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4413      	add	r3, r2
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	440b      	add	r3, r1
 8002c2e:	3304      	adds	r3, #4
 8002c30:	2200      	movs	r2, #0
 8002c32:	701a      	strb	r2, [r3, #0]
	}
}
 8002c34:	bf00      	nop
 8002c36:	370c      	adds	r7, #12
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	200001c0 	.word	0x200001c0

08002c44 <enableTask>:
void enableTask(uint8_t pos)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71fb      	strb	r3, [r7, #7]
	if (pos < MAX_TASK && pos >= 0)
 8002c4e:	79fb      	ldrb	r3, [r7, #7]
 8002c50:	2b09      	cmp	r3, #9
 8002c52:	d809      	bhi.n	8002c68 <enableTask+0x24>
	{
		task[pos].active = 1;
 8002c54:	79fa      	ldrb	r2, [r7, #7]
 8002c56:	4907      	ldr	r1, [pc, #28]	@ (8002c74 <enableTask+0x30>)
 8002c58:	4613      	mov	r3, r2
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	4413      	add	r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	3304      	adds	r3, #4
 8002c64:	2201      	movs	r2, #1
 8002c66:	701a      	strb	r2, [r3, #0]
	}
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr
 8002c74:	200001c0 	.word	0x200001c0

08002c78 <HAL_TIM_PeriodElapsedCallback>:
 * @param  	htim TIM Base handle
 * @note	This callback function is called by default
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c88:	d17f      	bne.n	8002d8a <HAL_TIM_PeriodElapsedCallback+0x112>
	{
		if (timer2Count > 0)
 8002c8a:	4b43      	ldr	r3, [pc, #268]	@ (8002d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d010      	beq.n	8002cb4 <HAL_TIM_PeriodElapsedCallback+0x3c>
		{
			timer2Count--;
 8002c92:	4b41      	ldr	r3, [pc, #260]	@ (8002d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c94:	881b      	ldrh	r3, [r3, #0]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	4b3f      	ldr	r3, [pc, #252]	@ (8002d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002c9c:	801a      	strh	r2, [r3, #0]
			if (timer2Count == 0)
 8002c9e:	4b3e      	ldr	r3, [pc, #248]	@ (8002d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d106      	bne.n	8002cb4 <HAL_TIM_PeriodElapsedCallback+0x3c>
			{
				timer2Flag = 1;
 8002ca6:	4b3d      	ldr	r3, [pc, #244]	@ (8002d9c <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
				timer2Count = timer2Mul;
 8002cac:	4b3c      	ldr	r3, [pc, #240]	@ (8002da0 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002cae:	881a      	ldrh	r2, [r3, #0]
 8002cb0:	4b39      	ldr	r3, [pc, #228]	@ (8002d98 <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002cb2:	801a      	strh	r2, [r3, #0]
			}
		}
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73fb      	strb	r3, [r7, #15]
 8002cb8:	e064      	b.n	8002d84 <HAL_TIM_PeriodElapsedCallback+0x10c>
		{
			if (task[i].active == 0)
 8002cba:	7bfa      	ldrb	r2, [r7, #15]
 8002cbc:	4939      	ldr	r1, [pc, #228]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cbe:	4613      	mov	r3, r2
 8002cc0:	005b      	lsls	r3, r3, #1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	440b      	add	r3, r1
 8002cc8:	3304      	adds	r3, #4
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d055      	beq.n	8002d7c <HAL_TIM_PeriodElapsedCallback+0x104>
				continue;
			task[i].counter -= 1;
 8002cd0:	7bfa      	ldrb	r2, [r7, #15]
 8002cd2:	4934      	ldr	r1, [pc, #208]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	005b      	lsls	r3, r3, #1
 8002cd8:	4413      	add	r3, r2
 8002cda:	009b      	lsls	r3, r3, #2
 8002cdc:	440b      	add	r3, r1
 8002cde:	3302      	adds	r3, #2
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	7bfa      	ldrb	r2, [r7, #15]
 8002ce4:	3b01      	subs	r3, #1
 8002ce6:	b298      	uxth	r0, r3
 8002ce8:	492e      	ldr	r1, [pc, #184]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cea:	4613      	mov	r3, r2
 8002cec:	005b      	lsls	r3, r3, #1
 8002cee:	4413      	add	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	440b      	add	r3, r1
 8002cf4:	3302      	adds	r3, #2
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	801a      	strh	r2, [r3, #0]
			if (task[i].counter <= 0 && task[i].period > 0)
 8002cfa:	7bfa      	ldrb	r2, [r7, #15]
 8002cfc:	4929      	ldr	r1, [pc, #164]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002cfe:	4613      	mov	r3, r2
 8002d00:	005b      	lsls	r3, r3, #1
 8002d02:	4413      	add	r3, r2
 8002d04:	009b      	lsls	r3, r3, #2
 8002d06:	440b      	add	r3, r1
 8002d08:	3302      	adds	r3, #2
 8002d0a:	881b      	ldrh	r3, [r3, #0]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d136      	bne.n	8002d7e <HAL_TIM_PeriodElapsedCallback+0x106>
 8002d10:	7bfa      	ldrb	r2, [r7, #15]
 8002d12:	4924      	ldr	r1, [pc, #144]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d14:	4613      	mov	r3, r2
 8002d16:	005b      	lsls	r3, r3, #1
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	881b      	ldrh	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d02c      	beq.n	8002d7e <HAL_TIM_PeriodElapsedCallback+0x106>
			{
				task[i].counter = task[i].period;
 8002d24:	7bf9      	ldrb	r1, [r7, #15]
 8002d26:	7bfa      	ldrb	r2, [r7, #15]
 8002d28:	481e      	ldr	r0, [pc, #120]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	440b      	add	r3, r1
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	4403      	add	r3, r0
 8002d34:	8818      	ldrh	r0, [r3, #0]
 8002d36:	491b      	ldr	r1, [pc, #108]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d38:	4613      	mov	r3, r2
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	4413      	add	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	440b      	add	r3, r1
 8002d42:	3302      	adds	r3, #2
 8002d44:	4602      	mov	r2, r0
 8002d46:	801a      	strh	r2, [r3, #0]
				task[i].flag = 1;
 8002d48:	7bfa      	ldrb	r2, [r7, #15]
 8002d4a:	4916      	ldr	r1, [pc, #88]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	4413      	add	r3, r2
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	440b      	add	r3, r1
 8002d56:	3305      	adds	r3, #5
 8002d58:	2201      	movs	r2, #1
 8002d5a:	701a      	strb	r2, [r3, #0]
				globalFlag = globalFlag | task[i].flag;
 8002d5c:	7bfa      	ldrb	r2, [r7, #15]
 8002d5e:	4911      	ldr	r1, [pc, #68]	@ (8002da4 <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8002d60:	4613      	mov	r3, r2
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	4413      	add	r3, r2
 8002d66:	009b      	lsls	r3, r3, #2
 8002d68:	440b      	add	r3, r1
 8002d6a:	3305      	adds	r3, #5
 8002d6c:	781a      	ldrb	r2, [r3, #0]
 8002d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002d70:	781b      	ldrb	r3, [r3, #0]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	4b0c      	ldr	r3, [pc, #48]	@ (8002da8 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	e000      	b.n	8002d7e <HAL_TIM_PeriodElapsedCallback+0x106>
				continue;
 8002d7c:	bf00      	nop
		for (uint8_t i = 0; i < MAX_TASK; i++)
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
 8002d80:	3301      	adds	r3, #1
 8002d82:	73fb      	strb	r3, [r7, #15]
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	2b09      	cmp	r3, #9
 8002d88:	d997      	bls.n	8002cba <HAL_TIM_PeriodElapsedCallback+0x42>
		//			task0.flag=1;
		//			task0.counter=task0.period;
		//			globalFlag=task0.flag;
		//		}
	}
}
 8002d8a:	bf00      	nop
 8002d8c:	3714      	adds	r7, #20
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d94:	4770      	bx	lr
 8002d96:	bf00      	nop
 8002d98:	200001bc 	.word	0x200001bc
 8002d9c:	200001ba 	.word	0x200001ba
 8002da0:	200001be 	.word	0x200001be
 8002da4:	200001c0 	.word	0x200001c0
 8002da8:	20000238 	.word	0x20000238

08002dac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002db0:	4b17      	ldr	r3, [pc, #92]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002db2:	4a18      	ldr	r2, [pc, #96]	@ (8002e14 <MX_SPI1_Init+0x68>)
 8002db4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002db6:	4b16      	ldr	r3, [pc, #88]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002db8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002dbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002dbe:	4b14      	ldr	r3, [pc, #80]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002dc4:	4b12      	ldr	r3, [pc, #72]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dca:	4b11      	ldr	r3, [pc, #68]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002dd0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ddc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dde:	4b0c      	ldr	r3, [pc, #48]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002de0:	2200      	movs	r2, #0
 8002de2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002de4:	4b0a      	ldr	r3, [pc, #40]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002de6:	2200      	movs	r2, #0
 8002de8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002dea:	4b09      	ldr	r3, [pc, #36]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002df0:	4b07      	ldr	r3, [pc, #28]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002df6:	4b06      	ldr	r3, [pc, #24]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002df8:	220a      	movs	r2, #10
 8002dfa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002dfc:	4804      	ldr	r0, [pc, #16]	@ (8002e10 <MX_SPI1_Init+0x64>)
 8002dfe:	f002 fc85 	bl	800570c <HAL_SPI_Init>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d001      	beq.n	8002e0c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002e08:	f7ff fe5c 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002e0c:	bf00      	nop
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	2000023c 	.word	0x2000023c
 8002e14:	40013000 	.word	0x40013000

08002e18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08a      	sub	sp, #40	@ 0x28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a19      	ldr	r2, [pc, #100]	@ (8002e9c <HAL_SPI_MspInit+0x84>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d12b      	bne.n	8002e92 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	4b18      	ldr	r3, [pc, #96]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e42:	4a17      	ldr	r2, [pc, #92]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e4a:	4b15      	ldr	r3, [pc, #84]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b11      	ldr	r3, [pc, #68]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	4a10      	ldr	r2, [pc, #64]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e60:	f043 0302 	orr.w	r3, r3, #2
 8002e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e66:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea0 <HAL_SPI_MspInit+0x88>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8002e72:	2338      	movs	r3, #56	@ 0x38
 8002e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e76:	2302      	movs	r3, #2
 8002e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e82:	2305      	movs	r3, #5
 8002e84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e86:	f107 0314 	add.w	r3, r7, #20
 8002e8a:	4619      	mov	r1, r3
 8002e8c:	4805      	ldr	r0, [pc, #20]	@ (8002ea4 <HAL_SPI_MspInit+0x8c>)
 8002e8e:	f000 fc9d 	bl	80037cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002e92:	bf00      	nop
 8002e94:	3728      	adds	r7, #40	@ 0x28
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}
 8002e9a:	bf00      	nop
 8002e9c:	40013000 	.word	0x40013000
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	40020400 	.word	0x40020400

08002ea8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b083      	sub	sp, #12
 8002eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	607b      	str	r3, [r7, #4]
 8002eb2:	4b10      	ldr	r3, [pc, #64]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002eb6:	4a0f      	ldr	r2, [pc, #60]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002eb8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002ebc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ec6:	607b      	str	r3, [r7, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	603b      	str	r3, [r7, #0]
 8002ece:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed2:	4a08      	ldr	r2, [pc, #32]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002ed4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ed8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eda:	4b06      	ldr	r3, [pc, #24]	@ (8002ef4 <HAL_MspInit+0x4c>)
 8002edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ede:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop
 8002ef4:	40023800 	.word	0x40023800

08002ef8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ef8:	b480      	push	{r7}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002efc:	bf00      	nop
 8002efe:	e7fd      	b.n	8002efc <NMI_Handler+0x4>

08002f00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f04:	bf00      	nop
 8002f06:	e7fd      	b.n	8002f04 <HardFault_Handler+0x4>

08002f08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f0c:	bf00      	nop
 8002f0e:	e7fd      	b.n	8002f0c <MemManage_Handler+0x4>

08002f10 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f14:	bf00      	nop
 8002f16:	e7fd      	b.n	8002f14 <BusFault_Handler+0x4>

08002f18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f1c:	bf00      	nop
 8002f1e:	e7fd      	b.n	8002f1c <UsageFault_Handler+0x4>

08002f20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f20:	b480      	push	{r7}
 8002f22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f24:	bf00      	nop
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr

08002f3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f40:	bf00      	nop
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f4a:	b580      	push	{r7, lr}
 8002f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f4e:	f000 fa55 	bl	80033fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f52:	bf00      	nop
 8002f54:	bd80      	pop	{r7, pc}
	...

08002f58 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f5c:	4802      	ldr	r0, [pc, #8]	@ (8002f68 <TIM2_IRQHandler+0x10>)
 8002f5e:	f003 f96b 	bl	8006238 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000294 	.word	0x20000294

08002f6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f70:	4802      	ldr	r0, [pc, #8]	@ (8002f7c <USART1_IRQHandler+0x10>)
 8002f72:	f003 fe11 	bl	8006b98 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f76:	bf00      	nop
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	20000348 	.word	0x20000348

08002f80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f80:	b480      	push	{r7}
 8002f82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f84:	4b06      	ldr	r3, [pc, #24]	@ (8002fa0 <SystemInit+0x20>)
 8002f86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f8a:	4a05      	ldr	r2, [pc, #20]	@ (8002fa0 <SystemInit+0x20>)
 8002f8c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002f90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f94:	bf00      	nop
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr
 8002f9e:	bf00      	nop
 8002fa0:	e000ed00 	.word	0xe000ed00

08002fa4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002faa:	f107 0308 	add.w	r3, r7, #8
 8002fae:	2200      	movs	r2, #0
 8002fb0:	601a      	str	r2, [r3, #0]
 8002fb2:	605a      	str	r2, [r3, #4]
 8002fb4:	609a      	str	r2, [r3, #8]
 8002fb6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fb8:	463b      	mov	r3, r7
 8002fba:	2200      	movs	r2, #0
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fc6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fca:	f240 3247 	movw	r2, #839	@ 0x347
 8002fce:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fd0:	4b19      	ldr	r3, [pc, #100]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8002fd6:	4b18      	ldr	r3, [pc, #96]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fd8:	2263      	movs	r2, #99	@ 0x63
 8002fda:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fdc:	4b16      	ldr	r3, [pc, #88]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fe2:	4b15      	ldr	r3, [pc, #84]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fe8:	4813      	ldr	r0, [pc, #76]	@ (8003038 <MX_TIM2_Init+0x94>)
 8002fea:	f003 f865 	bl	80060b8 <HAL_TIM_Base_Init>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d001      	beq.n	8002ff8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002ff4:	f7ff fd66 	bl	8002ac4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002ffc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002ffe:	f107 0308 	add.w	r3, r7, #8
 8003002:	4619      	mov	r1, r3
 8003004:	480c      	ldr	r0, [pc, #48]	@ (8003038 <MX_TIM2_Init+0x94>)
 8003006:	f003 fa07 	bl	8006418 <HAL_TIM_ConfigClockSource>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8003010:	f7ff fd58 	bl	8002ac4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003014:	2300      	movs	r3, #0
 8003016:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003018:	2300      	movs	r3, #0
 800301a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800301c:	463b      	mov	r3, r7
 800301e:	4619      	mov	r1, r3
 8003020:	4805      	ldr	r0, [pc, #20]	@ (8003038 <MX_TIM2_Init+0x94>)
 8003022:	f003 fc29 	bl	8006878 <HAL_TIMEx_MasterConfigSynchronization>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800302c:	f7ff fd4a 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003030:	bf00      	nop
 8003032:	3718      	adds	r7, #24
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	20000294 	.word	0x20000294

0800303c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800304c:	d115      	bne.n	800307a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800304e:	2300      	movs	r3, #0
 8003050:	60fb      	str	r3, [r7, #12]
 8003052:	4b0c      	ldr	r3, [pc, #48]	@ (8003084 <HAL_TIM_Base_MspInit+0x48>)
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	4a0b      	ldr	r2, [pc, #44]	@ (8003084 <HAL_TIM_Base_MspInit+0x48>)
 8003058:	f043 0301 	orr.w	r3, r3, #1
 800305c:	6413      	str	r3, [r2, #64]	@ 0x40
 800305e:	4b09      	ldr	r3, [pc, #36]	@ (8003084 <HAL_TIM_Base_MspInit+0x48>)
 8003060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003062:	f003 0301 	and.w	r3, r3, #1
 8003066:	60fb      	str	r3, [r7, #12]
 8003068:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800306a:	2200      	movs	r2, #0
 800306c:	2100      	movs	r1, #0
 800306e:	201c      	movs	r0, #28
 8003070:	f000 fae3 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003074:	201c      	movs	r0, #28
 8003076:	f000 fafc 	bl	8003672 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800307a:	bf00      	nop
 800307c:	3710      	adds	r7, #16
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40023800 	.word	0x40023800

08003088 <uart_Rs232SendString>:
/**
 * @brief Sends a null-terminated string over UART.
 * @param str: The C-string (const char*) to send.
 */
void uart_Rs232SendString(const char *str)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)str, strlen(str), 10);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7fd f899 	bl	80001c8 <strlen>
 8003096:	4603      	mov	r3, r0
 8003098:	b29a      	uxth	r2, r3
 800309a:	230a      	movs	r3, #10
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4803      	ldr	r0, [pc, #12]	@ (80030ac <uart_Rs232SendString+0x24>)
 80030a0:	f003 fcca 	bl	8006a38 <HAL_UART_Transmit>
}
 80030a4:	bf00      	nop
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	20000348 	.word	0x20000348

080030b0 <HAL_UART_RxCpltCallback>:
	int len = sprintf((char *)msg, "%lu.%02lu", num / 100, num % 100);
	HAL_UART_Transmit(&huart1, msg, len, 10);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a06      	ldr	r2, [pc, #24]	@ (80030d8 <HAL_UART_RxCpltCallback+0x28>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d106      	bne.n	80030d0 <HAL_UART_RxCpltCallback+0x20>
	{
		// rs232 isr
		// This is a simple echo-back
		//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);

		fsm_uart();
 80030c2:	f000 f80f 	bl	80030e4 <fsm_uart>
		// Re-arm the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 80030c6:	2201      	movs	r2, #1
 80030c8:	4904      	ldr	r1, [pc, #16]	@ (80030dc <HAL_UART_RxCpltCallback+0x2c>)
 80030ca:	4805      	ldr	r0, [pc, #20]	@ (80030e0 <HAL_UART_RxCpltCallback+0x30>)
 80030cc:	f003 fd3f 	bl	8006b4e <HAL_UART_Receive_IT>
	}
}
 80030d0:	bf00      	nop
 80030d2:	3708      	adds	r7, #8
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	40011000 	.word	0x40011000
 80030dc:	20000340 	.word	0x20000340
 80030e0:	20000348 	.word	0x20000348

080030e4 <fsm_uart>:
	{
		msg[i] = 0;
	}
}
void fsm_uart(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
	switch (bufferState)
 80030e8:	4b23      	ldr	r3, [pc, #140]	@ (8003178 <fsm_uart+0x94>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <fsm_uart+0x12>
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d00b      	beq.n	800310c <fsm_uart+0x28>
 80030f4:	e036      	b.n	8003164 <fsm_uart+0x80>
	{
	case STANDBY:
		// Đợi ký tự bắt đầu '#'
		if (receive_buffer1 == '#')
 80030f6:	4b21      	ldr	r3, [pc, #132]	@ (800317c <fsm_uart+0x98>)
 80030f8:	781b      	ldrb	r3, [r3, #0]
 80030fa:	2b23      	cmp	r3, #35	@ 0x23
 80030fc:	d136      	bne.n	800316c <fsm_uart+0x88>
		{
			bufferState = STARTREAD;
 80030fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003178 <fsm_uart+0x94>)
 8003100:	2201      	movs	r2, #1
 8003102:	701a      	strb	r2, [r3, #0]
			buffer_index = 0; // Reset chỉ số
 8003104:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <fsm_uart+0x9c>)
 8003106:	2200      	movs	r2, #0
 8003108:	801a      	strh	r2, [r3, #0]
		}
		break;
 800310a:	e02f      	b.n	800316c <fsm_uart+0x88>

	case STARTREAD:
		// Đang ở giữa một tin nhắn
		if (receive_buffer1 == '#')
 800310c:	4b1b      	ldr	r3, [pc, #108]	@ (800317c <fsm_uart+0x98>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	2b23      	cmp	r3, #35	@ 0x23
 8003112:	d10c      	bne.n	800312e <fsm_uart+0x4a>
		{
			// Đã gặp ký tự kết thúc '#'
			msg[buffer_index] = '\0'; // 1. Thêm ký tự kết thúc chuỗi
 8003114:	4b1a      	ldr	r3, [pc, #104]	@ (8003180 <fsm_uart+0x9c>)
 8003116:	881b      	ldrh	r3, [r3, #0]
 8003118:	461a      	mov	r2, r3
 800311a:	4b1a      	ldr	r3, [pc, #104]	@ (8003184 <fsm_uart+0xa0>)
 800311c:	2100      	movs	r1, #0
 800311e:	5499      	strb	r1, [r3, r2]
			flag_buffer = 1;		  // 2. Bật cờ báo cho main loop
 8003120:	4b19      	ldr	r3, [pc, #100]	@ (8003188 <fsm_uart+0xa4>)
 8003122:	2201      	movs	r2, #1
 8003124:	701a      	strb	r2, [r3, #0]
			bufferState = STANDBY;	  // 3. Quay lại chờ tin nhắn mới
 8003126:	4b14      	ldr	r3, [pc, #80]	@ (8003178 <fsm_uart+0x94>)
 8003128:	2200      	movs	r2, #0
 800312a:	701a      	strb	r2, [r3, #0]
				uart_Rs232SendString("The bufffer just 99 char, please input again\r\n");
				bufferState = STANDBY;
				buffer_index = 0;
			}
		}
		break;
 800312c:	e020      	b.n	8003170 <fsm_uart+0x8c>
			msg[buffer_index] = receive_buffer1;
 800312e:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <fsm_uart+0x9c>)
 8003130:	881b      	ldrh	r3, [r3, #0]
 8003132:	461a      	mov	r2, r3
 8003134:	4b11      	ldr	r3, [pc, #68]	@ (800317c <fsm_uart+0x98>)
 8003136:	7819      	ldrb	r1, [r3, #0]
 8003138:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <fsm_uart+0xa0>)
 800313a:	5499      	strb	r1, [r3, r2]
			buffer_index++;
 800313c:	4b10      	ldr	r3, [pc, #64]	@ (8003180 <fsm_uart+0x9c>)
 800313e:	881b      	ldrh	r3, [r3, #0]
 8003140:	3301      	adds	r3, #1
 8003142:	b29a      	uxth	r2, r3
 8003144:	4b0e      	ldr	r3, [pc, #56]	@ (8003180 <fsm_uart+0x9c>)
 8003146:	801a      	strh	r2, [r3, #0]
			if (buffer_index >= 99)
 8003148:	4b0d      	ldr	r3, [pc, #52]	@ (8003180 <fsm_uart+0x9c>)
 800314a:	881b      	ldrh	r3, [r3, #0]
 800314c:	2b62      	cmp	r3, #98	@ 0x62
 800314e:	d90f      	bls.n	8003170 <fsm_uart+0x8c>
				uart_Rs232SendString("The bufffer just 99 char, please input again\r\n");
 8003150:	480e      	ldr	r0, [pc, #56]	@ (800318c <fsm_uart+0xa8>)
 8003152:	f7ff ff99 	bl	8003088 <uart_Rs232SendString>
				bufferState = STANDBY;
 8003156:	4b08      	ldr	r3, [pc, #32]	@ (8003178 <fsm_uart+0x94>)
 8003158:	2200      	movs	r2, #0
 800315a:	701a      	strb	r2, [r3, #0]
				buffer_index = 0;
 800315c:	4b08      	ldr	r3, [pc, #32]	@ (8003180 <fsm_uart+0x9c>)
 800315e:	2200      	movs	r2, #0
 8003160:	801a      	strh	r2, [r3, #0]
		break;
 8003162:	e005      	b.n	8003170 <fsm_uart+0x8c>

		// Trạng thái ENDREAD đã được loại bỏ vì không cần thiết

	default:
		// Trường hợp không xác định, quay về standby cho an toàn
		bufferState = STANDBY;
 8003164:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <fsm_uart+0x94>)
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
		break;
 800316a:	e002      	b.n	8003172 <fsm_uart+0x8e>
		break;
 800316c:	bf00      	nop
 800316e:	e000      	b.n	8003172 <fsm_uart+0x8e>
		break;
 8003170:	bf00      	nop
	// if (receive_buffer1 == '#')
	// {
	// 	receive_buffer1 = ' ';
	// 	// avoid loop a case I think it can happen but not know clearly
	// }
}
 8003172:	bf00      	nop
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	20000344 	.word	0x20000344
 800317c:	20000340 	.word	0x20000340
 8003180:	20000342 	.word	0x20000342
 8003184:	200002dc 	.word	0x200002dc
 8003188:	20000341 	.word	0x20000341
 800318c:	08007d3c 	.word	0x08007d3c

08003190 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003194:	4b11      	ldr	r3, [pc, #68]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 8003196:	4a12      	ldr	r2, [pc, #72]	@ (80031e0 <MX_USART1_UART_Init+0x50>)
 8003198:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800319a:	4b10      	ldr	r3, [pc, #64]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 800319c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80031a0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031a2:	4b0e      	ldr	r3, [pc, #56]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80031a8:	4b0c      	ldr	r3, [pc, #48]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80031ae:	4b0b      	ldr	r3, [pc, #44]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80031b4:	4b09      	ldr	r3, [pc, #36]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031b6:	220c      	movs	r2, #12
 80031b8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ba:	4b08      	ldr	r3, [pc, #32]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031bc:	2200      	movs	r2, #0
 80031be:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80031c0:	4b06      	ldr	r3, [pc, #24]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80031c6:	4805      	ldr	r0, [pc, #20]	@ (80031dc <MX_USART1_UART_Init+0x4c>)
 80031c8:	f003 fbe6 	bl	8006998 <HAL_UART_Init>
 80031cc:	4603      	mov	r3, r0
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d001      	beq.n	80031d6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80031d2:	f7ff fc77 	bl	8002ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20000348 	.word	0x20000348
 80031e0:	40011000 	.word	0x40011000

080031e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b08a      	sub	sp, #40	@ 0x28
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ec:	f107 0314 	add.w	r3, r7, #20
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4a1d      	ldr	r2, [pc, #116]	@ (8003278 <HAL_UART_MspInit+0x94>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d134      	bne.n	8003270 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	613b      	str	r3, [r7, #16]
 800320a:	4b1c      	ldr	r3, [pc, #112]	@ (800327c <HAL_UART_MspInit+0x98>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	4a1b      	ldr	r2, [pc, #108]	@ (800327c <HAL_UART_MspInit+0x98>)
 8003210:	f043 0310 	orr.w	r3, r3, #16
 8003214:	6453      	str	r3, [r2, #68]	@ 0x44
 8003216:	4b19      	ldr	r3, [pc, #100]	@ (800327c <HAL_UART_MspInit+0x98>)
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f003 0310 	and.w	r3, r3, #16
 800321e:	613b      	str	r3, [r7, #16]
 8003220:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003222:	2300      	movs	r3, #0
 8003224:	60fb      	str	r3, [r7, #12]
 8003226:	4b15      	ldr	r3, [pc, #84]	@ (800327c <HAL_UART_MspInit+0x98>)
 8003228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800322a:	4a14      	ldr	r2, [pc, #80]	@ (800327c <HAL_UART_MspInit+0x98>)
 800322c:	f043 0301 	orr.w	r3, r3, #1
 8003230:	6313      	str	r3, [r2, #48]	@ 0x30
 8003232:	4b12      	ldr	r3, [pc, #72]	@ (800327c <HAL_UART_MspInit+0x98>)
 8003234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003236:	f003 0301 	and.w	r3, r3, #1
 800323a:	60fb      	str	r3, [r7, #12]
 800323c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800323e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003244:	2302      	movs	r3, #2
 8003246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003248:	2300      	movs	r3, #0
 800324a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324c:	2303      	movs	r3, #3
 800324e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003250:	2307      	movs	r3, #7
 8003252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003254:	f107 0314 	add.w	r3, r7, #20
 8003258:	4619      	mov	r1, r3
 800325a:	4809      	ldr	r0, [pc, #36]	@ (8003280 <HAL_UART_MspInit+0x9c>)
 800325c:	f000 fab6 	bl	80037cc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003260:	2200      	movs	r2, #0
 8003262:	2100      	movs	r1, #0
 8003264:	2025      	movs	r0, #37	@ 0x25
 8003266:	f000 f9e8 	bl	800363a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800326a:	2025      	movs	r0, #37	@ 0x25
 800326c:	f000 fa01 	bl	8003672 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003270:	bf00      	nop
 8003272:	3728      	adds	r7, #40	@ 0x28
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	40011000 	.word	0x40011000
 800327c:	40023800 	.word	0x40023800
 8003280:	40020000 	.word	0x40020000

08003284 <BCD2DEC>:
 */


#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	4603      	mov	r3, r0
 800328c:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	091b      	lsrs	r3, r3, #4
 8003292:	b2db      	uxtb	r3, r3
 8003294:	461a      	mov	r2, r3
 8003296:	0092      	lsls	r2, r2, #2
 8003298:	4413      	add	r3, r2
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	b2da      	uxtb	r2, r3
 800329e:	79fb      	ldrb	r3, [r7, #7]
 80032a0:	f003 030f 	and.w	r3, r3, #15
 80032a4:	b2db      	uxtb	r3, r3
 80032a6:	4413      	add	r3, r2
 80032a8:	b2db      	uxtb	r3, r3
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	370c      	adds	r7, #12
 80032ae:	46bd      	mov	sp, r7
 80032b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b4:	4770      	bx	lr
	...

080032b8 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	4603      	mov	r3, r0
 80032c0:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 80032c2:	79fb      	ldrb	r3, [r7, #7]
 80032c4:	4a0e      	ldr	r2, [pc, #56]	@ (8003300 <DEC2BCD+0x48>)
 80032c6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ca:	08db      	lsrs	r3, r3, #3
 80032cc:	b2db      	uxtb	r3, r3
 80032ce:	b25b      	sxtb	r3, r3
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	b258      	sxtb	r0, r3
 80032d4:	79fa      	ldrb	r2, [r7, #7]
 80032d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003300 <DEC2BCD+0x48>)
 80032d8:	fba3 1302 	umull	r1, r3, r3, r2
 80032dc:	08d9      	lsrs	r1, r3, #3
 80032de:	460b      	mov	r3, r1
 80032e0:	009b      	lsls	r3, r3, #2
 80032e2:	440b      	add	r3, r1
 80032e4:	005b      	lsls	r3, r3, #1
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	b2db      	uxtb	r3, r3
 80032ea:	b25b      	sxtb	r3, r3
 80032ec:	4303      	orrs	r3, r0
 80032ee:	b25b      	sxtb	r3, r3
 80032f0:	b2db      	uxtb	r3, r3
}
 80032f2:	4618      	mov	r0, r3
 80032f4:	370c      	adds	r7, #12
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	cccccccd 	.word	0xcccccccd

08003304 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003304:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800333c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003308:	f7ff fe3a 	bl	8002f80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800330c:	480c      	ldr	r0, [pc, #48]	@ (8003340 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800330e:	490d      	ldr	r1, [pc, #52]	@ (8003344 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003310:	4a0d      	ldr	r2, [pc, #52]	@ (8003348 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003312:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003314:	e002      	b.n	800331c <LoopCopyDataInit>

08003316 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003316:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003318:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800331a:	3304      	adds	r3, #4

0800331c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800331c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800331e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003320:	d3f9      	bcc.n	8003316 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003322:	4a0a      	ldr	r2, [pc, #40]	@ (800334c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003324:	4c0a      	ldr	r4, [pc, #40]	@ (8003350 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003326:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003328:	e001      	b.n	800332e <LoopFillZerobss>

0800332a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800332a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800332c:	3204      	adds	r2, #4

0800332e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800332e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003330:	d3fb      	bcc.n	800332a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003332:	f004 fc75 	bl	8007c20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003336:	f7ff fb43 	bl	80029c0 <main>
  bx  lr    
 800333a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800333c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003340:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003344:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 8003348:	0800ad14 	.word	0x0800ad14
  ldr r2, =_sbss
 800334c:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 8003350:	20000394 	.word	0x20000394

08003354 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003354:	e7fe      	b.n	8003354 <ADC_IRQHandler>
	...

08003358 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800335c:	4b0e      	ldr	r3, [pc, #56]	@ (8003398 <HAL_Init+0x40>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	4a0d      	ldr	r2, [pc, #52]	@ (8003398 <HAL_Init+0x40>)
 8003362:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003366:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_Init+0x40>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a0a      	ldr	r2, [pc, #40]	@ (8003398 <HAL_Init+0x40>)
 800336e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003372:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003374:	4b08      	ldr	r3, [pc, #32]	@ (8003398 <HAL_Init+0x40>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4a07      	ldr	r2, [pc, #28]	@ (8003398 <HAL_Init+0x40>)
 800337a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800337e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003380:	2003      	movs	r0, #3
 8003382:	f000 f94f 	bl	8003624 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003386:	200f      	movs	r0, #15
 8003388:	f000 f808 	bl	800339c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800338c:	f7ff fd8c 	bl	8002ea8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003390:	2300      	movs	r3, #0
}
 8003392:	4618      	mov	r0, r3
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	40023c00 	.word	0x40023c00

0800339c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80033a4:	4b12      	ldr	r3, [pc, #72]	@ (80033f0 <HAL_InitTick+0x54>)
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	4b12      	ldr	r3, [pc, #72]	@ (80033f4 <HAL_InitTick+0x58>)
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	4619      	mov	r1, r3
 80033ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80033b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ba:	4618      	mov	r0, r3
 80033bc:	f000 f967 	bl	800368e <HAL_SYSTICK_Config>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d001      	beq.n	80033ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e00e      	b.n	80033e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2b0f      	cmp	r3, #15
 80033ce:	d80a      	bhi.n	80033e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80033d0:	2200      	movs	r2, #0
 80033d2:	6879      	ldr	r1, [r7, #4]
 80033d4:	f04f 30ff 	mov.w	r0, #4294967295
 80033d8:	f000 f92f 	bl	800363a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033dc:	4a06      	ldr	r2, [pc, #24]	@ (80033f8 <HAL_InitTick+0x5c>)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
 80033e4:	e000      	b.n	80033e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033e6:	2301      	movs	r3, #1
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	3708      	adds	r7, #8
 80033ec:	46bd      	mov	sp, r7
 80033ee:	bd80      	pop	{r7, pc}
 80033f0:	20000044 	.word	0x20000044
 80033f4:	2000004c 	.word	0x2000004c
 80033f8:	20000048 	.word	0x20000048

080033fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033fc:	b480      	push	{r7}
 80033fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003400:	4b06      	ldr	r3, [pc, #24]	@ (800341c <HAL_IncTick+0x20>)
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	461a      	mov	r2, r3
 8003406:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_IncTick+0x24>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4413      	add	r3, r2
 800340c:	4a04      	ldr	r2, [pc, #16]	@ (8003420 <HAL_IncTick+0x24>)
 800340e:	6013      	str	r3, [r2, #0]
}
 8003410:	bf00      	nop
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	2000004c 	.word	0x2000004c
 8003420:	20000390 	.word	0x20000390

08003424 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003424:	b480      	push	{r7}
 8003426:	af00      	add	r7, sp, #0
  return uwTick;
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <HAL_GetTick+0x14>)
 800342a:	681b      	ldr	r3, [r3, #0]
}
 800342c:	4618      	mov	r0, r3
 800342e:	46bd      	mov	sp, r7
 8003430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003434:	4770      	bx	lr
 8003436:	bf00      	nop
 8003438:	20000390 	.word	0x20000390

0800343c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b084      	sub	sp, #16
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003444:	f7ff ffee 	bl	8003424 <HAL_GetTick>
 8003448:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003454:	d005      	beq.n	8003462 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003456:	4b0a      	ldr	r3, [pc, #40]	@ (8003480 <HAL_Delay+0x44>)
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	461a      	mov	r2, r3
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	4413      	add	r3, r2
 8003460:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003462:	bf00      	nop
 8003464:	f7ff ffde 	bl	8003424 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	68bb      	ldr	r3, [r7, #8]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	429a      	cmp	r2, r3
 8003472:	d8f7      	bhi.n	8003464 <HAL_Delay+0x28>
  {
  }
}
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}
 800347e:	bf00      	nop
 8003480:	2000004c 	.word	0x2000004c

08003484 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003494:	4b0c      	ldr	r3, [pc, #48]	@ (80034c8 <__NVIC_SetPriorityGrouping+0x44>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800349a:	68ba      	ldr	r2, [r7, #8]
 800349c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80034a0:	4013      	ands	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80034a8:	68bb      	ldr	r3, [r7, #8]
 80034aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80034ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80034b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80034b6:	4a04      	ldr	r2, [pc, #16]	@ (80034c8 <__NVIC_SetPriorityGrouping+0x44>)
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	60d3      	str	r3, [r2, #12]
}
 80034bc:	bf00      	nop
 80034be:	3714      	adds	r7, #20
 80034c0:	46bd      	mov	sp, r7
 80034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c6:	4770      	bx	lr
 80034c8:	e000ed00 	.word	0xe000ed00

080034cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80034d0:	4b04      	ldr	r3, [pc, #16]	@ (80034e4 <__NVIC_GetPriorityGrouping+0x18>)
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	0a1b      	lsrs	r3, r3, #8
 80034d6:	f003 0307 	and.w	r3, r3, #7
}
 80034da:	4618      	mov	r0, r3
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr
 80034e4:	e000ed00 	.word	0xe000ed00

080034e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	db0b      	blt.n	8003512 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034fa:	79fb      	ldrb	r3, [r7, #7]
 80034fc:	f003 021f 	and.w	r2, r3, #31
 8003500:	4907      	ldr	r1, [pc, #28]	@ (8003520 <__NVIC_EnableIRQ+0x38>)
 8003502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003506:	095b      	lsrs	r3, r3, #5
 8003508:	2001      	movs	r0, #1
 800350a:	fa00 f202 	lsl.w	r2, r0, r2
 800350e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003512:	bf00      	nop
 8003514:	370c      	adds	r7, #12
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	e000e100 	.word	0xe000e100

08003524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	6039      	str	r1, [r7, #0]
 800352e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003534:	2b00      	cmp	r3, #0
 8003536:	db0a      	blt.n	800354e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	b2da      	uxtb	r2, r3
 800353c:	490c      	ldr	r1, [pc, #48]	@ (8003570 <__NVIC_SetPriority+0x4c>)
 800353e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003542:	0112      	lsls	r2, r2, #4
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	440b      	add	r3, r1
 8003548:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800354c:	e00a      	b.n	8003564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	b2da      	uxtb	r2, r3
 8003552:	4908      	ldr	r1, [pc, #32]	@ (8003574 <__NVIC_SetPriority+0x50>)
 8003554:	79fb      	ldrb	r3, [r7, #7]
 8003556:	f003 030f 	and.w	r3, r3, #15
 800355a:	3b04      	subs	r3, #4
 800355c:	0112      	lsls	r2, r2, #4
 800355e:	b2d2      	uxtb	r2, r2
 8003560:	440b      	add	r3, r1
 8003562:	761a      	strb	r2, [r3, #24]
}
 8003564:	bf00      	nop
 8003566:	370c      	adds	r7, #12
 8003568:	46bd      	mov	sp, r7
 800356a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356e:	4770      	bx	lr
 8003570:	e000e100 	.word	0xe000e100
 8003574:	e000ed00 	.word	0xe000ed00

08003578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003578:	b480      	push	{r7}
 800357a:	b089      	sub	sp, #36	@ 0x24
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f003 0307 	and.w	r3, r3, #7
 800358a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	f1c3 0307 	rsb	r3, r3, #7
 8003592:	2b04      	cmp	r3, #4
 8003594:	bf28      	it	cs
 8003596:	2304      	movcs	r3, #4
 8003598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	3304      	adds	r3, #4
 800359e:	2b06      	cmp	r3, #6
 80035a0:	d902      	bls.n	80035a8 <NVIC_EncodePriority+0x30>
 80035a2:	69fb      	ldr	r3, [r7, #28]
 80035a4:	3b03      	subs	r3, #3
 80035a6:	e000      	b.n	80035aa <NVIC_EncodePriority+0x32>
 80035a8:	2300      	movs	r3, #0
 80035aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035ac:	f04f 32ff 	mov.w	r2, #4294967295
 80035b0:	69bb      	ldr	r3, [r7, #24]
 80035b2:	fa02 f303 	lsl.w	r3, r2, r3
 80035b6:	43da      	mvns	r2, r3
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	401a      	ands	r2, r3
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80035c0:	f04f 31ff 	mov.w	r1, #4294967295
 80035c4:	697b      	ldr	r3, [r7, #20]
 80035c6:	fa01 f303 	lsl.w	r3, r1, r3
 80035ca:	43d9      	mvns	r1, r3
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80035d0:	4313      	orrs	r3, r2
         );
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3724      	adds	r7, #36	@ 0x24
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
	...

080035e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b082      	sub	sp, #8
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	3b01      	subs	r3, #1
 80035ec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80035f0:	d301      	bcc.n	80035f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035f2:	2301      	movs	r3, #1
 80035f4:	e00f      	b.n	8003616 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035f6:	4a0a      	ldr	r2, [pc, #40]	@ (8003620 <SysTick_Config+0x40>)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	3b01      	subs	r3, #1
 80035fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035fe:	210f      	movs	r1, #15
 8003600:	f04f 30ff 	mov.w	r0, #4294967295
 8003604:	f7ff ff8e 	bl	8003524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003608:	4b05      	ldr	r3, [pc, #20]	@ (8003620 <SysTick_Config+0x40>)
 800360a:	2200      	movs	r2, #0
 800360c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800360e:	4b04      	ldr	r3, [pc, #16]	@ (8003620 <SysTick_Config+0x40>)
 8003610:	2207      	movs	r2, #7
 8003612:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003614:	2300      	movs	r3, #0
}
 8003616:	4618      	mov	r0, r3
 8003618:	3708      	adds	r7, #8
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	e000e010 	.word	0xe000e010

08003624 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b082      	sub	sp, #8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f7ff ff29 	bl	8003484 <__NVIC_SetPriorityGrouping>
}
 8003632:	bf00      	nop
 8003634:	3708      	adds	r7, #8
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800363a:	b580      	push	{r7, lr}
 800363c:	b086      	sub	sp, #24
 800363e:	af00      	add	r7, sp, #0
 8003640:	4603      	mov	r3, r0
 8003642:	60b9      	str	r1, [r7, #8]
 8003644:	607a      	str	r2, [r7, #4]
 8003646:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800364c:	f7ff ff3e 	bl	80034cc <__NVIC_GetPriorityGrouping>
 8003650:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003652:	687a      	ldr	r2, [r7, #4]
 8003654:	68b9      	ldr	r1, [r7, #8]
 8003656:	6978      	ldr	r0, [r7, #20]
 8003658:	f7ff ff8e 	bl	8003578 <NVIC_EncodePriority>
 800365c:	4602      	mov	r2, r0
 800365e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003662:	4611      	mov	r1, r2
 8003664:	4618      	mov	r0, r3
 8003666:	f7ff ff5d 	bl	8003524 <__NVIC_SetPriority>
}
 800366a:	bf00      	nop
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003672:	b580      	push	{r7, lr}
 8003674:	b082      	sub	sp, #8
 8003676:	af00      	add	r7, sp, #0
 8003678:	4603      	mov	r3, r0
 800367a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800367c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff ff31 	bl	80034e8 <__NVIC_EnableIRQ>
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7ff ffa2 	bl	80035e0 <SysTick_Config>
 800369c:	4603      	mov	r3, r0
}
 800369e:	4618      	mov	r0, r3
 80036a0:	3708      	adds	r7, #8
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036a6:	b580      	push	{r7, lr}
 80036a8:	b084      	sub	sp, #16
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036b4:	f7ff feb6 	bl	8003424 <HAL_GetTick>
 80036b8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d008      	beq.n	80036d8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2280      	movs	r2, #128	@ 0x80
 80036ca:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036d4:	2301      	movs	r3, #1
 80036d6:	e052      	b.n	800377e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0216 	bic.w	r2, r2, #22
 80036e6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	695a      	ldr	r2, [r3, #20]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036f6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d103      	bne.n	8003708 <HAL_DMA_Abort+0x62>
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003704:	2b00      	cmp	r3, #0
 8003706:	d007      	beq.n	8003718 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f022 0208 	bic.w	r2, r2, #8
 8003716:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	681a      	ldr	r2, [r3, #0]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0201 	bic.w	r2, r2, #1
 8003726:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003728:	e013      	b.n	8003752 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800372a:	f7ff fe7b 	bl	8003424 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b05      	cmp	r3, #5
 8003736:	d90c      	bls.n	8003752 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2220      	movs	r2, #32
 800373c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	2203      	movs	r2, #3
 8003742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2200      	movs	r2, #0
 800374a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e015      	b.n	800377e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f003 0301 	and.w	r3, r3, #1
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e4      	bne.n	800372a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003764:	223f      	movs	r2, #63	@ 0x3f
 8003766:	409a      	lsls	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	2201      	movs	r2, #1
 8003770:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800377c:	2300      	movs	r3, #0
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003786:	b480      	push	{r7}
 8003788:	b083      	sub	sp, #12
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003794:	b2db      	uxtb	r3, r3
 8003796:	2b02      	cmp	r3, #2
 8003798:	d004      	beq.n	80037a4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2280      	movs	r2, #128	@ 0x80
 800379e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e00c      	b.n	80037be <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2205      	movs	r2, #5
 80037a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	370c      	adds	r7, #12
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
	...

080037cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b089      	sub	sp, #36	@ 0x24
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80037d6:	2300      	movs	r3, #0
 80037d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80037da:	2300      	movs	r3, #0
 80037dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80037de:	2300      	movs	r3, #0
 80037e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037e2:	2300      	movs	r3, #0
 80037e4:	61fb      	str	r3, [r7, #28]
 80037e6:	e16b      	b.n	8003ac0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80037e8:	2201      	movs	r2, #1
 80037ea:	69fb      	ldr	r3, [r7, #28]
 80037ec:	fa02 f303 	lsl.w	r3, r2, r3
 80037f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037f2:	683b      	ldr	r3, [r7, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	4013      	ands	r3, r2
 80037fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	697b      	ldr	r3, [r7, #20]
 8003800:	429a      	cmp	r2, r3
 8003802:	f040 815a 	bne.w	8003aba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	f003 0303 	and.w	r3, r3, #3
 800380e:	2b01      	cmp	r3, #1
 8003810:	d005      	beq.n	800381e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800381a:	2b02      	cmp	r3, #2
 800381c:	d130      	bne.n	8003880 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	689b      	ldr	r3, [r3, #8]
 8003822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	2203      	movs	r2, #3
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68da      	ldr	r2, [r3, #12]
 800383a:	69fb      	ldr	r3, [r7, #28]
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	4313      	orrs	r3, r2
 8003846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	69ba      	ldr	r2, [r7, #24]
 800384c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003854:	2201      	movs	r2, #1
 8003856:	69fb      	ldr	r3, [r7, #28]
 8003858:	fa02 f303 	lsl.w	r3, r2, r3
 800385c:	43db      	mvns	r3, r3
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	4013      	ands	r3, r2
 8003862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	091b      	lsrs	r3, r3, #4
 800386a:	f003 0201 	and.w	r2, r3, #1
 800386e:	69fb      	ldr	r3, [r7, #28]
 8003870:	fa02 f303 	lsl.w	r3, r2, r3
 8003874:	69ba      	ldr	r2, [r7, #24]
 8003876:	4313      	orrs	r3, r2
 8003878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	f003 0303 	and.w	r3, r3, #3
 8003888:	2b03      	cmp	r3, #3
 800388a:	d017      	beq.n	80038bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003892:	69fb      	ldr	r3, [r7, #28]
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	2203      	movs	r2, #3
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43db      	mvns	r3, r3
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	4013      	ands	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	689a      	ldr	r2, [r3, #8]
 80038a8:	69fb      	ldr	r3, [r7, #28]
 80038aa:	005b      	lsls	r3, r3, #1
 80038ac:	fa02 f303 	lsl.w	r3, r2, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4313      	orrs	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	69ba      	ldr	r2, [r7, #24]
 80038ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 0303 	and.w	r3, r3, #3
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d123      	bne.n	8003910 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038c8:	69fb      	ldr	r3, [r7, #28]
 80038ca:	08da      	lsrs	r2, r3, #3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	3208      	adds	r2, #8
 80038d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f003 0307 	and.w	r3, r3, #7
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	220f      	movs	r2, #15
 80038e0:	fa02 f303 	lsl.w	r3, r2, r3
 80038e4:	43db      	mvns	r3, r3
 80038e6:	69ba      	ldr	r2, [r7, #24]
 80038e8:	4013      	ands	r3, r2
 80038ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	691a      	ldr	r2, [r3, #16]
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	009b      	lsls	r3, r3, #2
 80038f8:	fa02 f303 	lsl.w	r3, r2, r3
 80038fc:	69ba      	ldr	r2, [r7, #24]
 80038fe:	4313      	orrs	r3, r2
 8003900:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	08da      	lsrs	r2, r3, #3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3208      	adds	r2, #8
 800390a:	69b9      	ldr	r1, [r7, #24]
 800390c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	005b      	lsls	r3, r3, #1
 800391a:	2203      	movs	r2, #3
 800391c:	fa02 f303 	lsl.w	r3, r2, r3
 8003920:	43db      	mvns	r3, r3
 8003922:	69ba      	ldr	r2, [r7, #24]
 8003924:	4013      	ands	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f003 0203 	and.w	r2, r3, #3
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	005b      	lsls	r3, r3, #1
 8003934:	fa02 f303 	lsl.w	r3, r2, r3
 8003938:	69ba      	ldr	r2, [r7, #24]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800394c:	2b00      	cmp	r3, #0
 800394e:	f000 80b4 	beq.w	8003aba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003952:	2300      	movs	r3, #0
 8003954:	60fb      	str	r3, [r7, #12]
 8003956:	4b60      	ldr	r3, [pc, #384]	@ (8003ad8 <HAL_GPIO_Init+0x30c>)
 8003958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800395a:	4a5f      	ldr	r2, [pc, #380]	@ (8003ad8 <HAL_GPIO_Init+0x30c>)
 800395c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003960:	6453      	str	r3, [r2, #68]	@ 0x44
 8003962:	4b5d      	ldr	r3, [pc, #372]	@ (8003ad8 <HAL_GPIO_Init+0x30c>)
 8003964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800396a:	60fb      	str	r3, [r7, #12]
 800396c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800396e:	4a5b      	ldr	r2, [pc, #364]	@ (8003adc <HAL_GPIO_Init+0x310>)
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	089b      	lsrs	r3, r3, #2
 8003974:	3302      	adds	r3, #2
 8003976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	f003 0303 	and.w	r3, r3, #3
 8003982:	009b      	lsls	r3, r3, #2
 8003984:	220f      	movs	r2, #15
 8003986:	fa02 f303 	lsl.w	r3, r2, r3
 800398a:	43db      	mvns	r3, r3
 800398c:	69ba      	ldr	r2, [r7, #24]
 800398e:	4013      	ands	r3, r2
 8003990:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a52      	ldr	r2, [pc, #328]	@ (8003ae0 <HAL_GPIO_Init+0x314>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d02b      	beq.n	80039f2 <HAL_GPIO_Init+0x226>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a51      	ldr	r2, [pc, #324]	@ (8003ae4 <HAL_GPIO_Init+0x318>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d025      	beq.n	80039ee <HAL_GPIO_Init+0x222>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a50      	ldr	r2, [pc, #320]	@ (8003ae8 <HAL_GPIO_Init+0x31c>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d01f      	beq.n	80039ea <HAL_GPIO_Init+0x21e>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a4f      	ldr	r2, [pc, #316]	@ (8003aec <HAL_GPIO_Init+0x320>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d019      	beq.n	80039e6 <HAL_GPIO_Init+0x21a>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a4e      	ldr	r2, [pc, #312]	@ (8003af0 <HAL_GPIO_Init+0x324>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d013      	beq.n	80039e2 <HAL_GPIO_Init+0x216>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a4d      	ldr	r2, [pc, #308]	@ (8003af4 <HAL_GPIO_Init+0x328>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d00d      	beq.n	80039de <HAL_GPIO_Init+0x212>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a4c      	ldr	r2, [pc, #304]	@ (8003af8 <HAL_GPIO_Init+0x32c>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d007      	beq.n	80039da <HAL_GPIO_Init+0x20e>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a4b      	ldr	r2, [pc, #300]	@ (8003afc <HAL_GPIO_Init+0x330>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d101      	bne.n	80039d6 <HAL_GPIO_Init+0x20a>
 80039d2:	2307      	movs	r3, #7
 80039d4:	e00e      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039d6:	2308      	movs	r3, #8
 80039d8:	e00c      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039da:	2306      	movs	r3, #6
 80039dc:	e00a      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039de:	2305      	movs	r3, #5
 80039e0:	e008      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039e2:	2304      	movs	r3, #4
 80039e4:	e006      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039e6:	2303      	movs	r3, #3
 80039e8:	e004      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039ea:	2302      	movs	r3, #2
 80039ec:	e002      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039ee:	2301      	movs	r3, #1
 80039f0:	e000      	b.n	80039f4 <HAL_GPIO_Init+0x228>
 80039f2:	2300      	movs	r3, #0
 80039f4:	69fa      	ldr	r2, [r7, #28]
 80039f6:	f002 0203 	and.w	r2, r2, #3
 80039fa:	0092      	lsls	r2, r2, #2
 80039fc:	4093      	lsls	r3, r2
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a04:	4935      	ldr	r1, [pc, #212]	@ (8003adc <HAL_GPIO_Init+0x310>)
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	089b      	lsrs	r3, r3, #2
 8003a0a:	3302      	adds	r3, #2
 8003a0c:	69ba      	ldr	r2, [r7, #24]
 8003a0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a12:	4b3b      	ldr	r3, [pc, #236]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	43db      	mvns	r3, r3
 8003a1c:	69ba      	ldr	r2, [r7, #24]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	685b      	ldr	r3, [r3, #4]
 8003a26:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a2e:	69ba      	ldr	r2, [r7, #24]
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003a36:	4a32      	ldr	r2, [pc, #200]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003a3c:	4b30      	ldr	r3, [pc, #192]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a42:	693b      	ldr	r3, [r7, #16]
 8003a44:	43db      	mvns	r3, r3
 8003a46:	69ba      	ldr	r2, [r7, #24]
 8003a48:	4013      	ands	r3, r2
 8003a4a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a4c:	683b      	ldr	r3, [r7, #0]
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d003      	beq.n	8003a60 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a58:	69ba      	ldr	r2, [r7, #24]
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003a60:	4a27      	ldr	r2, [pc, #156]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003a66:	4b26      	ldr	r3, [pc, #152]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a6c:	693b      	ldr	r3, [r7, #16]
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	69ba      	ldr	r2, [r7, #24]
 8003a72:	4013      	ands	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d003      	beq.n	8003a8a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	4313      	orrs	r3, r2
 8003a88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003a8a:	4a1d      	ldr	r2, [pc, #116]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a8c:	69bb      	ldr	r3, [r7, #24]
 8003a8e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a90:	4b1b      	ldr	r3, [pc, #108]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a96:	693b      	ldr	r3, [r7, #16]
 8003a98:	43db      	mvns	r3, r3
 8003a9a:	69ba      	ldr	r2, [r7, #24]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d003      	beq.n	8003ab4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003aac:	69ba      	ldr	r2, [r7, #24]
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003ab4:	4a12      	ldr	r2, [pc, #72]	@ (8003b00 <HAL_GPIO_Init+0x334>)
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	3301      	adds	r3, #1
 8003abe:	61fb      	str	r3, [r7, #28]
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	2b0f      	cmp	r3, #15
 8003ac4:	f67f ae90 	bls.w	80037e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003ac8:	bf00      	nop
 8003aca:	bf00      	nop
 8003acc:	3724      	adds	r7, #36	@ 0x24
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	40013800 	.word	0x40013800
 8003ae0:	40020000 	.word	0x40020000
 8003ae4:	40020400 	.word	0x40020400
 8003ae8:	40020800 	.word	0x40020800
 8003aec:	40020c00 	.word	0x40020c00
 8003af0:	40021000 	.word	0x40021000
 8003af4:	40021400 	.word	0x40021400
 8003af8:	40021800 	.word	0x40021800
 8003afc:	40021c00 	.word	0x40021c00
 8003b00:	40013c00 	.word	0x40013c00

08003b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b083      	sub	sp, #12
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	807b      	strh	r3, [r7, #2]
 8003b10:	4613      	mov	r3, r2
 8003b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b14:	787b      	ldrb	r3, [r7, #1]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d003      	beq.n	8003b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b1a:	887a      	ldrh	r2, [r7, #2]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b20:	e003      	b.n	8003b2a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b22:	887b      	ldrh	r3, [r7, #2]
 8003b24:	041a      	lsls	r2, r3, #16
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	619a      	str	r2, [r3, #24]
}
 8003b2a:	bf00      	nop
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
	...

08003b38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b084      	sub	sp, #16
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e12b      	b.n	8003da2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b50:	b2db      	uxtb	r3, r3
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d106      	bne.n	8003b64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f7fd fa4a 	bl	8000ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2224      	movs	r2, #36	@ 0x24
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f022 0201 	bic.w	r2, r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	681a      	ldr	r2, [r3, #0]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b9c:	f001 fd8e 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8003ba0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	4a81      	ldr	r2, [pc, #516]	@ (8003dac <HAL_I2C_Init+0x274>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d807      	bhi.n	8003bbc <HAL_I2C_Init+0x84>
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4a80      	ldr	r2, [pc, #512]	@ (8003db0 <HAL_I2C_Init+0x278>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	bf94      	ite	ls
 8003bb4:	2301      	movls	r3, #1
 8003bb6:	2300      	movhi	r3, #0
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	e006      	b.n	8003bca <HAL_I2C_Init+0x92>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	4a7d      	ldr	r2, [pc, #500]	@ (8003db4 <HAL_I2C_Init+0x27c>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	bf94      	ite	ls
 8003bc4:	2301      	movls	r3, #1
 8003bc6:	2300      	movhi	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d001      	beq.n	8003bd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e0e7      	b.n	8003da2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	4a78      	ldr	r2, [pc, #480]	@ (8003db8 <HAL_I2C_Init+0x280>)
 8003bd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003bda:	0c9b      	lsrs	r3, r3, #18
 8003bdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68ba      	ldr	r2, [r7, #8]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	4a6a      	ldr	r2, [pc, #424]	@ (8003dac <HAL_I2C_Init+0x274>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d802      	bhi.n	8003c0c <HAL_I2C_Init+0xd4>
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	3301      	adds	r3, #1
 8003c0a:	e009      	b.n	8003c20 <HAL_I2C_Init+0xe8>
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c12:	fb02 f303 	mul.w	r3, r2, r3
 8003c16:	4a69      	ldr	r2, [pc, #420]	@ (8003dbc <HAL_I2C_Init+0x284>)
 8003c18:	fba2 2303 	umull	r2, r3, r2, r3
 8003c1c:	099b      	lsrs	r3, r3, #6
 8003c1e:	3301      	adds	r3, #1
 8003c20:	687a      	ldr	r2, [r7, #4]
 8003c22:	6812      	ldr	r2, [r2, #0]
 8003c24:	430b      	orrs	r3, r1
 8003c26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	69db      	ldr	r3, [r3, #28]
 8003c2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003c32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	495c      	ldr	r1, [pc, #368]	@ (8003dac <HAL_I2C_Init+0x274>)
 8003c3c:	428b      	cmp	r3, r1
 8003c3e:	d819      	bhi.n	8003c74 <HAL_I2C_Init+0x13c>
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	1e59      	subs	r1, r3, #1
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	685b      	ldr	r3, [r3, #4]
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c4e:	1c59      	adds	r1, r3, #1
 8003c50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003c54:	400b      	ands	r3, r1
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_I2C_Init+0x138>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1e59      	subs	r1, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c68:	3301      	adds	r3, #1
 8003c6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c6e:	e051      	b.n	8003d14 <HAL_I2C_Init+0x1dc>
 8003c70:	2304      	movs	r3, #4
 8003c72:	e04f      	b.n	8003d14 <HAL_I2C_Init+0x1dc>
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d111      	bne.n	8003ca0 <HAL_I2C_Init+0x168>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	1e58      	subs	r0, r3, #1
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6859      	ldr	r1, [r3, #4]
 8003c84:	460b      	mov	r3, r1
 8003c86:	005b      	lsls	r3, r3, #1
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf0c      	ite	eq
 8003c98:	2301      	moveq	r3, #1
 8003c9a:	2300      	movne	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	e012      	b.n	8003cc6 <HAL_I2C_Init+0x18e>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	1e58      	subs	r0, r3, #1
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6859      	ldr	r1, [r3, #4]
 8003ca8:	460b      	mov	r3, r1
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	440b      	add	r3, r1
 8003cae:	0099      	lsls	r1, r3, #2
 8003cb0:	440b      	add	r3, r1
 8003cb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d001      	beq.n	8003cce <HAL_I2C_Init+0x196>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e022      	b.n	8003d14 <HAL_I2C_Init+0x1dc>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d10e      	bne.n	8003cf4 <HAL_I2C_Init+0x1bc>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	1e58      	subs	r0, r3, #1
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6859      	ldr	r1, [r3, #4]
 8003cde:	460b      	mov	r3, r1
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	440b      	add	r3, r1
 8003ce4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce8:	3301      	adds	r3, #1
 8003cea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003cf2:	e00f      	b.n	8003d14 <HAL_I2C_Init+0x1dc>
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	1e58      	subs	r0, r3, #1
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6859      	ldr	r1, [r3, #4]
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	440b      	add	r3, r1
 8003d02:	0099      	lsls	r1, r3, #2
 8003d04:	440b      	add	r3, r1
 8003d06:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d0a:	3301      	adds	r3, #1
 8003d0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003d14:	6879      	ldr	r1, [r7, #4]
 8003d16:	6809      	ldr	r1, [r1, #0]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69da      	ldr	r2, [r3, #28]
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	431a      	orrs	r2, r3
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689b      	ldr	r3, [r3, #8]
 8003d3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003d42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6911      	ldr	r1, [r2, #16]
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	68d2      	ldr	r2, [r2, #12]
 8003d4e:	4311      	orrs	r1, r2
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	6812      	ldr	r2, [r2, #0]
 8003d54:	430b      	orrs	r3, r1
 8003d56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	68db      	ldr	r3, [r3, #12]
 8003d5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695a      	ldr	r2, [r3, #20]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	431a      	orrs	r2, r3
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0201 	orr.w	r2, r2, #1
 8003d82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2220      	movs	r2, #32
 8003d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3710      	adds	r7, #16
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	000186a0 	.word	0x000186a0
 8003db0:	001e847f 	.word	0x001e847f
 8003db4:	003d08ff 	.word	0x003d08ff
 8003db8:	431bde83 	.word	0x431bde83
 8003dbc:	10624dd3 	.word	0x10624dd3

08003dc0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b088      	sub	sp, #32
 8003dc4:	af02      	add	r7, sp, #8
 8003dc6:	60f8      	str	r0, [r7, #12]
 8003dc8:	4608      	mov	r0, r1
 8003dca:	4611      	mov	r1, r2
 8003dcc:	461a      	mov	r2, r3
 8003dce:	4603      	mov	r3, r0
 8003dd0:	817b      	strh	r3, [r7, #10]
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	813b      	strh	r3, [r7, #8]
 8003dd6:	4613      	mov	r3, r2
 8003dd8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003dda:	f7ff fb23 	bl	8003424 <HAL_GetTick>
 8003dde:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b20      	cmp	r3, #32
 8003dea:	f040 80d9 	bne.w	8003fa0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	9300      	str	r3, [sp, #0]
 8003df2:	2319      	movs	r3, #25
 8003df4:	2201      	movs	r2, #1
 8003df6:	496d      	ldr	r1, [pc, #436]	@ (8003fac <HAL_I2C_Mem_Write+0x1ec>)
 8003df8:	68f8      	ldr	r0, [r7, #12]
 8003dfa:	f000 fdb9 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d001      	beq.n	8003e08 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e04:	2302      	movs	r3, #2
 8003e06:	e0cc      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_I2C_Mem_Write+0x56>
 8003e12:	2302      	movs	r3, #2
 8003e14:	e0c5      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2201      	movs	r2, #1
 8003e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0301 	and.w	r3, r3, #1
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d007      	beq.n	8003e3c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f042 0201 	orr.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003e4a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2221      	movs	r2, #33	@ 0x21
 8003e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2240      	movs	r2, #64	@ 0x40
 8003e58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a3a      	ldr	r2, [r7, #32]
 8003e66:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e72:	b29a      	uxth	r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4a4d      	ldr	r2, [pc, #308]	@ (8003fb0 <HAL_I2C_Mem_Write+0x1f0>)
 8003e7c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e7e:	88f8      	ldrh	r0, [r7, #6]
 8003e80:	893a      	ldrh	r2, [r7, #8]
 8003e82:	8979      	ldrh	r1, [r7, #10]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	9301      	str	r3, [sp, #4]
 8003e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e8a:	9300      	str	r3, [sp, #0]
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f000 fbf0 	bl	8004674 <I2C_RequestMemoryWrite>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d052      	beq.n	8003f40 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e081      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ea2:	68f8      	ldr	r0, [r7, #12]
 8003ea4:	f000 fe7e 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00d      	beq.n	8003eca <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	d107      	bne.n	8003ec6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ec4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e06b      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ece:	781a      	ldrb	r2, [r3, #0]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eda:	1c5a      	adds	r2, r3, #1
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	b29a      	uxth	r2, r3
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	b29a      	uxth	r2, r3
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695b      	ldr	r3, [r3, #20]
 8003f00:	f003 0304 	and.w	r3, r3, #4
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d11b      	bne.n	8003f40 <HAL_I2C_Mem_Write+0x180>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d017      	beq.n	8003f40 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f14:	781a      	ldrb	r2, [r3, #0]
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f20:	1c5a      	adds	r2, r3, #1
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f2a:	3b01      	subs	r3, #1
 8003f2c:	b29a      	uxth	r2, r3
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	3b01      	subs	r3, #1
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d1aa      	bne.n	8003e9e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f48:	697a      	ldr	r2, [r7, #20]
 8003f4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 fe71 	bl	8004c34 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00d      	beq.n	8003f74 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f5c:	2b04      	cmp	r3, #4
 8003f5e:	d107      	bne.n	8003f70 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f6e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f70:	2301      	movs	r3, #1
 8003f72:	e016      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2220      	movs	r2, #32
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	e000      	b.n	8003fa2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fa0:	2302      	movs	r3, #2
  }
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3718      	adds	r7, #24
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	00100002 	.word	0x00100002
 8003fb0:	ffff0000 	.word	0xffff0000

08003fb4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b08c      	sub	sp, #48	@ 0x30
 8003fb8:	af02      	add	r7, sp, #8
 8003fba:	60f8      	str	r0, [r7, #12]
 8003fbc:	4608      	mov	r0, r1
 8003fbe:	4611      	mov	r1, r2
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	817b      	strh	r3, [r7, #10]
 8003fc6:	460b      	mov	r3, r1
 8003fc8:	813b      	strh	r3, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fce:	f7ff fa29 	bl	8003424 <HAL_GetTick>
 8003fd2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b20      	cmp	r3, #32
 8003fde:	f040 8214 	bne.w	800440a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2319      	movs	r3, #25
 8003fe8:	2201      	movs	r2, #1
 8003fea:	497b      	ldr	r1, [pc, #492]	@ (80041d8 <HAL_I2C_Mem_Read+0x224>)
 8003fec:	68f8      	ldr	r0, [r7, #12]
 8003fee:	f000 fcbf 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d001      	beq.n	8003ffc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003ff8:	2302      	movs	r3, #2
 8003ffa:	e207      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004002:	2b01      	cmp	r3, #1
 8004004:	d101      	bne.n	800400a <HAL_I2C_Mem_Read+0x56>
 8004006:	2302      	movs	r3, #2
 8004008:	e200      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2201      	movs	r2, #1
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b01      	cmp	r3, #1
 800401e:	d007      	beq.n	8004030 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	681a      	ldr	r2, [r3, #0]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800403e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2222      	movs	r2, #34	@ 0x22
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2240      	movs	r2, #64	@ 0x40
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2200      	movs	r2, #0
 8004054:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800405a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004060:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004066:	b29a      	uxth	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	4a5b      	ldr	r2, [pc, #364]	@ (80041dc <HAL_I2C_Mem_Read+0x228>)
 8004070:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004072:	88f8      	ldrh	r0, [r7, #6]
 8004074:	893a      	ldrh	r2, [r7, #8]
 8004076:	8979      	ldrh	r1, [r7, #10]
 8004078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407a:	9301      	str	r3, [sp, #4]
 800407c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407e:	9300      	str	r3, [sp, #0]
 8004080:	4603      	mov	r3, r0
 8004082:	68f8      	ldr	r0, [r7, #12]
 8004084:	f000 fb8c 	bl	80047a0 <I2C_RequestMemoryRead>
 8004088:	4603      	mov	r3, r0
 800408a:	2b00      	cmp	r3, #0
 800408c:	d001      	beq.n	8004092 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e1bc      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004096:	2b00      	cmp	r3, #0
 8004098:	d113      	bne.n	80040c2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800409a:	2300      	movs	r3, #0
 800409c:	623b      	str	r3, [r7, #32]
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	623b      	str	r3, [r7, #32]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	699b      	ldr	r3, [r3, #24]
 80040ac:	623b      	str	r3, [r7, #32]
 80040ae:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	e190      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d11b      	bne.n	8004102 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040d8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040da:	2300      	movs	r3, #0
 80040dc:	61fb      	str	r3, [r7, #28]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	699b      	ldr	r3, [r3, #24]
 80040ec:	61fb      	str	r3, [r7, #28]
 80040ee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	e170      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004106:	2b02      	cmp	r3, #2
 8004108:	d11b      	bne.n	8004142 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004118:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004128:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412a:	2300      	movs	r3, #0
 800412c:	61bb      	str	r3, [r7, #24]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	695b      	ldr	r3, [r3, #20]
 8004134:	61bb      	str	r3, [r7, #24]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	61bb      	str	r3, [r7, #24]
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	e150      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004142:	2300      	movs	r3, #0
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	617b      	str	r3, [r7, #20]
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	699b      	ldr	r3, [r3, #24]
 8004154:	617b      	str	r3, [r7, #20]
 8004156:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004158:	e144      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800415e:	2b03      	cmp	r3, #3
 8004160:	f200 80f1 	bhi.w	8004346 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004168:	2b01      	cmp	r3, #1
 800416a:	d123      	bne.n	80041b4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800416c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800416e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 fda7 	bl	8004cc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d001      	beq.n	8004180 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800417c:	2301      	movs	r3, #1
 800417e:	e145      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	691a      	ldr	r2, [r3, #16]
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004192:	1c5a      	adds	r2, r3, #1
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800419c:	3b01      	subs	r3, #1
 800419e:	b29a      	uxth	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a8:	b29b      	uxth	r3, r3
 80041aa:	3b01      	subs	r3, #1
 80041ac:	b29a      	uxth	r2, r3
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80041b2:	e117      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d14e      	bne.n	800425a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c2:	2200      	movs	r2, #0
 80041c4:	4906      	ldr	r1, [pc, #24]	@ (80041e0 <HAL_I2C_Mem_Read+0x22c>)
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f000 fbd2 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80041cc:	4603      	mov	r3, r0
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d008      	beq.n	80041e4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e11a      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
 80041d6:	bf00      	nop
 80041d8:	00100002 	.word	0x00100002
 80041dc:	ffff0000 	.word	0xffff0000
 80041e0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	691a      	ldr	r2, [r3, #16]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041fe:	b2d2      	uxtb	r2, r2
 8004200:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004206:	1c5a      	adds	r2, r3, #1
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800421c:	b29b      	uxth	r3, r3
 800421e:	3b01      	subs	r3, #1
 8004220:	b29a      	uxth	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004230:	b2d2      	uxtb	r2, r2
 8004232:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004238:	1c5a      	adds	r2, r3, #1
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004242:	3b01      	subs	r3, #1
 8004244:	b29a      	uxth	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004258:	e0c4      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800425a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800425c:	9300      	str	r3, [sp, #0]
 800425e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004260:	2200      	movs	r2, #0
 8004262:	496c      	ldr	r1, [pc, #432]	@ (8004414 <HAL_I2C_Mem_Read+0x460>)
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f000 fb83 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d001      	beq.n	8004274 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	e0cb      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004282:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	691a      	ldr	r2, [r3, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428e:	b2d2      	uxtb	r2, r2
 8004290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004296:	1c5a      	adds	r2, r3, #1
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042a0:	3b01      	subs	r3, #1
 80042a2:	b29a      	uxth	r2, r3
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042bc:	2200      	movs	r2, #0
 80042be:	4955      	ldr	r1, [pc, #340]	@ (8004414 <HAL_I2C_Mem_Read+0x460>)
 80042c0:	68f8      	ldr	r0, [r7, #12]
 80042c2:	f000 fb55 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80042c6:	4603      	mov	r3, r0
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d001      	beq.n	80042d0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	e09d      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	691a      	ldr	r2, [r3, #16]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ea:	b2d2      	uxtb	r2, r2
 80042ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004308:	b29b      	uxth	r3, r3
 800430a:	3b01      	subs	r3, #1
 800430c:	b29a      	uxth	r2, r3
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431c:	b2d2      	uxtb	r2, r2
 800431e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	1c5a      	adds	r2, r3, #1
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800432e:	3b01      	subs	r3, #1
 8004330:	b29a      	uxth	r2, r3
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433a:	b29b      	uxth	r3, r3
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004344:	e04e      	b.n	80043e4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004348:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800434a:	68f8      	ldr	r0, [r7, #12]
 800434c:	f000 fcba 	bl	8004cc4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004350:	4603      	mov	r3, r0
 8004352:	2b00      	cmp	r3, #0
 8004354:	d001      	beq.n	800435a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004356:	2301      	movs	r3, #1
 8004358:	e058      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	691a      	ldr	r2, [r3, #16]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004364:	b2d2      	uxtb	r2, r2
 8004366:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800436c:	1c5a      	adds	r2, r3, #1
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004376:	3b01      	subs	r3, #1
 8004378:	b29a      	uxth	r2, r3
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f003 0304 	and.w	r3, r3, #4
 8004396:	2b04      	cmp	r3, #4
 8004398:	d124      	bne.n	80043e4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800439e:	2b03      	cmp	r3, #3
 80043a0:	d107      	bne.n	80043b2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	691a      	ldr	r2, [r3, #16]
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043bc:	b2d2      	uxtb	r2, r2
 80043be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c4:	1c5a      	adds	r2, r3, #1
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	f47f aeb6 	bne.w	800415a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004406:	2300      	movs	r3, #0
 8004408:	e000      	b.n	800440c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800440a:	2302      	movs	r3, #2
  }
}
 800440c:	4618      	mov	r0, r3
 800440e:	3728      	adds	r7, #40	@ 0x28
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	00010004 	.word	0x00010004

08004418 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b08a      	sub	sp, #40	@ 0x28
 800441c:	af02      	add	r7, sp, #8
 800441e:	60f8      	str	r0, [r7, #12]
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	603b      	str	r3, [r7, #0]
 8004424:	460b      	mov	r3, r1
 8004426:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004428:	f7fe fffc 	bl	8003424 <HAL_GetTick>
 800442c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800442e:	2300      	movs	r3, #0
 8004430:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b20      	cmp	r3, #32
 800443c:	f040 8111 	bne.w	8004662 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004440:	69fb      	ldr	r3, [r7, #28]
 8004442:	9300      	str	r3, [sp, #0]
 8004444:	2319      	movs	r3, #25
 8004446:	2201      	movs	r2, #1
 8004448:	4988      	ldr	r1, [pc, #544]	@ (800466c <HAL_I2C_IsDeviceReady+0x254>)
 800444a:	68f8      	ldr	r0, [r7, #12]
 800444c:	f000 fa90 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 8004450:	4603      	mov	r3, r0
 8004452:	2b00      	cmp	r3, #0
 8004454:	d001      	beq.n	800445a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004456:	2302      	movs	r3, #2
 8004458:	e104      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004460:	2b01      	cmp	r3, #1
 8004462:	d101      	bne.n	8004468 <HAL_I2C_IsDeviceReady+0x50>
 8004464:	2302      	movs	r3, #2
 8004466:	e0fd      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2201      	movs	r2, #1
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b01      	cmp	r3, #1
 800447c:	d007      	beq.n	800448e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	681a      	ldr	r2, [r3, #0]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f042 0201 	orr.w	r2, r2, #1
 800448c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800449c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2224      	movs	r2, #36	@ 0x24
 80044a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4a70      	ldr	r2, [pc, #448]	@ (8004670 <HAL_I2C_IsDeviceReady+0x258>)
 80044b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80044c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	2200      	movs	r2, #0
 80044ca:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80044ce:	68f8      	ldr	r0, [r7, #12]
 80044d0:	f000 fa4e 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00d      	beq.n	80044f6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044e8:	d103      	bne.n	80044f2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80044f0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e0b6      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044f6:	897b      	ldrh	r3, [r7, #10]
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	461a      	mov	r2, r3
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004504:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004506:	f7fe ff8d 	bl	8003424 <HAL_GetTick>
 800450a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	695b      	ldr	r3, [r3, #20]
 8004512:	f003 0302 	and.w	r3, r3, #2
 8004516:	2b02      	cmp	r3, #2
 8004518:	bf0c      	ite	eq
 800451a:	2301      	moveq	r3, #1
 800451c:	2300      	movne	r3, #0
 800451e:	b2db      	uxtb	r3, r3
 8004520:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800452c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004530:	bf0c      	ite	eq
 8004532:	2301      	moveq	r3, #1
 8004534:	2300      	movne	r3, #0
 8004536:	b2db      	uxtb	r3, r3
 8004538:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800453a:	e025      	b.n	8004588 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800453c:	f7fe ff72 	bl	8003424 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d302      	bcc.n	8004552 <HAL_I2C_IsDeviceReady+0x13a>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d103      	bne.n	800455a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	22a0      	movs	r2, #160	@ 0xa0
 8004556:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b02      	cmp	r3, #2
 8004566:	bf0c      	ite	eq
 8004568:	2301      	moveq	r3, #1
 800456a:	2300      	movne	r3, #0
 800456c:	b2db      	uxtb	r3, r3
 800456e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695b      	ldr	r3, [r3, #20]
 8004576:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800457a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800457e:	bf0c      	ite	eq
 8004580:	2301      	moveq	r3, #1
 8004582:	2300      	movne	r3, #0
 8004584:	b2db      	uxtb	r3, r3
 8004586:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2ba0      	cmp	r3, #160	@ 0xa0
 8004592:	d005      	beq.n	80045a0 <HAL_I2C_IsDeviceReady+0x188>
 8004594:	7dfb      	ldrb	r3, [r7, #23]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d102      	bne.n	80045a0 <HAL_I2C_IsDeviceReady+0x188>
 800459a:	7dbb      	ldrb	r3, [r7, #22]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0cd      	beq.n	800453c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2220      	movs	r2, #32
 80045a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	695b      	ldr	r3, [r3, #20]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d129      	bne.n	800460a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045c6:	2300      	movs	r3, #0
 80045c8:	613b      	str	r3, [r7, #16]
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	613b      	str	r3, [r7, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045dc:	69fb      	ldr	r3, [r7, #28]
 80045de:	9300      	str	r3, [sp, #0]
 80045e0:	2319      	movs	r3, #25
 80045e2:	2201      	movs	r2, #1
 80045e4:	4921      	ldr	r1, [pc, #132]	@ (800466c <HAL_I2C_IsDeviceReady+0x254>)
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f9c2 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80045ec:	4603      	mov	r3, r0
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d001      	beq.n	80045f6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e036      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8004606:	2300      	movs	r3, #0
 8004608:	e02c      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681a      	ldr	r2, [r3, #0]
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004618:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004622:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	9300      	str	r3, [sp, #0]
 8004628:	2319      	movs	r3, #25
 800462a:	2201      	movs	r2, #1
 800462c:	490f      	ldr	r1, [pc, #60]	@ (800466c <HAL_I2C_IsDeviceReady+0x254>)
 800462e:	68f8      	ldr	r0, [r7, #12]
 8004630:	f000 f99e 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 8004634:	4603      	mov	r3, r0
 8004636:	2b00      	cmp	r3, #0
 8004638:	d001      	beq.n	800463e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800463a:	2301      	movs	r3, #1
 800463c:	e012      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800463e:	69bb      	ldr	r3, [r7, #24]
 8004640:	3301      	adds	r3, #1
 8004642:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004644:	69ba      	ldr	r2, [r7, #24]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	429a      	cmp	r2, r3
 800464a:	f4ff af32 	bcc.w	80044b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	2200      	movs	r2, #0
 800465a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e000      	b.n	8004664 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004662:	2302      	movs	r3, #2
  }
}
 8004664:	4618      	mov	r0, r3
 8004666:	3720      	adds	r7, #32
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	00100002 	.word	0x00100002
 8004670:	ffff0000 	.word	0xffff0000

08004674 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	4608      	mov	r0, r1
 800467e:	4611      	mov	r1, r2
 8004680:	461a      	mov	r2, r3
 8004682:	4603      	mov	r3, r0
 8004684:	817b      	strh	r3, [r7, #10]
 8004686:	460b      	mov	r3, r1
 8004688:	813b      	strh	r3, [r7, #8]
 800468a:	4613      	mov	r3, r2
 800468c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800469c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800469e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a0:	9300      	str	r3, [sp, #0]
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	2200      	movs	r2, #0
 80046a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 f960 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00d      	beq.n	80046d2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046c4:	d103      	bne.n	80046ce <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80046cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e05f      	b.n	8004792 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046d2:	897b      	ldrh	r3, [r7, #10]
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	461a      	mov	r2, r3
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e4:	6a3a      	ldr	r2, [r7, #32]
 80046e6:	492d      	ldr	r1, [pc, #180]	@ (800479c <I2C_RequestMemoryWrite+0x128>)
 80046e8:	68f8      	ldr	r0, [r7, #12]
 80046ea:	f000 f9bb 	bl	8004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d001      	beq.n	80046f8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80046f4:	2301      	movs	r3, #1
 80046f6:	e04c      	b.n	8004792 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046f8:	2300      	movs	r3, #0
 80046fa:	617b      	str	r3, [r7, #20]
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	617b      	str	r3, [r7, #20]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	699b      	ldr	r3, [r3, #24]
 800470a:	617b      	str	r3, [r7, #20]
 800470c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800470e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004710:	6a39      	ldr	r1, [r7, #32]
 8004712:	68f8      	ldr	r0, [r7, #12]
 8004714:	f000 fa46 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004718:	4603      	mov	r3, r0
 800471a:	2b00      	cmp	r3, #0
 800471c:	d00d      	beq.n	800473a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004722:	2b04      	cmp	r3, #4
 8004724:	d107      	bne.n	8004736 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004734:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e02b      	b.n	8004792 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800473a:	88fb      	ldrh	r3, [r7, #6]
 800473c:	2b01      	cmp	r3, #1
 800473e:	d105      	bne.n	800474c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004740:	893b      	ldrh	r3, [r7, #8]
 8004742:	b2da      	uxtb	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	611a      	str	r2, [r3, #16]
 800474a:	e021      	b.n	8004790 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800474c:	893b      	ldrh	r3, [r7, #8]
 800474e:	0a1b      	lsrs	r3, r3, #8
 8004750:	b29b      	uxth	r3, r3
 8004752:	b2da      	uxtb	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800475a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475c:	6a39      	ldr	r1, [r7, #32]
 800475e:	68f8      	ldr	r0, [r7, #12]
 8004760:	f000 fa20 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d00d      	beq.n	8004786 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800476e:	2b04      	cmp	r3, #4
 8004770:	d107      	bne.n	8004782 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004780:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004782:	2301      	movs	r3, #1
 8004784:	e005      	b.n	8004792 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004786:	893b      	ldrh	r3, [r7, #8]
 8004788:	b2da      	uxtb	r2, r3
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004790:	2300      	movs	r3, #0
}
 8004792:	4618      	mov	r0, r3
 8004794:	3718      	adds	r7, #24
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	00010002 	.word	0x00010002

080047a0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80047a0:	b580      	push	{r7, lr}
 80047a2:	b088      	sub	sp, #32
 80047a4:	af02      	add	r7, sp, #8
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	4608      	mov	r0, r1
 80047aa:	4611      	mov	r1, r2
 80047ac:	461a      	mov	r2, r3
 80047ae:	4603      	mov	r3, r0
 80047b0:	817b      	strh	r3, [r7, #10]
 80047b2:	460b      	mov	r3, r1
 80047b4:	813b      	strh	r3, [r7, #8]
 80047b6:	4613      	mov	r3, r2
 80047b8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	681a      	ldr	r2, [r3, #0]
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80047c8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	9300      	str	r3, [sp, #0]
 80047de:	6a3b      	ldr	r3, [r7, #32]
 80047e0:	2200      	movs	r2, #0
 80047e2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80047e6:	68f8      	ldr	r0, [r7, #12]
 80047e8:	f000 f8c2 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 80047ec:	4603      	mov	r3, r0
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d00d      	beq.n	800480e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004800:	d103      	bne.n	800480a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004808:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800480a:	2303      	movs	r3, #3
 800480c:	e0aa      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800480e:	897b      	ldrh	r3, [r7, #10]
 8004810:	b2db      	uxtb	r3, r3
 8004812:	461a      	mov	r2, r3
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800481c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800481e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004820:	6a3a      	ldr	r2, [r7, #32]
 8004822:	4952      	ldr	r1, [pc, #328]	@ (800496c <I2C_RequestMemoryRead+0x1cc>)
 8004824:	68f8      	ldr	r0, [r7, #12]
 8004826:	f000 f91d 	bl	8004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800482a:	4603      	mov	r3, r0
 800482c:	2b00      	cmp	r3, #0
 800482e:	d001      	beq.n	8004834 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e097      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004834:	2300      	movs	r3, #0
 8004836:	617b      	str	r3, [r7, #20]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	695b      	ldr	r3, [r3, #20]
 800483e:	617b      	str	r3, [r7, #20]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	699b      	ldr	r3, [r3, #24]
 8004846:	617b      	str	r3, [r7, #20]
 8004848:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800484a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800484c:	6a39      	ldr	r1, [r7, #32]
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 f9a8 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00d      	beq.n	8004876 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800485e:	2b04      	cmp	r3, #4
 8004860:	d107      	bne.n	8004872 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004870:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e076      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004876:	88fb      	ldrh	r3, [r7, #6]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d105      	bne.n	8004888 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800487c:	893b      	ldrh	r3, [r7, #8]
 800487e:	b2da      	uxtb	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	611a      	str	r2, [r3, #16]
 8004886:	e021      	b.n	80048cc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004888:	893b      	ldrh	r3, [r7, #8]
 800488a:	0a1b      	lsrs	r3, r3, #8
 800488c:	b29b      	uxth	r3, r3
 800488e:	b2da      	uxtb	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004896:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004898:	6a39      	ldr	r1, [r7, #32]
 800489a:	68f8      	ldr	r0, [r7, #12]
 800489c:	f000 f982 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00d      	beq.n	80048c2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048aa:	2b04      	cmp	r3, #4
 80048ac:	d107      	bne.n	80048be <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048bc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048be:	2301      	movs	r3, #1
 80048c0:	e050      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80048c2:	893b      	ldrh	r3, [r7, #8]
 80048c4:	b2da      	uxtb	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80048cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ce:	6a39      	ldr	r1, [r7, #32]
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 f967 	bl	8004ba4 <I2C_WaitOnTXEFlagUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d00d      	beq.n	80048f8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d107      	bne.n	80048f4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048f2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e035      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004906:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	2200      	movs	r2, #0
 8004910:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 f82b 	bl	8004970 <I2C_WaitOnFlagUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d00d      	beq.n	800493c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800492a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800492e:	d103      	bne.n	8004938 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004936:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e013      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800493c:	897b      	ldrh	r3, [r7, #10]
 800493e:	b2db      	uxtb	r3, r3
 8004940:	f043 0301 	orr.w	r3, r3, #1
 8004944:	b2da      	uxtb	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800494c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494e:	6a3a      	ldr	r2, [r7, #32]
 8004950:	4906      	ldr	r1, [pc, #24]	@ (800496c <I2C_RequestMemoryRead+0x1cc>)
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 f886 	bl	8004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e000      	b.n	8004964 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3718      	adds	r7, #24
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	00010002 	.word	0x00010002

08004970 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	60f8      	str	r0, [r7, #12]
 8004978:	60b9      	str	r1, [r7, #8]
 800497a:	603b      	str	r3, [r7, #0]
 800497c:	4613      	mov	r3, r2
 800497e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004980:	e048      	b.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004988:	d044      	beq.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800498a:	f7fe fd4b 	bl	8003424 <HAL_GetTick>
 800498e:	4602      	mov	r2, r0
 8004990:	69bb      	ldr	r3, [r7, #24]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	683a      	ldr	r2, [r7, #0]
 8004996:	429a      	cmp	r2, r3
 8004998:	d302      	bcc.n	80049a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d139      	bne.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	0c1b      	lsrs	r3, r3, #16
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d10d      	bne.n	80049c6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695b      	ldr	r3, [r3, #20]
 80049b0:	43da      	mvns	r2, r3
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	4013      	ands	r3, r2
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	bf0c      	ite	eq
 80049bc:	2301      	moveq	r3, #1
 80049be:	2300      	movne	r3, #0
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	461a      	mov	r2, r3
 80049c4:	e00c      	b.n	80049e0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	43da      	mvns	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	4013      	ands	r3, r2
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	bf0c      	ite	eq
 80049d8:	2301      	moveq	r3, #1
 80049da:	2300      	movne	r3, #0
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	461a      	mov	r2, r3
 80049e0:	79fb      	ldrb	r3, [r7, #7]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d116      	bne.n	8004a14 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2200      	movs	r2, #0
 80049ea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2220      	movs	r2, #32
 80049f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2200      	movs	r2, #0
 80049f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a00:	f043 0220 	orr.w	r2, r3, #32
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e023      	b.n	8004a5c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a14:	68bb      	ldr	r3, [r7, #8]
 8004a16:	0c1b      	lsrs	r3, r3, #16
 8004a18:	b2db      	uxtb	r3, r3
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d10d      	bne.n	8004a3a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	695b      	ldr	r3, [r3, #20]
 8004a24:	43da      	mvns	r2, r3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	b29b      	uxth	r3, r3
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	bf0c      	ite	eq
 8004a30:	2301      	moveq	r3, #1
 8004a32:	2300      	movne	r3, #0
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	e00c      	b.n	8004a54 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	43da      	mvns	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf0c      	ite	eq
 8004a4c:	2301      	moveq	r3, #1
 8004a4e:	2300      	movne	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	461a      	mov	r2, r3
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	429a      	cmp	r2, r3
 8004a58:	d093      	beq.n	8004982 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	60f8      	str	r0, [r7, #12]
 8004a6c:	60b9      	str	r1, [r7, #8]
 8004a6e:	607a      	str	r2, [r7, #4]
 8004a70:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a72:	e071      	b.n	8004b58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	695b      	ldr	r3, [r3, #20]
 8004a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a82:	d123      	bne.n	8004acc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	681a      	ldr	r2, [r3, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a92:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004a9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2220      	movs	r2, #32
 8004aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ab8:	f043 0204 	orr.w	r2, r3, #4
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e067      	b.n	8004b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad2:	d041      	beq.n	8004b58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad4:	f7fe fca6 	bl	8003424 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d302      	bcc.n	8004aea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d136      	bne.n	8004b58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004aea:	68bb      	ldr	r3, [r7, #8]
 8004aec:	0c1b      	lsrs	r3, r3, #16
 8004aee:	b2db      	uxtb	r3, r3
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d10c      	bne.n	8004b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	695b      	ldr	r3, [r3, #20]
 8004afa:	43da      	mvns	r2, r3
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4013      	ands	r3, r2
 8004b00:	b29b      	uxth	r3, r3
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	bf14      	ite	ne
 8004b06:	2301      	movne	r3, #1
 8004b08:	2300      	moveq	r3, #0
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	e00b      	b.n	8004b26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	699b      	ldr	r3, [r3, #24]
 8004b14:	43da      	mvns	r2, r3
 8004b16:	68bb      	ldr	r3, [r7, #8]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	bf14      	ite	ne
 8004b20:	2301      	movne	r3, #1
 8004b22:	2300      	moveq	r3, #0
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d016      	beq.n	8004b58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b44:	f043 0220 	orr.w	r2, r3, #32
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e021      	b.n	8004b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b58:	68bb      	ldr	r3, [r7, #8]
 8004b5a:	0c1b      	lsrs	r3, r3, #16
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b01      	cmp	r3, #1
 8004b60:	d10c      	bne.n	8004b7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695b      	ldr	r3, [r3, #20]
 8004b68:	43da      	mvns	r2, r3
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	b29b      	uxth	r3, r3
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	bf14      	ite	ne
 8004b74:	2301      	movne	r3, #1
 8004b76:	2300      	moveq	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	e00b      	b.n	8004b94 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	43da      	mvns	r2, r3
 8004b84:	68bb      	ldr	r3, [r7, #8]
 8004b86:	4013      	ands	r3, r2
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	bf14      	ite	ne
 8004b8e:	2301      	movne	r3, #1
 8004b90:	2300      	moveq	r3, #0
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f47f af6d 	bne.w	8004a74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004bb0:	e034      	b.n	8004c1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f8e3 	bl	8004d7e <I2C_IsAcknowledgeFailed>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d001      	beq.n	8004bc2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e034      	b.n	8004c2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc8:	d028      	beq.n	8004c1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bca:	f7fe fc2b 	bl	8003424 <HAL_GetTick>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	1ad3      	subs	r3, r2, r3
 8004bd4:	68ba      	ldr	r2, [r7, #8]
 8004bd6:	429a      	cmp	r2, r3
 8004bd8:	d302      	bcc.n	8004be0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d11d      	bne.n	8004c1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	695b      	ldr	r3, [r3, #20]
 8004be6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bea:	2b80      	cmp	r3, #128	@ 0x80
 8004bec:	d016      	beq.n	8004c1c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2220      	movs	r2, #32
 8004bf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c08:	f043 0220 	orr.w	r2, r3, #32
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e007      	b.n	8004c2c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	695b      	ldr	r3, [r3, #20]
 8004c22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c26:	2b80      	cmp	r3, #128	@ 0x80
 8004c28:	d1c3      	bne.n	8004bb2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3710      	adds	r7, #16
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b084      	sub	sp, #16
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004c40:	e034      	b.n	8004cac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 f89b 	bl	8004d7e <I2C_IsAcknowledgeFailed>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e034      	b.n	8004cbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c52:	68bb      	ldr	r3, [r7, #8]
 8004c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c58:	d028      	beq.n	8004cac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c5a:	f7fe fbe3 	bl	8003424 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	68ba      	ldr	r2, [r7, #8]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d302      	bcc.n	8004c70 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004c6a:	68bb      	ldr	r3, [r7, #8]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d11d      	bne.n	8004cac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	f003 0304 	and.w	r3, r3, #4
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d016      	beq.n	8004cac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2200      	movs	r2, #0
 8004c82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2220      	movs	r2, #32
 8004c88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c98:	f043 0220 	orr.w	r2, r3, #32
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e007      	b.n	8004cbc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b04      	cmp	r3, #4
 8004cb8:	d1c3      	bne.n	8004c42 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3710      	adds	r7, #16
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}

08004cc4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	60f8      	str	r0, [r7, #12]
 8004ccc:	60b9      	str	r1, [r7, #8]
 8004cce:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004cd0:	e049      	b.n	8004d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	f003 0310 	and.w	r3, r3, #16
 8004cdc:	2b10      	cmp	r3, #16
 8004cde:	d119      	bne.n	8004d14 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f06f 0210 	mvn.w	r2, #16
 8004ce8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2220      	movs	r2, #32
 8004cf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004d10:	2301      	movs	r3, #1
 8004d12:	e030      	b.n	8004d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d14:	f7fe fb86 	bl	8003424 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	68ba      	ldr	r2, [r7, #8]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d302      	bcc.n	8004d2a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d11d      	bne.n	8004d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d34:	2b40      	cmp	r3, #64	@ 0x40
 8004d36:	d016      	beq.n	8004d66 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2220      	movs	r2, #32
 8004d42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d52:	f043 0220 	orr.w	r2, r3, #32
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d62:	2301      	movs	r3, #1
 8004d64:	e007      	b.n	8004d76 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	695b      	ldr	r3, [r3, #20]
 8004d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d70:	2b40      	cmp	r3, #64	@ 0x40
 8004d72:	d1ae      	bne.n	8004cd2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d74:	2300      	movs	r3, #0
}
 8004d76:	4618      	mov	r0, r3
 8004d78:	3710      	adds	r7, #16
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	bd80      	pop	{r7, pc}

08004d7e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004d7e:	b480      	push	{r7}
 8004d80:	b083      	sub	sp, #12
 8004d82:	af00      	add	r7, sp, #0
 8004d84:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d94:	d11b      	bne.n	8004dce <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004d9e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2200      	movs	r2, #0
 8004da4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2220      	movs	r2, #32
 8004daa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dba:	f043 0204 	orr.w	r2, r3, #4
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e000      	b.n	8004dd0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004dce:	2300      	movs	r3, #0
}
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	370c      	adds	r7, #12
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dda:	4770      	bx	lr

08004ddc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b086      	sub	sp, #24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d101      	bne.n	8004dee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e267      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d075      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004dfa:	4b88      	ldr	r3, [pc, #544]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004dfc:	689b      	ldr	r3, [r3, #8]
 8004dfe:	f003 030c 	and.w	r3, r3, #12
 8004e02:	2b04      	cmp	r3, #4
 8004e04:	d00c      	beq.n	8004e20 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e06:	4b85      	ldr	r3, [pc, #532]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e08:	689b      	ldr	r3, [r3, #8]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d112      	bne.n	8004e38 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e12:	4b82      	ldr	r3, [pc, #520]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e1a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e1e:	d10b      	bne.n	8004e38 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e20:	4b7e      	ldr	r3, [pc, #504]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d05b      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x108>
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d157      	bne.n	8004ee4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e242      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e40:	d106      	bne.n	8004e50 <HAL_RCC_OscConfig+0x74>
 8004e42:	4b76      	ldr	r3, [pc, #472]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a75      	ldr	r2, [pc, #468]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	e01d      	b.n	8004e8c <HAL_RCC_OscConfig+0xb0>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004e58:	d10c      	bne.n	8004e74 <HAL_RCC_OscConfig+0x98>
 8004e5a:	4b70      	ldr	r3, [pc, #448]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a6f      	ldr	r2, [pc, #444]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e64:	6013      	str	r3, [r2, #0]
 8004e66:	4b6d      	ldr	r3, [pc, #436]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a6c      	ldr	r2, [pc, #432]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e70:	6013      	str	r3, [r2, #0]
 8004e72:	e00b      	b.n	8004e8c <HAL_RCC_OscConfig+0xb0>
 8004e74:	4b69      	ldr	r3, [pc, #420]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a68      	ldr	r2, [pc, #416]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e7e:	6013      	str	r3, [r2, #0]
 8004e80:	4b66      	ldr	r3, [pc, #408]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a65      	ldr	r2, [pc, #404]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004e86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d013      	beq.n	8004ebc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e94:	f7fe fac6 	bl	8003424 <HAL_GetTick>
 8004e98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e9a:	e008      	b.n	8004eae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e9c:	f7fe fac2 	bl	8003424 <HAL_GetTick>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	2b64      	cmp	r3, #100	@ 0x64
 8004ea8:	d901      	bls.n	8004eae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004eaa:	2303      	movs	r3, #3
 8004eac:	e207      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004eae:	4b5b      	ldr	r3, [pc, #364]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d0f0      	beq.n	8004e9c <HAL_RCC_OscConfig+0xc0>
 8004eba:	e014      	b.n	8004ee6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ebc:	f7fe fab2 	bl	8003424 <HAL_GetTick>
 8004ec0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ec2:	e008      	b.n	8004ed6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004ec4:	f7fe faae 	bl	8003424 <HAL_GetTick>
 8004ec8:	4602      	mov	r2, r0
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	2b64      	cmp	r3, #100	@ 0x64
 8004ed0:	d901      	bls.n	8004ed6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ed2:	2303      	movs	r3, #3
 8004ed4:	e1f3      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ed6:	4b51      	ldr	r3, [pc, #324]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1f0      	bne.n	8004ec4 <HAL_RCC_OscConfig+0xe8>
 8004ee2:	e000      	b.n	8004ee6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ee4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d063      	beq.n	8004fba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	f003 030c 	and.w	r3, r3, #12
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00b      	beq.n	8004f16 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004efe:	4b47      	ldr	r3, [pc, #284]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004f06:	2b08      	cmp	r3, #8
 8004f08:	d11c      	bne.n	8004f44 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f0a:	4b44      	ldr	r3, [pc, #272]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d116      	bne.n	8004f44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f16:	4b41      	ldr	r3, [pc, #260]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f003 0302 	and.w	r3, r3, #2
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d005      	beq.n	8004f2e <HAL_RCC_OscConfig+0x152>
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	68db      	ldr	r3, [r3, #12]
 8004f26:	2b01      	cmp	r3, #1
 8004f28:	d001      	beq.n	8004f2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e1c7      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f2e:	4b3b      	ldr	r3, [pc, #236]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	4937      	ldr	r1, [pc, #220]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f3e:	4313      	orrs	r3, r2
 8004f40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f42:	e03a      	b.n	8004fba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d020      	beq.n	8004f8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f4c:	4b34      	ldr	r3, [pc, #208]	@ (8005020 <HAL_RCC_OscConfig+0x244>)
 8004f4e:	2201      	movs	r2, #1
 8004f50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f52:	f7fe fa67 	bl	8003424 <HAL_GetTick>
 8004f56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f58:	e008      	b.n	8004f6c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f5a:	f7fe fa63 	bl	8003424 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	693b      	ldr	r3, [r7, #16]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d901      	bls.n	8004f6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e1a8      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f6c:	4b2b      	ldr	r3, [pc, #172]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0f0      	beq.n	8004f5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f78:	4b28      	ldr	r3, [pc, #160]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	691b      	ldr	r3, [r3, #16]
 8004f84:	00db      	lsls	r3, r3, #3
 8004f86:	4925      	ldr	r1, [pc, #148]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	600b      	str	r3, [r1, #0]
 8004f8c:	e015      	b.n	8004fba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004f8e:	4b24      	ldr	r3, [pc, #144]	@ (8005020 <HAL_RCC_OscConfig+0x244>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f94:	f7fe fa46 	bl	8003424 <HAL_GetTick>
 8004f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004f9a:	e008      	b.n	8004fae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f9c:	f7fe fa42 	bl	8003424 <HAL_GetTick>
 8004fa0:	4602      	mov	r2, r0
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	1ad3      	subs	r3, r2, r3
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d901      	bls.n	8004fae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004faa:	2303      	movs	r3, #3
 8004fac:	e187      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fae:	4b1b      	ldr	r3, [pc, #108]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f003 0302 	and.w	r3, r3, #2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d1f0      	bne.n	8004f9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f003 0308 	and.w	r3, r3, #8
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d036      	beq.n	8005034 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	695b      	ldr	r3, [r3, #20]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d016      	beq.n	8004ffc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004fce:	4b15      	ldr	r3, [pc, #84]	@ (8005024 <HAL_RCC_OscConfig+0x248>)
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fd4:	f7fe fa26 	bl	8003424 <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fda:	e008      	b.n	8004fee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004fdc:	f7fe fa22 	bl	8003424 <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	2b02      	cmp	r3, #2
 8004fe8:	d901      	bls.n	8004fee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004fea:	2303      	movs	r3, #3
 8004fec:	e167      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004fee:	4b0b      	ldr	r3, [pc, #44]	@ (800501c <HAL_RCC_OscConfig+0x240>)
 8004ff0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ff2:	f003 0302 	and.w	r3, r3, #2
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d0f0      	beq.n	8004fdc <HAL_RCC_OscConfig+0x200>
 8004ffa:	e01b      	b.n	8005034 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004ffc:	4b09      	ldr	r3, [pc, #36]	@ (8005024 <HAL_RCC_OscConfig+0x248>)
 8004ffe:	2200      	movs	r2, #0
 8005000:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005002:	f7fe fa0f 	bl	8003424 <HAL_GetTick>
 8005006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005008:	e00e      	b.n	8005028 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800500a:	f7fe fa0b 	bl	8003424 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	2b02      	cmp	r3, #2
 8005016:	d907      	bls.n	8005028 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e150      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
 800501c:	40023800 	.word	0x40023800
 8005020:	42470000 	.word	0x42470000
 8005024:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005028:	4b88      	ldr	r3, [pc, #544]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 800502a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800502c:	f003 0302 	and.w	r3, r3, #2
 8005030:	2b00      	cmp	r3, #0
 8005032:	d1ea      	bne.n	800500a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 0304 	and.w	r3, r3, #4
 800503c:	2b00      	cmp	r3, #0
 800503e:	f000 8097 	beq.w	8005170 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005042:	2300      	movs	r3, #0
 8005044:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005046:	4b81      	ldr	r3, [pc, #516]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800504a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800504e:	2b00      	cmp	r3, #0
 8005050:	d10f      	bne.n	8005072 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005052:	2300      	movs	r3, #0
 8005054:	60bb      	str	r3, [r7, #8]
 8005056:	4b7d      	ldr	r3, [pc, #500]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005058:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505a:	4a7c      	ldr	r2, [pc, #496]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 800505c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005060:	6413      	str	r3, [r2, #64]	@ 0x40
 8005062:	4b7a      	ldr	r3, [pc, #488]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005064:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005066:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800506a:	60bb      	str	r3, [r7, #8]
 800506c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800506e:	2301      	movs	r3, #1
 8005070:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005072:	4b77      	ldr	r3, [pc, #476]	@ (8005250 <HAL_RCC_OscConfig+0x474>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800507a:	2b00      	cmp	r3, #0
 800507c:	d118      	bne.n	80050b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800507e:	4b74      	ldr	r3, [pc, #464]	@ (8005250 <HAL_RCC_OscConfig+0x474>)
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a73      	ldr	r2, [pc, #460]	@ (8005250 <HAL_RCC_OscConfig+0x474>)
 8005084:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005088:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800508a:	f7fe f9cb 	bl	8003424 <HAL_GetTick>
 800508e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005090:	e008      	b.n	80050a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005092:	f7fe f9c7 	bl	8003424 <HAL_GetTick>
 8005096:	4602      	mov	r2, r0
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	1ad3      	subs	r3, r2, r3
 800509c:	2b02      	cmp	r3, #2
 800509e:	d901      	bls.n	80050a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e10c      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050a4:	4b6a      	ldr	r3, [pc, #424]	@ (8005250 <HAL_RCC_OscConfig+0x474>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d0f0      	beq.n	8005092 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	2b01      	cmp	r3, #1
 80050b6:	d106      	bne.n	80050c6 <HAL_RCC_OscConfig+0x2ea>
 80050b8:	4b64      	ldr	r3, [pc, #400]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050bc:	4a63      	ldr	r2, [pc, #396]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050be:	f043 0301 	orr.w	r3, r3, #1
 80050c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050c4:	e01c      	b.n	8005100 <HAL_RCC_OscConfig+0x324>
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	2b05      	cmp	r3, #5
 80050cc:	d10c      	bne.n	80050e8 <HAL_RCC_OscConfig+0x30c>
 80050ce:	4b5f      	ldr	r3, [pc, #380]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050d2:	4a5e      	ldr	r2, [pc, #376]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050d4:	f043 0304 	orr.w	r3, r3, #4
 80050d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80050da:	4b5c      	ldr	r3, [pc, #368]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050de:	4a5b      	ldr	r2, [pc, #364]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050e0:	f043 0301 	orr.w	r3, r3, #1
 80050e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80050e6:	e00b      	b.n	8005100 <HAL_RCC_OscConfig+0x324>
 80050e8:	4b58      	ldr	r3, [pc, #352]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050ec:	4a57      	ldr	r2, [pc, #348]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050ee:	f023 0301 	bic.w	r3, r3, #1
 80050f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80050f4:	4b55      	ldr	r3, [pc, #340]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80050f8:	4a54      	ldr	r2, [pc, #336]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80050fa:	f023 0304 	bic.w	r3, r3, #4
 80050fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d015      	beq.n	8005134 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005108:	f7fe f98c 	bl	8003424 <HAL_GetTick>
 800510c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800510e:	e00a      	b.n	8005126 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005110:	f7fe f988 	bl	8003424 <HAL_GetTick>
 8005114:	4602      	mov	r2, r0
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	1ad3      	subs	r3, r2, r3
 800511a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800511e:	4293      	cmp	r3, r2
 8005120:	d901      	bls.n	8005126 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e0cb      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005126:	4b49      	ldr	r3, [pc, #292]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005128:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800512a:	f003 0302 	and.w	r3, r3, #2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d0ee      	beq.n	8005110 <HAL_RCC_OscConfig+0x334>
 8005132:	e014      	b.n	800515e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005134:	f7fe f976 	bl	8003424 <HAL_GetTick>
 8005138:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800513a:	e00a      	b.n	8005152 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800513c:	f7fe f972 	bl	8003424 <HAL_GetTick>
 8005140:	4602      	mov	r2, r0
 8005142:	693b      	ldr	r3, [r7, #16]
 8005144:	1ad3      	subs	r3, r2, r3
 8005146:	f241 3288 	movw	r2, #5000	@ 0x1388
 800514a:	4293      	cmp	r3, r2
 800514c:	d901      	bls.n	8005152 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e0b5      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005152:	4b3e      	ldr	r3, [pc, #248]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005156:	f003 0302 	and.w	r3, r3, #2
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1ee      	bne.n	800513c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800515e:	7dfb      	ldrb	r3, [r7, #23]
 8005160:	2b01      	cmp	r3, #1
 8005162:	d105      	bne.n	8005170 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005164:	4b39      	ldr	r3, [pc, #228]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005168:	4a38      	ldr	r2, [pc, #224]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 800516a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800516e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	2b00      	cmp	r3, #0
 8005176:	f000 80a1 	beq.w	80052bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800517a:	4b34      	ldr	r3, [pc, #208]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f003 030c 	and.w	r3, r3, #12
 8005182:	2b08      	cmp	r3, #8
 8005184:	d05c      	beq.n	8005240 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	699b      	ldr	r3, [r3, #24]
 800518a:	2b02      	cmp	r3, #2
 800518c:	d141      	bne.n	8005212 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800518e:	4b31      	ldr	r3, [pc, #196]	@ (8005254 <HAL_RCC_OscConfig+0x478>)
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005194:	f7fe f946 	bl	8003424 <HAL_GetTick>
 8005198:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800519a:	e008      	b.n	80051ae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800519c:	f7fe f942 	bl	8003424 <HAL_GetTick>
 80051a0:	4602      	mov	r2, r0
 80051a2:	693b      	ldr	r3, [r7, #16]
 80051a4:	1ad3      	subs	r3, r2, r3
 80051a6:	2b02      	cmp	r3, #2
 80051a8:	d901      	bls.n	80051ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051aa:	2303      	movs	r3, #3
 80051ac:	e087      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051ae:	4b27      	ldr	r3, [pc, #156]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d1f0      	bne.n	800519c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	69da      	ldr	r2, [r3, #28]
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6a1b      	ldr	r3, [r3, #32]
 80051c2:	431a      	orrs	r2, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051c8:	019b      	lsls	r3, r3, #6
 80051ca:	431a      	orrs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d0:	085b      	lsrs	r3, r3, #1
 80051d2:	3b01      	subs	r3, #1
 80051d4:	041b      	lsls	r3, r3, #16
 80051d6:	431a      	orrs	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051dc:	061b      	lsls	r3, r3, #24
 80051de:	491b      	ldr	r1, [pc, #108]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80051e4:	4b1b      	ldr	r3, [pc, #108]	@ (8005254 <HAL_RCC_OscConfig+0x478>)
 80051e6:	2201      	movs	r2, #1
 80051e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051ea:	f7fe f91b 	bl	8003424 <HAL_GetTick>
 80051ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051f0:	e008      	b.n	8005204 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051f2:	f7fe f917 	bl	8003424 <HAL_GetTick>
 80051f6:	4602      	mov	r2, r0
 80051f8:	693b      	ldr	r3, [r7, #16]
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	2b02      	cmp	r3, #2
 80051fe:	d901      	bls.n	8005204 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005200:	2303      	movs	r3, #3
 8005202:	e05c      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005204:	4b11      	ldr	r3, [pc, #68]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d0f0      	beq.n	80051f2 <HAL_RCC_OscConfig+0x416>
 8005210:	e054      	b.n	80052bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005212:	4b10      	ldr	r3, [pc, #64]	@ (8005254 <HAL_RCC_OscConfig+0x478>)
 8005214:	2200      	movs	r2, #0
 8005216:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005218:	f7fe f904 	bl	8003424 <HAL_GetTick>
 800521c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005220:	f7fe f900 	bl	8003424 <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e045      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005232:	4b06      	ldr	r3, [pc, #24]	@ (800524c <HAL_RCC_OscConfig+0x470>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f0      	bne.n	8005220 <HAL_RCC_OscConfig+0x444>
 800523e:	e03d      	b.n	80052bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d107      	bne.n	8005258 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e038      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
 800524c:	40023800 	.word	0x40023800
 8005250:	40007000 	.word	0x40007000
 8005254:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005258:	4b1b      	ldr	r3, [pc, #108]	@ (80052c8 <HAL_RCC_OscConfig+0x4ec>)
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	2b01      	cmp	r3, #1
 8005264:	d028      	beq.n	80052b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005270:	429a      	cmp	r2, r3
 8005272:	d121      	bne.n	80052b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800527e:	429a      	cmp	r2, r3
 8005280:	d11a      	bne.n	80052b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005282:	68fa      	ldr	r2, [r7, #12]
 8005284:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005288:	4013      	ands	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800528e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005290:	4293      	cmp	r3, r2
 8005292:	d111      	bne.n	80052b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800529e:	085b      	lsrs	r3, r3, #1
 80052a0:	3b01      	subs	r3, #1
 80052a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d107      	bne.n	80052b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d001      	beq.n	80052bc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80052b8:	2301      	movs	r3, #1
 80052ba:	e000      	b.n	80052be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80052bc:	2300      	movs	r3, #0
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3718      	adds	r7, #24
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	40023800 	.word	0x40023800

080052cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b084      	sub	sp, #16
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d101      	bne.n	80052e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	e0cc      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80052e0:	4b68      	ldr	r3, [pc, #416]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0307 	and.w	r3, r3, #7
 80052e8:	683a      	ldr	r2, [r7, #0]
 80052ea:	429a      	cmp	r2, r3
 80052ec:	d90c      	bls.n	8005308 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ee:	4b65      	ldr	r3, [pc, #404]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	b2d2      	uxtb	r2, r2
 80052f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80052f6:	4b63      	ldr	r3, [pc, #396]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f003 0307 	and.w	r3, r3, #7
 80052fe:	683a      	ldr	r2, [r7, #0]
 8005300:	429a      	cmp	r2, r3
 8005302:	d001      	beq.n	8005308 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e0b8      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d020      	beq.n	8005356 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	2b00      	cmp	r3, #0
 800531e:	d005      	beq.n	800532c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005320:	4b59      	ldr	r3, [pc, #356]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005322:	689b      	ldr	r3, [r3, #8]
 8005324:	4a58      	ldr	r2, [pc, #352]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005326:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800532a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005338:	4b53      	ldr	r3, [pc, #332]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	4a52      	ldr	r2, [pc, #328]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800533e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005342:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005344:	4b50      	ldr	r3, [pc, #320]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	494d      	ldr	r1, [pc, #308]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005352:	4313      	orrs	r3, r2
 8005354:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0301 	and.w	r3, r3, #1
 800535e:	2b00      	cmp	r3, #0
 8005360:	d044      	beq.n	80053ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	2b01      	cmp	r3, #1
 8005368:	d107      	bne.n	800537a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800536a:	4b47      	ldr	r3, [pc, #284]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005372:	2b00      	cmp	r3, #0
 8005374:	d119      	bne.n	80053aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e07f      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	2b02      	cmp	r3, #2
 8005380:	d003      	beq.n	800538a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005386:	2b03      	cmp	r3, #3
 8005388:	d107      	bne.n	800539a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800538a:	4b3f      	ldr	r3, [pc, #252]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d109      	bne.n	80053aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005396:	2301      	movs	r3, #1
 8005398:	e06f      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800539a:	4b3b      	ldr	r3, [pc, #236]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f003 0302 	and.w	r3, r3, #2
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e067      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053aa:	4b37      	ldr	r3, [pc, #220]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 80053ac:	689b      	ldr	r3, [r3, #8]
 80053ae:	f023 0203 	bic.w	r2, r3, #3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	4934      	ldr	r1, [pc, #208]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 80053b8:	4313      	orrs	r3, r2
 80053ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80053bc:	f7fe f832 	bl	8003424 <HAL_GetTick>
 80053c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053c2:	e00a      	b.n	80053da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80053c4:	f7fe f82e 	bl	8003424 <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d901      	bls.n	80053da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80053d6:	2303      	movs	r3, #3
 80053d8:	e04f      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80053da:	4b2b      	ldr	r3, [pc, #172]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 020c 	and.w	r2, r3, #12
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d1eb      	bne.n	80053c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80053ec:	4b25      	ldr	r3, [pc, #148]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f003 0307 	and.w	r3, r3, #7
 80053f4:	683a      	ldr	r2, [r7, #0]
 80053f6:	429a      	cmp	r2, r3
 80053f8:	d20c      	bcs.n	8005414 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80053fa:	4b22      	ldr	r3, [pc, #136]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 80053fc:	683a      	ldr	r2, [r7, #0]
 80053fe:	b2d2      	uxtb	r2, r2
 8005400:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005402:	4b20      	ldr	r3, [pc, #128]	@ (8005484 <HAL_RCC_ClockConfig+0x1b8>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f003 0307 	and.w	r3, r3, #7
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d001      	beq.n	8005414 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005410:	2301      	movs	r3, #1
 8005412:	e032      	b.n	800547a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f003 0304 	and.w	r3, r3, #4
 800541c:	2b00      	cmp	r3, #0
 800541e:	d008      	beq.n	8005432 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005420:	4b19      	ldr	r3, [pc, #100]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	4916      	ldr	r1, [pc, #88]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800542e:	4313      	orrs	r3, r2
 8005430:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0308 	and.w	r3, r3, #8
 800543a:	2b00      	cmp	r3, #0
 800543c:	d009      	beq.n	8005452 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800543e:	4b12      	ldr	r3, [pc, #72]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	691b      	ldr	r3, [r3, #16]
 800544a:	00db      	lsls	r3, r3, #3
 800544c:	490e      	ldr	r1, [pc, #56]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800544e:	4313      	orrs	r3, r2
 8005450:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005452:	f000 f821 	bl	8005498 <HAL_RCC_GetSysClockFreq>
 8005456:	4602      	mov	r2, r0
 8005458:	4b0b      	ldr	r3, [pc, #44]	@ (8005488 <HAL_RCC_ClockConfig+0x1bc>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	091b      	lsrs	r3, r3, #4
 800545e:	f003 030f 	and.w	r3, r3, #15
 8005462:	490a      	ldr	r1, [pc, #40]	@ (800548c <HAL_RCC_ClockConfig+0x1c0>)
 8005464:	5ccb      	ldrb	r3, [r1, r3]
 8005466:	fa22 f303 	lsr.w	r3, r2, r3
 800546a:	4a09      	ldr	r2, [pc, #36]	@ (8005490 <HAL_RCC_ClockConfig+0x1c4>)
 800546c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800546e:	4b09      	ldr	r3, [pc, #36]	@ (8005494 <HAL_RCC_ClockConfig+0x1c8>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f7fd ff92 	bl	800339c <HAL_InitTick>

  return HAL_OK;
 8005478:	2300      	movs	r3, #0
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	40023c00 	.word	0x40023c00
 8005488:	40023800 	.word	0x40023800
 800548c:	0800acec 	.word	0x0800acec
 8005490:	20000044 	.word	0x20000044
 8005494:	20000048 	.word	0x20000048

08005498 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800549c:	b094      	sub	sp, #80	@ 0x50
 800549e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80054a0:	2300      	movs	r3, #0
 80054a2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80054a4:	2300      	movs	r3, #0
 80054a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054b0:	4b79      	ldr	r3, [pc, #484]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 030c 	and.w	r3, r3, #12
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d00d      	beq.n	80054d8 <HAL_RCC_GetSysClockFreq+0x40>
 80054bc:	2b08      	cmp	r3, #8
 80054be:	f200 80e1 	bhi.w	8005684 <HAL_RCC_GetSysClockFreq+0x1ec>
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d002      	beq.n	80054cc <HAL_RCC_GetSysClockFreq+0x34>
 80054c6:	2b04      	cmp	r3, #4
 80054c8:	d003      	beq.n	80054d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80054ca:	e0db      	b.n	8005684 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80054cc:	4b73      	ldr	r3, [pc, #460]	@ (800569c <HAL_RCC_GetSysClockFreq+0x204>)
 80054ce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054d0:	e0db      	b.n	800568a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80054d2:	4b73      	ldr	r3, [pc, #460]	@ (80056a0 <HAL_RCC_GetSysClockFreq+0x208>)
 80054d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054d6:	e0d8      	b.n	800568a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80054d8:	4b6f      	ldr	r3, [pc, #444]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 80054da:	685b      	ldr	r3, [r3, #4]
 80054dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80054e0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80054e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 80054e4:	685b      	ldr	r3, [r3, #4]
 80054e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d063      	beq.n	80055b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80054ee:	4b6a      	ldr	r3, [pc, #424]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	099b      	lsrs	r3, r3, #6
 80054f4:	2200      	movs	r2, #0
 80054f6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80054f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80054fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005500:	633b      	str	r3, [r7, #48]	@ 0x30
 8005502:	2300      	movs	r3, #0
 8005504:	637b      	str	r3, [r7, #52]	@ 0x34
 8005506:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800550a:	4622      	mov	r2, r4
 800550c:	462b      	mov	r3, r5
 800550e:	f04f 0000 	mov.w	r0, #0
 8005512:	f04f 0100 	mov.w	r1, #0
 8005516:	0159      	lsls	r1, r3, #5
 8005518:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800551c:	0150      	lsls	r0, r2, #5
 800551e:	4602      	mov	r2, r0
 8005520:	460b      	mov	r3, r1
 8005522:	4621      	mov	r1, r4
 8005524:	1a51      	subs	r1, r2, r1
 8005526:	6139      	str	r1, [r7, #16]
 8005528:	4629      	mov	r1, r5
 800552a:	eb63 0301 	sbc.w	r3, r3, r1
 800552e:	617b      	str	r3, [r7, #20]
 8005530:	f04f 0200 	mov.w	r2, #0
 8005534:	f04f 0300 	mov.w	r3, #0
 8005538:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800553c:	4659      	mov	r1, fp
 800553e:	018b      	lsls	r3, r1, #6
 8005540:	4651      	mov	r1, sl
 8005542:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005546:	4651      	mov	r1, sl
 8005548:	018a      	lsls	r2, r1, #6
 800554a:	4651      	mov	r1, sl
 800554c:	ebb2 0801 	subs.w	r8, r2, r1
 8005550:	4659      	mov	r1, fp
 8005552:	eb63 0901 	sbc.w	r9, r3, r1
 8005556:	f04f 0200 	mov.w	r2, #0
 800555a:	f04f 0300 	mov.w	r3, #0
 800555e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005562:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005566:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800556a:	4690      	mov	r8, r2
 800556c:	4699      	mov	r9, r3
 800556e:	4623      	mov	r3, r4
 8005570:	eb18 0303 	adds.w	r3, r8, r3
 8005574:	60bb      	str	r3, [r7, #8]
 8005576:	462b      	mov	r3, r5
 8005578:	eb49 0303 	adc.w	r3, r9, r3
 800557c:	60fb      	str	r3, [r7, #12]
 800557e:	f04f 0200 	mov.w	r2, #0
 8005582:	f04f 0300 	mov.w	r3, #0
 8005586:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800558a:	4629      	mov	r1, r5
 800558c:	024b      	lsls	r3, r1, #9
 800558e:	4621      	mov	r1, r4
 8005590:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005594:	4621      	mov	r1, r4
 8005596:	024a      	lsls	r2, r1, #9
 8005598:	4610      	mov	r0, r2
 800559a:	4619      	mov	r1, r3
 800559c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800559e:	2200      	movs	r2, #0
 80055a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80055a8:	f7fa fe16 	bl	80001d8 <__aeabi_uldivmod>
 80055ac:	4602      	mov	r2, r0
 80055ae:	460b      	mov	r3, r1
 80055b0:	4613      	mov	r3, r2
 80055b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055b4:	e058      	b.n	8005668 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80055b6:	4b38      	ldr	r3, [pc, #224]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	099b      	lsrs	r3, r3, #6
 80055bc:	2200      	movs	r2, #0
 80055be:	4618      	mov	r0, r3
 80055c0:	4611      	mov	r1, r2
 80055c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80055c6:	623b      	str	r3, [r7, #32]
 80055c8:	2300      	movs	r3, #0
 80055ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80055cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80055d0:	4642      	mov	r2, r8
 80055d2:	464b      	mov	r3, r9
 80055d4:	f04f 0000 	mov.w	r0, #0
 80055d8:	f04f 0100 	mov.w	r1, #0
 80055dc:	0159      	lsls	r1, r3, #5
 80055de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055e2:	0150      	lsls	r0, r2, #5
 80055e4:	4602      	mov	r2, r0
 80055e6:	460b      	mov	r3, r1
 80055e8:	4641      	mov	r1, r8
 80055ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80055ee:	4649      	mov	r1, r9
 80055f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80055f4:	f04f 0200 	mov.w	r2, #0
 80055f8:	f04f 0300 	mov.w	r3, #0
 80055fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005600:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005604:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005608:	ebb2 040a 	subs.w	r4, r2, sl
 800560c:	eb63 050b 	sbc.w	r5, r3, fp
 8005610:	f04f 0200 	mov.w	r2, #0
 8005614:	f04f 0300 	mov.w	r3, #0
 8005618:	00eb      	lsls	r3, r5, #3
 800561a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800561e:	00e2      	lsls	r2, r4, #3
 8005620:	4614      	mov	r4, r2
 8005622:	461d      	mov	r5, r3
 8005624:	4643      	mov	r3, r8
 8005626:	18e3      	adds	r3, r4, r3
 8005628:	603b      	str	r3, [r7, #0]
 800562a:	464b      	mov	r3, r9
 800562c:	eb45 0303 	adc.w	r3, r5, r3
 8005630:	607b      	str	r3, [r7, #4]
 8005632:	f04f 0200 	mov.w	r2, #0
 8005636:	f04f 0300 	mov.w	r3, #0
 800563a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800563e:	4629      	mov	r1, r5
 8005640:	028b      	lsls	r3, r1, #10
 8005642:	4621      	mov	r1, r4
 8005644:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005648:	4621      	mov	r1, r4
 800564a:	028a      	lsls	r2, r1, #10
 800564c:	4610      	mov	r0, r2
 800564e:	4619      	mov	r1, r3
 8005650:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005652:	2200      	movs	r2, #0
 8005654:	61bb      	str	r3, [r7, #24]
 8005656:	61fa      	str	r2, [r7, #28]
 8005658:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800565c:	f7fa fdbc 	bl	80001d8 <__aeabi_uldivmod>
 8005660:	4602      	mov	r2, r0
 8005662:	460b      	mov	r3, r1
 8005664:	4613      	mov	r3, r2
 8005666:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005668:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <HAL_RCC_GetSysClockFreq+0x200>)
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	0c1b      	lsrs	r3, r3, #16
 800566e:	f003 0303 	and.w	r3, r3, #3
 8005672:	3301      	adds	r3, #1
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005678:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800567a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800567c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005680:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005682:	e002      	b.n	800568a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005684:	4b05      	ldr	r3, [pc, #20]	@ (800569c <HAL_RCC_GetSysClockFreq+0x204>)
 8005686:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005688:	bf00      	nop
    }
  }
  return sysclockfreq;
 800568a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800568c:	4618      	mov	r0, r3
 800568e:	3750      	adds	r7, #80	@ 0x50
 8005690:	46bd      	mov	sp, r7
 8005692:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005696:	bf00      	nop
 8005698:	40023800 	.word	0x40023800
 800569c:	00f42400 	.word	0x00f42400
 80056a0:	007a1200 	.word	0x007a1200

080056a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056a4:	b480      	push	{r7}
 80056a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056a8:	4b03      	ldr	r3, [pc, #12]	@ (80056b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056aa:	681b      	ldr	r3, [r3, #0]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr
 80056b6:	bf00      	nop
 80056b8:	20000044 	.word	0x20000044

080056bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80056c0:	f7ff fff0 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 80056c4:	4602      	mov	r2, r0
 80056c6:	4b05      	ldr	r3, [pc, #20]	@ (80056dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	0a9b      	lsrs	r3, r3, #10
 80056cc:	f003 0307 	and.w	r3, r3, #7
 80056d0:	4903      	ldr	r1, [pc, #12]	@ (80056e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80056d2:	5ccb      	ldrb	r3, [r1, r3]
 80056d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056d8:	4618      	mov	r0, r3
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	40023800 	.word	0x40023800
 80056e0:	0800acfc 	.word	0x0800acfc

080056e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80056e8:	f7ff ffdc 	bl	80056a4 <HAL_RCC_GetHCLKFreq>
 80056ec:	4602      	mov	r2, r0
 80056ee:	4b05      	ldr	r3, [pc, #20]	@ (8005704 <HAL_RCC_GetPCLK2Freq+0x20>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	0b5b      	lsrs	r3, r3, #13
 80056f4:	f003 0307 	and.w	r3, r3, #7
 80056f8:	4903      	ldr	r1, [pc, #12]	@ (8005708 <HAL_RCC_GetPCLK2Freq+0x24>)
 80056fa:	5ccb      	ldrb	r3, [r1, r3]
 80056fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005700:	4618      	mov	r0, r3
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40023800 	.word	0x40023800
 8005708:	0800acfc 	.word	0x0800acfc

0800570c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b082      	sub	sp, #8
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d101      	bne.n	800571e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e07b      	b.n	8005816 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005722:	2b00      	cmp	r3, #0
 8005724:	d108      	bne.n	8005738 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800572e:	d009      	beq.n	8005744 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	61da      	str	r2, [r3, #28]
 8005736:	e005      	b.n	8005744 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2200      	movs	r2, #0
 8005748:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005750:	b2db      	uxtb	r3, r3
 8005752:	2b00      	cmp	r3, #0
 8005754:	d106      	bne.n	8005764 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2200      	movs	r2, #0
 800575a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f7fd fb5a 	bl	8002e18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	681a      	ldr	r2, [r3, #0]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800577a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800578c:	431a      	orrs	r2, r3
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	431a      	orrs	r2, r3
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	431a      	orrs	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	699b      	ldr	r3, [r3, #24]
 80057b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057b4:	431a      	orrs	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	69db      	ldr	r3, [r3, #28]
 80057ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80057be:	431a      	orrs	r2, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a1b      	ldr	r3, [r3, #32]
 80057c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057c8:	ea42 0103 	orr.w	r1, r2, r3
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	430a      	orrs	r2, r1
 80057da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	699b      	ldr	r3, [r3, #24]
 80057e0:	0c1b      	lsrs	r3, r3, #16
 80057e2:	f003 0104 	and.w	r1, r3, #4
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057ea:	f003 0210 	and.w	r2, r3, #16
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	430a      	orrs	r2, r1
 80057f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	69da      	ldr	r2, [r3, #28]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005804:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2200      	movs	r2, #0
 800580a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2201      	movs	r2, #1
 8005810:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005814:	2300      	movs	r3, #0
}
 8005816:	4618      	mov	r0, r3
 8005818:	3708      	adds	r7, #8
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b088      	sub	sp, #32
 8005822:	af02      	add	r7, sp, #8
 8005824:	60f8      	str	r0, [r7, #12]
 8005826:	60b9      	str	r1, [r7, #8]
 8005828:	603b      	str	r3, [r7, #0]
 800582a:	4613      	mov	r3, r2
 800582c:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005834:	b2db      	uxtb	r3, r3
 8005836:	2b01      	cmp	r3, #1
 8005838:	d001      	beq.n	800583e <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800583a:	2302      	movs	r3, #2
 800583c:	e104      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d002      	beq.n	800584a <HAL_SPI_Receive+0x2c>
 8005844:	88fb      	ldrh	r3, [r7, #6]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800584a:	2301      	movs	r3, #1
 800584c:	e0fc      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	685b      	ldr	r3, [r3, #4]
 8005852:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005856:	d112      	bne.n	800587e <HAL_SPI_Receive+0x60>
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	2b00      	cmp	r3, #0
 800585e:	d10e      	bne.n	800587e <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	2204      	movs	r2, #4
 8005864:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005868:	88fa      	ldrh	r2, [r7, #6]
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	9300      	str	r3, [sp, #0]
 800586e:	4613      	mov	r3, r2
 8005870:	68ba      	ldr	r2, [r7, #8]
 8005872:	68b9      	ldr	r1, [r7, #8]
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f8eb 	bl	8005a50 <HAL_SPI_TransmitReceive>
 800587a:	4603      	mov	r3, r0
 800587c:	e0e4      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800587e:	f7fd fdd1 	bl	8003424 <HAL_GetTick>
 8005882:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800588a:	2b01      	cmp	r3, #1
 800588c:	d101      	bne.n	8005892 <HAL_SPI_Receive+0x74>
 800588e:	2302      	movs	r3, #2
 8005890:	e0da      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	2201      	movs	r2, #1
 8005896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2204      	movs	r2, #4
 800589e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2200      	movs	r2, #0
 80058a6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	68ba      	ldr	r2, [r7, #8]
 80058ac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	88fa      	ldrh	r2, [r7, #6]
 80058b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	88fa      	ldrh	r2, [r7, #6]
 80058b8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	2200      	movs	r2, #0
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	2200      	movs	r2, #0
 80058c4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	2200      	movs	r2, #0
 80058d6:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	689b      	ldr	r3, [r3, #8]
 80058dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80058e0:	d10f      	bne.n	8005902 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80058f0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681a      	ldr	r2, [r3, #0]
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005900:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	d007      	beq.n	8005920 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800591e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d170      	bne.n	8005a0a <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005928:	e035      	b.n	8005996 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f003 0301 	and.w	r3, r3, #1
 8005934:	2b01      	cmp	r3, #1
 8005936:	d115      	bne.n	8005964 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f103 020c 	add.w	r2, r3, #12
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005944:	7812      	ldrb	r2, [r2, #0]
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594e:	1c5a      	adds	r2, r3, #1
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005958:	b29b      	uxth	r3, r3
 800595a:	3b01      	subs	r3, #1
 800595c:	b29a      	uxth	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005962:	e018      	b.n	8005996 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005964:	f7fd fd5e 	bl	8003424 <HAL_GetTick>
 8005968:	4602      	mov	r2, r0
 800596a:	697b      	ldr	r3, [r7, #20]
 800596c:	1ad3      	subs	r3, r2, r3
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	429a      	cmp	r2, r3
 8005972:	d803      	bhi.n	800597c <HAL_SPI_Receive+0x15e>
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800597a:	d102      	bne.n	8005982 <HAL_SPI_Receive+0x164>
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d109      	bne.n	8005996 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	2201      	movs	r2, #1
 8005986:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005992:	2303      	movs	r3, #3
 8005994:	e058      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800599a:	b29b      	uxth	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1c4      	bne.n	800592a <HAL_SPI_Receive+0x10c>
 80059a0:	e038      	b.n	8005a14 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 0301 	and.w	r3, r3, #1
 80059ac:	2b01      	cmp	r3, #1
 80059ae:	d113      	bne.n	80059d8 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ba:	b292      	uxth	r2, r2
 80059bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059c2:	1c9a      	adds	r2, r3, #2
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	3b01      	subs	r3, #1
 80059d0:	b29a      	uxth	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80059d6:	e018      	b.n	8005a0a <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d8:	f7fd fd24 	bl	8003424 <HAL_GetTick>
 80059dc:	4602      	mov	r2, r0
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d803      	bhi.n	80059f0 <HAL_SPI_Receive+0x1d2>
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ee:	d102      	bne.n	80059f6 <HAL_SPI_Receive+0x1d8>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d109      	bne.n	8005a0a <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2201      	movs	r2, #1
 80059fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005a06:	2303      	movs	r3, #3
 8005a08:	e01e      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d1c6      	bne.n	80059a2 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a14:	697a      	ldr	r2, [r7, #20]
 8005a16:	6839      	ldr	r1, [r7, #0]
 8005a18:	68f8      	ldr	r0, [r7, #12]
 8005a1a:	f000 fa4b 	bl	8005eb4 <SPI_EndRxTransaction>
 8005a1e:	4603      	mov	r3, r0
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d002      	beq.n	8005a2a <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	2220      	movs	r2, #32
 8005a28:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d001      	beq.n	8005a46 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e000      	b.n	8005a48 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005a46:	2300      	movs	r3, #0
  }
}
 8005a48:	4618      	mov	r0, r3
 8005a4a:	3718      	adds	r7, #24
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	bd80      	pop	{r7, pc}

08005a50 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b08a      	sub	sp, #40	@ 0x28
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	60f8      	str	r0, [r7, #12]
 8005a58:	60b9      	str	r1, [r7, #8]
 8005a5a:	607a      	str	r2, [r7, #4]
 8005a5c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005a62:	f7fd fcdf 	bl	8003424 <HAL_GetTick>
 8005a66:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a6e:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8005a76:	887b      	ldrh	r3, [r7, #2]
 8005a78:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005a7a:	7ffb      	ldrb	r3, [r7, #31]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d00c      	beq.n	8005a9a <HAL_SPI_TransmitReceive+0x4a>
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005a86:	d106      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	689b      	ldr	r3, [r3, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d102      	bne.n	8005a96 <HAL_SPI_TransmitReceive+0x46>
 8005a90:	7ffb      	ldrb	r3, [r7, #31]
 8005a92:	2b04      	cmp	r3, #4
 8005a94:	d001      	beq.n	8005a9a <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8005a96:	2302      	movs	r3, #2
 8005a98:	e17f      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <HAL_SPI_TransmitReceive+0x5c>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <HAL_SPI_TransmitReceive+0x5c>
 8005aa6:	887b      	ldrh	r3, [r7, #2]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d101      	bne.n	8005ab0 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	e174      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d101      	bne.n	8005abe <HAL_SPI_TransmitReceive+0x6e>
 8005aba:	2302      	movs	r3, #2
 8005abc:	e16d      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2201      	movs	r2, #1
 8005ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005acc:	b2db      	uxtb	r3, r3
 8005ace:	2b04      	cmp	r3, #4
 8005ad0:	d003      	beq.n	8005ada <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2205      	movs	r2, #5
 8005ad6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	2200      	movs	r2, #0
 8005ade:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	887a      	ldrh	r2, [r7, #2]
 8005aea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	887a      	ldrh	r2, [r7, #2]
 8005af0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	68ba      	ldr	r2, [r7, #8]
 8005af6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	887a      	ldrh	r2, [r7, #2]
 8005afc:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	887a      	ldrh	r2, [r7, #2]
 8005b02:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2200      	movs	r2, #0
 8005b08:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b1a:	2b40      	cmp	r3, #64	@ 0x40
 8005b1c:	d007      	beq.n	8005b2e <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	681a      	ldr	r2, [r3, #0]
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b36:	d17e      	bne.n	8005c36 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	685b      	ldr	r3, [r3, #4]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d002      	beq.n	8005b46 <HAL_SPI_TransmitReceive+0xf6>
 8005b40:	8afb      	ldrh	r3, [r7, #22]
 8005b42:	2b01      	cmp	r3, #1
 8005b44:	d16c      	bne.n	8005c20 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b4a:	881a      	ldrh	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b56:	1c9a      	adds	r2, r3, #2
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	3b01      	subs	r3, #1
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b6a:	e059      	b.n	8005c20 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	689b      	ldr	r3, [r3, #8]
 8005b72:	f003 0302 	and.w	r3, r3, #2
 8005b76:	2b02      	cmp	r3, #2
 8005b78:	d11b      	bne.n	8005bb2 <HAL_SPI_TransmitReceive+0x162>
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d016      	beq.n	8005bb2 <HAL_SPI_TransmitReceive+0x162>
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d113      	bne.n	8005bb2 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b8e:	881a      	ldrh	r2, [r3, #0]
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b9a:	1c9a      	adds	r2, r3, #2
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	b29a      	uxth	r2, r3
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005bae:	2300      	movs	r3, #0
 8005bb0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f003 0301 	and.w	r3, r3, #1
 8005bbc:	2b01      	cmp	r3, #1
 8005bbe:	d119      	bne.n	8005bf4 <HAL_SPI_TransmitReceive+0x1a4>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005bc4:	b29b      	uxth	r3, r3
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d014      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68da      	ldr	r2, [r3, #12]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bd4:	b292      	uxth	r2, r2
 8005bd6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	1c9a      	adds	r2, r3, #2
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005be6:	b29b      	uxth	r3, r3
 8005be8:	3b01      	subs	r3, #1
 8005bea:	b29a      	uxth	r2, r3
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005bf4:	f7fd fc16 	bl	8003424 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6a3b      	ldr	r3, [r7, #32]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d80d      	bhi.n	8005c20 <HAL_SPI_TransmitReceive+0x1d0>
 8005c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c0a:	d009      	beq.n	8005c20 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2201      	movs	r2, #1
 8005c10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005c1c:	2303      	movs	r3, #3
 8005c1e:	e0bc      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c24:	b29b      	uxth	r3, r3
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d1a0      	bne.n	8005b6c <HAL_SPI_TransmitReceive+0x11c>
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c2e:	b29b      	uxth	r3, r3
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d19b      	bne.n	8005b6c <HAL_SPI_TransmitReceive+0x11c>
 8005c34:	e082      	b.n	8005d3c <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d002      	beq.n	8005c44 <HAL_SPI_TransmitReceive+0x1f4>
 8005c3e:	8afb      	ldrh	r3, [r7, #22]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d171      	bne.n	8005d28 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	330c      	adds	r3, #12
 8005c4e:	7812      	ldrb	r2, [r2, #0]
 8005c50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c56:	1c5a      	adds	r2, r3, #1
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	3b01      	subs	r3, #1
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c6a:	e05d      	b.n	8005d28 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d11c      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x264>
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d017      	beq.n	8005cb4 <HAL_SPI_TransmitReceive+0x264>
 8005c84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d114      	bne.n	8005cb4 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	330c      	adds	r3, #12
 8005c94:	7812      	ldrb	r2, [r2, #0]
 8005c96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c9c:	1c5a      	adds	r2, r3, #1
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005cb0:	2300      	movs	r3, #0
 8005cb2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	f003 0301 	and.w	r3, r3, #1
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d119      	bne.n	8005cf6 <HAL_SPI_TransmitReceive+0x2a6>
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d014      	beq.n	8005cf6 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	68da      	ldr	r2, [r3, #12]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005cf6:	f7fd fb95 	bl	8003424 <HAL_GetTick>
 8005cfa:	4602      	mov	r2, r0
 8005cfc:	6a3b      	ldr	r3, [r7, #32]
 8005cfe:	1ad3      	subs	r3, r2, r3
 8005d00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d803      	bhi.n	8005d0e <HAL_SPI_TransmitReceive+0x2be>
 8005d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0c:	d102      	bne.n	8005d14 <HAL_SPI_TransmitReceive+0x2c4>
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d109      	bne.n	8005d28 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2201      	movs	r2, #1
 8005d18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005d24:	2303      	movs	r3, #3
 8005d26:	e038      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d2c:	b29b      	uxth	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d19c      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x21c>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d197      	bne.n	8005c6c <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d3c:	6a3a      	ldr	r2, [r7, #32]
 8005d3e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f91d 	bl	8005f80 <SPI_EndRxTxTransaction>
 8005d46:	4603      	mov	r3, r0
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d008      	beq.n	8005d5e <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2220      	movs	r2, #32
 8005d50:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	2200      	movs	r2, #0
 8005d56:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e01d      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	689b      	ldr	r3, [r3, #8]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d10a      	bne.n	8005d7c <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d66:	2300      	movs	r3, #0
 8005d68:	613b      	str	r3, [r7, #16]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	68db      	ldr	r3, [r3, #12]
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	613b      	str	r3, [r7, #16]
 8005d7a:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d001      	beq.n	8005d98 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	e000      	b.n	8005d9a <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005d98:	2300      	movs	r3, #0
  }
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3728      	adds	r7, #40	@ 0x28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
	...

08005da4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b088      	sub	sp, #32
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	603b      	str	r3, [r7, #0]
 8005db0:	4613      	mov	r3, r2
 8005db2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005db4:	f7fd fb36 	bl	8003424 <HAL_GetTick>
 8005db8:	4602      	mov	r2, r0
 8005dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dbc:	1a9b      	subs	r3, r3, r2
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005dc4:	f7fd fb2e 	bl	8003424 <HAL_GetTick>
 8005dc8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005dca:	4b39      	ldr	r3, [pc, #228]	@ (8005eb0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	015b      	lsls	r3, r3, #5
 8005dd0:	0d1b      	lsrs	r3, r3, #20
 8005dd2:	69fa      	ldr	r2, [r7, #28]
 8005dd4:	fb02 f303 	mul.w	r3, r2, r3
 8005dd8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005dda:	e055      	b.n	8005e88 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de2:	d051      	beq.n	8005e88 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005de4:	f7fd fb1e 	bl	8003424 <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	69bb      	ldr	r3, [r7, #24]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	69fa      	ldr	r2, [r7, #28]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d902      	bls.n	8005dfa <SPI_WaitFlagStateUntilTimeout+0x56>
 8005df4:	69fb      	ldr	r3, [r7, #28]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d13d      	bne.n	8005e76 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685a      	ldr	r2, [r3, #4]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005e08:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005e12:	d111      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	689b      	ldr	r3, [r3, #8]
 8005e18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e1c:	d004      	beq.n	8005e28 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e26:	d107      	bne.n	8005e38 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681a      	ldr	r2, [r3, #0]
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e36:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e3c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e40:	d10f      	bne.n	8005e62 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681a      	ldr	r2, [r3, #0]
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005e50:	601a      	str	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	681a      	ldr	r2, [r3, #0]
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005e60:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e018      	b.n	8005ea8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d102      	bne.n	8005e82 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	61fb      	str	r3, [r7, #28]
 8005e80:	e002      	b.n	8005e88 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005e82:	697b      	ldr	r3, [r7, #20]
 8005e84:	3b01      	subs	r3, #1
 8005e86:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	689a      	ldr	r2, [r3, #8]
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	4013      	ands	r3, r2
 8005e92:	68ba      	ldr	r2, [r7, #8]
 8005e94:	429a      	cmp	r2, r3
 8005e96:	bf0c      	ite	eq
 8005e98:	2301      	moveq	r3, #1
 8005e9a:	2300      	movne	r3, #0
 8005e9c:	b2db      	uxtb	r3, r3
 8005e9e:	461a      	mov	r2, r3
 8005ea0:	79fb      	ldrb	r3, [r7, #7]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d19a      	bne.n	8005ddc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005ea6:	2300      	movs	r3, #0
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	3720      	adds	r7, #32
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bd80      	pop	{r7, pc}
 8005eb0:	20000044 	.word	0x20000044

08005eb4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af02      	add	r7, sp, #8
 8005eba:	60f8      	str	r0, [r7, #12]
 8005ebc:	60b9      	str	r1, [r7, #8]
 8005ebe:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	685b      	ldr	r3, [r3, #4]
 8005ec4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ec8:	d111      	bne.n	8005eee <SPI_EndRxTransaction+0x3a>
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	689b      	ldr	r3, [r3, #8]
 8005ece:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ed2:	d004      	beq.n	8005ede <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005edc:	d107      	bne.n	8005eee <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	681a      	ldr	r2, [r3, #0]
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005eec:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ef6:	d12a      	bne.n	8005f4e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	689b      	ldr	r3, [r3, #8]
 8005efc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f00:	d012      	beq.n	8005f28 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	2180      	movs	r1, #128	@ 0x80
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff ff49 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f12:	4603      	mov	r3, r0
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d02d      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f1c:	f043 0220 	orr.w	r2, r3, #32
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005f24:	2303      	movs	r3, #3
 8005f26:	e026      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	9300      	str	r3, [sp, #0]
 8005f2c:	68bb      	ldr	r3, [r7, #8]
 8005f2e:	2200      	movs	r2, #0
 8005f30:	2101      	movs	r1, #1
 8005f32:	68f8      	ldr	r0, [r7, #12]
 8005f34:	f7ff ff36 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f38:	4603      	mov	r3, r0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d01a      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f42:	f043 0220 	orr.w	r2, r3, #32
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e013      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	2200      	movs	r2, #0
 8005f56:	2101      	movs	r1, #1
 8005f58:	68f8      	ldr	r0, [r7, #12]
 8005f5a:	f7ff ff23 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f68:	f043 0220 	orr.w	r2, r3, #32
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005f70:	2303      	movs	r3, #3
 8005f72:	e000      	b.n	8005f76 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8005f74:	2300      	movs	r3, #0
}
 8005f76:	4618      	mov	r0, r3
 8005f78:	3710      	adds	r7, #16
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}
	...

08005f80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b088      	sub	sp, #32
 8005f84:	af02      	add	r7, sp, #8
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	9300      	str	r3, [sp, #0]
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	2201      	movs	r2, #1
 8005f94:	2102      	movs	r1, #2
 8005f96:	68f8      	ldr	r0, [r7, #12]
 8005f98:	f7ff ff04 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005f9c:	4603      	mov	r3, r0
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d007      	beq.n	8005fb2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fa6:	f043 0220 	orr.w	r2, r3, #32
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005fae:	2303      	movs	r3, #3
 8005fb0:	e032      	b.n	8006018 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006020 <SPI_EndRxTxTransaction+0xa0>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a1b      	ldr	r2, [pc, #108]	@ (8006024 <SPI_EndRxTxTransaction+0xa4>)
 8005fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8005fbc:	0d5b      	lsrs	r3, r3, #21
 8005fbe:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8005fc2:	fb02 f303 	mul.w	r3, r2, r3
 8005fc6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fd0:	d112      	bne.n	8005ff8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	2200      	movs	r2, #0
 8005fda:	2180      	movs	r1, #128	@ 0x80
 8005fdc:	68f8      	ldr	r0, [r7, #12]
 8005fde:	f7ff fee1 	bl	8005da4 <SPI_WaitFlagStateUntilTimeout>
 8005fe2:	4603      	mov	r3, r0
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d016      	beq.n	8006016 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fec:	f043 0220 	orr.w	r2, r3, #32
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005ff4:	2303      	movs	r3, #3
 8005ff6:	e00f      	b.n	8006018 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	3b01      	subs	r3, #1
 8006002:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800600e:	2b80      	cmp	r3, #128	@ 0x80
 8006010:	d0f2      	beq.n	8005ff8 <SPI_EndRxTxTransaction+0x78>
 8006012:	e000      	b.n	8006016 <SPI_EndRxTxTransaction+0x96>
        break;
 8006014:	bf00      	nop
  }

  return HAL_OK;
 8006016:	2300      	movs	r3, #0
}
 8006018:	4618      	mov	r0, r3
 800601a:	3718      	adds	r7, #24
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}
 8006020:	20000044 	.word	0x20000044
 8006024:	165e9f81 	.word	0x165e9f81

08006028 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b084      	sub	sp, #16
 800602c:	af00      	add	r7, sp, #0
 800602e:	60f8      	str	r0, [r7, #12]
 8006030:	60b9      	str	r1, [r7, #8]
 8006032:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e038      	b.n	80060b0 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b00      	cmp	r3, #0
 8006048:	d106      	bne.n	8006058 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8006052:	68f8      	ldr	r0, [r7, #12]
 8006054:	f7fa fea0 	bl	8000d98 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	3308      	adds	r3, #8
 8006060:	4619      	mov	r1, r3
 8006062:	4610      	mov	r0, r2
 8006064:	f001 fd04 	bl	8007a70 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6818      	ldr	r0, [r3, #0]
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	461a      	mov	r2, r3
 8006072:	68b9      	ldr	r1, [r7, #8]
 8006074:	f001 fd66 	bl	8007b44 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	6858      	ldr	r0, [r3, #4]
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	f001 fd8b 	bl	8007ba0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	6892      	ldr	r2, [r2, #8]
 8006092:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	6892      	ldr	r2, [r2, #8]
 800609e:	f041 0101 	orr.w	r1, r1, #1
 80060a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3710      	adds	r7, #16
 80060b4:	46bd      	mov	sp, r7
 80060b6:	bd80      	pop	{r7, pc}

080060b8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060b8:	b580      	push	{r7, lr}
 80060ba:	b082      	sub	sp, #8
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d101      	bne.n	80060ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e041      	b.n	800614e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d0:	b2db      	uxtb	r3, r3
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d106      	bne.n	80060e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7fc ffac 	bl	800303c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2202      	movs	r2, #2
 80060e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	3304      	adds	r3, #4
 80060f4:	4619      	mov	r1, r3
 80060f6:	4610      	mov	r0, r2
 80060f8:	f000 fa7e 	bl	80065f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2201      	movs	r2, #1
 8006100:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2201      	movs	r2, #1
 8006108:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2201      	movs	r2, #1
 8006118:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800614c:	2300      	movs	r3, #0
}
 800614e:	4618      	mov	r0, r3
 8006150:	3708      	adds	r7, #8
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
	...

08006158 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006158:	b480      	push	{r7}
 800615a:	b085      	sub	sp, #20
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006166:	b2db      	uxtb	r3, r3
 8006168:	2b01      	cmp	r3, #1
 800616a:	d001      	beq.n	8006170 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e04e      	b.n	800620e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68da      	ldr	r2, [r3, #12]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f042 0201 	orr.w	r2, r2, #1
 8006186:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4a23      	ldr	r2, [pc, #140]	@ (800621c <HAL_TIM_Base_Start_IT+0xc4>)
 800618e:	4293      	cmp	r3, r2
 8006190:	d022      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800619a:	d01d      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	4a1f      	ldr	r2, [pc, #124]	@ (8006220 <HAL_TIM_Base_Start_IT+0xc8>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d018      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a1e      	ldr	r2, [pc, #120]	@ (8006224 <HAL_TIM_Base_Start_IT+0xcc>)
 80061ac:	4293      	cmp	r3, r2
 80061ae:	d013      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4a1c      	ldr	r2, [pc, #112]	@ (8006228 <HAL_TIM_Base_Start_IT+0xd0>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d00e      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4a1b      	ldr	r2, [pc, #108]	@ (800622c <HAL_TIM_Base_Start_IT+0xd4>)
 80061c0:	4293      	cmp	r3, r2
 80061c2:	d009      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a19      	ldr	r2, [pc, #100]	@ (8006230 <HAL_TIM_Base_Start_IT+0xd8>)
 80061ca:	4293      	cmp	r3, r2
 80061cc:	d004      	beq.n	80061d8 <HAL_TIM_Base_Start_IT+0x80>
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a18      	ldr	r2, [pc, #96]	@ (8006234 <HAL_TIM_Base_Start_IT+0xdc>)
 80061d4:	4293      	cmp	r3, r2
 80061d6:	d111      	bne.n	80061fc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	689b      	ldr	r3, [r3, #8]
 80061de:	f003 0307 	and.w	r3, r3, #7
 80061e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2b06      	cmp	r3, #6
 80061e8:	d010      	beq.n	800620c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f042 0201 	orr.w	r2, r2, #1
 80061f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061fa:	e007      	b.n	800620c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f042 0201 	orr.w	r2, r2, #1
 800620a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	3714      	adds	r7, #20
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr
 800621a:	bf00      	nop
 800621c:	40010000 	.word	0x40010000
 8006220:	40000400 	.word	0x40000400
 8006224:	40000800 	.word	0x40000800
 8006228:	40000c00 	.word	0x40000c00
 800622c:	40010400 	.word	0x40010400
 8006230:	40014000 	.word	0x40014000
 8006234:	40001800 	.word	0x40001800

08006238 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b084      	sub	sp, #16
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	691b      	ldr	r3, [r3, #16]
 800624e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	f003 0302 	and.w	r3, r3, #2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d020      	beq.n	800629c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d01b      	beq.n	800629c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f06f 0202 	mvn.w	r2, #2
 800626c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	2201      	movs	r2, #1
 8006272:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	f003 0303 	and.w	r3, r3, #3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f000 f999 	bl	80065ba <HAL_TIM_IC_CaptureCallback>
 8006288:	e005      	b.n	8006296 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800628a:	6878      	ldr	r0, [r7, #4]
 800628c:	f000 f98b 	bl	80065a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 f99c 	bl	80065ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	f003 0304 	and.w	r3, r3, #4
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d020      	beq.n	80062e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	f003 0304 	and.w	r3, r3, #4
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d01b      	beq.n	80062e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f06f 0204 	mvn.w	r2, #4
 80062b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2202      	movs	r2, #2
 80062be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	699b      	ldr	r3, [r3, #24]
 80062c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d003      	beq.n	80062d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f973 	bl	80065ba <HAL_TIM_IC_CaptureCallback>
 80062d4:	e005      	b.n	80062e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f000 f965 	bl	80065a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062dc:	6878      	ldr	r0, [r7, #4]
 80062de:	f000 f976 	bl	80065ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	f003 0308 	and.w	r3, r3, #8
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d020      	beq.n	8006334 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	f003 0308 	and.w	r3, r3, #8
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d01b      	beq.n	8006334 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f06f 0208 	mvn.w	r2, #8
 8006304:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2204      	movs	r2, #4
 800630a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	69db      	ldr	r3, [r3, #28]
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	2b00      	cmp	r3, #0
 8006318:	d003      	beq.n	8006322 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 f94d 	bl	80065ba <HAL_TIM_IC_CaptureCallback>
 8006320:	e005      	b.n	800632e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006322:	6878      	ldr	r0, [r7, #4]
 8006324:	f000 f93f 	bl	80065a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 f950 	bl	80065ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2200      	movs	r2, #0
 8006332:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	f003 0310 	and.w	r3, r3, #16
 800633a:	2b00      	cmp	r3, #0
 800633c:	d020      	beq.n	8006380 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f003 0310 	and.w	r3, r3, #16
 8006344:	2b00      	cmp	r3, #0
 8006346:	d01b      	beq.n	8006380 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f06f 0210 	mvn.w	r2, #16
 8006350:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2208      	movs	r2, #8
 8006356:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006362:	2b00      	cmp	r3, #0
 8006364:	d003      	beq.n	800636e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006366:	6878      	ldr	r0, [r7, #4]
 8006368:	f000 f927 	bl	80065ba <HAL_TIM_IC_CaptureCallback>
 800636c:	e005      	b.n	800637a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800636e:	6878      	ldr	r0, [r7, #4]
 8006370:	f000 f919 	bl	80065a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f000 f92a 	bl	80065ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00c      	beq.n	80063a4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	2b00      	cmp	r3, #0
 8006392:	d007      	beq.n	80063a4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f06f 0201 	mvn.w	r2, #1
 800639c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f7fc fc6a 	bl	8002c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d00c      	beq.n	80063c8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d007      	beq.n	80063c8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80063c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fade 	bl	8006984 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00c      	beq.n	80063ec <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d007      	beq.n	80063ec <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80063e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f8fb 	bl	80065e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	f003 0320 	and.w	r3, r3, #32
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d00c      	beq.n	8006410 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f003 0320 	and.w	r3, r3, #32
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d007      	beq.n	8006410 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f06f 0220 	mvn.w	r2, #32
 8006408:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800640a:	6878      	ldr	r0, [r7, #4]
 800640c:	f000 fab0 	bl	8006970 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006410:	bf00      	nop
 8006412:	3710      	adds	r7, #16
 8006414:	46bd      	mov	sp, r7
 8006416:	bd80      	pop	{r7, pc}

08006418 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b084      	sub	sp, #16
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006422:	2300      	movs	r3, #0
 8006424:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800642c:	2b01      	cmp	r3, #1
 800642e:	d101      	bne.n	8006434 <HAL_TIM_ConfigClockSource+0x1c>
 8006430:	2302      	movs	r3, #2
 8006432:	e0b4      	b.n	800659e <HAL_TIM_ConfigClockSource+0x186>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2202      	movs	r2, #2
 8006440:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006452:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800645a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68ba      	ldr	r2, [r7, #8]
 8006462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800646c:	d03e      	beq.n	80064ec <HAL_TIM_ConfigClockSource+0xd4>
 800646e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006472:	f200 8087 	bhi.w	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800647a:	f000 8086 	beq.w	800658a <HAL_TIM_ConfigClockSource+0x172>
 800647e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006482:	d87f      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006484:	2b70      	cmp	r3, #112	@ 0x70
 8006486:	d01a      	beq.n	80064be <HAL_TIM_ConfigClockSource+0xa6>
 8006488:	2b70      	cmp	r3, #112	@ 0x70
 800648a:	d87b      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 800648c:	2b60      	cmp	r3, #96	@ 0x60
 800648e:	d050      	beq.n	8006532 <HAL_TIM_ConfigClockSource+0x11a>
 8006490:	2b60      	cmp	r3, #96	@ 0x60
 8006492:	d877      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 8006494:	2b50      	cmp	r3, #80	@ 0x50
 8006496:	d03c      	beq.n	8006512 <HAL_TIM_ConfigClockSource+0xfa>
 8006498:	2b50      	cmp	r3, #80	@ 0x50
 800649a:	d873      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 800649c:	2b40      	cmp	r3, #64	@ 0x40
 800649e:	d058      	beq.n	8006552 <HAL_TIM_ConfigClockSource+0x13a>
 80064a0:	2b40      	cmp	r3, #64	@ 0x40
 80064a2:	d86f      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064a4:	2b30      	cmp	r3, #48	@ 0x30
 80064a6:	d064      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064a8:	2b30      	cmp	r3, #48	@ 0x30
 80064aa:	d86b      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064ac:	2b20      	cmp	r3, #32
 80064ae:	d060      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064b0:	2b20      	cmp	r3, #32
 80064b2:	d867      	bhi.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d05c      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064b8:	2b10      	cmp	r3, #16
 80064ba:	d05a      	beq.n	8006572 <HAL_TIM_ConfigClockSource+0x15a>
 80064bc:	e062      	b.n	8006584 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064ce:	f000 f9b3 	bl	8006838 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	689b      	ldr	r3, [r3, #8]
 80064d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80064da:	68bb      	ldr	r3, [r7, #8]
 80064dc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80064e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	68ba      	ldr	r2, [r7, #8]
 80064e8:	609a      	str	r2, [r3, #8]
      break;
 80064ea:	e04f      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80064fc:	f000 f99c 	bl	8006838 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	689a      	ldr	r2, [r3, #8]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800650e:	609a      	str	r2, [r3, #8]
      break;
 8006510:	e03c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800651e:	461a      	mov	r2, r3
 8006520:	f000 f910 	bl	8006744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	2150      	movs	r1, #80	@ 0x50
 800652a:	4618      	mov	r0, r3
 800652c:	f000 f969 	bl	8006802 <TIM_ITRx_SetConfig>
      break;
 8006530:	e02c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800653e:	461a      	mov	r2, r3
 8006540:	f000 f92f 	bl	80067a2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	2160      	movs	r1, #96	@ 0x60
 800654a:	4618      	mov	r0, r3
 800654c:	f000 f959 	bl	8006802 <TIM_ITRx_SetConfig>
      break;
 8006550:	e01c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800655e:	461a      	mov	r2, r3
 8006560:	f000 f8f0 	bl	8006744 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	2140      	movs	r1, #64	@ 0x40
 800656a:	4618      	mov	r0, r3
 800656c:	f000 f949 	bl	8006802 <TIM_ITRx_SetConfig>
      break;
 8006570:	e00c      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4619      	mov	r1, r3
 800657c:	4610      	mov	r0, r2
 800657e:	f000 f940 	bl	8006802 <TIM_ITRx_SetConfig>
      break;
 8006582:	e003      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	73fb      	strb	r3, [r7, #15]
      break;
 8006588:	e000      	b.n	800658c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800658a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	2200      	movs	r2, #0
 8006598:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800659c:	7bfb      	ldrb	r3, [r7, #15]
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}

080065a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80065a6:	b480      	push	{r7}
 80065a8:	b083      	sub	sp, #12
 80065aa:	af00      	add	r7, sp, #0
 80065ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b083      	sub	sp, #12
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80065c2:	bf00      	nop
 80065c4:	370c      	adds	r7, #12
 80065c6:	46bd      	mov	sp, r7
 80065c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065cc:	4770      	bx	lr

080065ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80065ce:	b480      	push	{r7}
 80065d0:	b083      	sub	sp, #12
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065d6:	bf00      	nop
 80065d8:	370c      	adds	r7, #12
 80065da:	46bd      	mov	sp, r7
 80065dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e0:	4770      	bx	lr

080065e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065e2:	b480      	push	{r7}
 80065e4:	b083      	sub	sp, #12
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065ea:	bf00      	nop
 80065ec:	370c      	adds	r7, #12
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
	...

080065f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b085      	sub	sp, #20
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a43      	ldr	r2, [pc, #268]	@ (8006718 <TIM_Base_SetConfig+0x120>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d013      	beq.n	8006638 <TIM_Base_SetConfig+0x40>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006616:	d00f      	beq.n	8006638 <TIM_Base_SetConfig+0x40>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a40      	ldr	r2, [pc, #256]	@ (800671c <TIM_Base_SetConfig+0x124>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d00b      	beq.n	8006638 <TIM_Base_SetConfig+0x40>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a3f      	ldr	r2, [pc, #252]	@ (8006720 <TIM_Base_SetConfig+0x128>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d007      	beq.n	8006638 <TIM_Base_SetConfig+0x40>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	4a3e      	ldr	r2, [pc, #248]	@ (8006724 <TIM_Base_SetConfig+0x12c>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d003      	beq.n	8006638 <TIM_Base_SetConfig+0x40>
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	4a3d      	ldr	r2, [pc, #244]	@ (8006728 <TIM_Base_SetConfig+0x130>)
 8006634:	4293      	cmp	r3, r2
 8006636:	d108      	bne.n	800664a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800663e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	685b      	ldr	r3, [r3, #4]
 8006644:	68fa      	ldr	r2, [r7, #12]
 8006646:	4313      	orrs	r3, r2
 8006648:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	4a32      	ldr	r2, [pc, #200]	@ (8006718 <TIM_Base_SetConfig+0x120>)
 800664e:	4293      	cmp	r3, r2
 8006650:	d02b      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006658:	d027      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	4a2f      	ldr	r2, [pc, #188]	@ (800671c <TIM_Base_SetConfig+0x124>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d023      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a2e      	ldr	r2, [pc, #184]	@ (8006720 <TIM_Base_SetConfig+0x128>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d01f      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a2d      	ldr	r2, [pc, #180]	@ (8006724 <TIM_Base_SetConfig+0x12c>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d01b      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <TIM_Base_SetConfig+0x130>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d017      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4a2b      	ldr	r2, [pc, #172]	@ (800672c <TIM_Base_SetConfig+0x134>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	4a2a      	ldr	r2, [pc, #168]	@ (8006730 <TIM_Base_SetConfig+0x138>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00f      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	4a29      	ldr	r2, [pc, #164]	@ (8006734 <TIM_Base_SetConfig+0x13c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d00b      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	4a28      	ldr	r2, [pc, #160]	@ (8006738 <TIM_Base_SetConfig+0x140>)
 8006696:	4293      	cmp	r3, r2
 8006698:	d007      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	4a27      	ldr	r2, [pc, #156]	@ (800673c <TIM_Base_SetConfig+0x144>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d003      	beq.n	80066aa <TIM_Base_SetConfig+0xb2>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a26      	ldr	r2, [pc, #152]	@ (8006740 <TIM_Base_SetConfig+0x148>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d108      	bne.n	80066bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80066b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	68fa      	ldr	r2, [r7, #12]
 80066b8:	4313      	orrs	r3, r2
 80066ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80066c2:	683b      	ldr	r3, [r7, #0]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	4313      	orrs	r3, r2
 80066c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	689a      	ldr	r2, [r3, #8]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066d2:	683b      	ldr	r3, [r7, #0]
 80066d4:	681a      	ldr	r2, [r3, #0]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a0e      	ldr	r2, [pc, #56]	@ (8006718 <TIM_Base_SetConfig+0x120>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d003      	beq.n	80066ea <TIM_Base_SetConfig+0xf2>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	4a10      	ldr	r2, [pc, #64]	@ (8006728 <TIM_Base_SetConfig+0x130>)
 80066e6:	4293      	cmp	r3, r2
 80066e8:	d103      	bne.n	80066f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	691a      	ldr	r2, [r3, #16]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f043 0204 	orr.w	r2, r3, #4
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	68fa      	ldr	r2, [r7, #12]
 8006708:	601a      	str	r2, [r3, #0]
}
 800670a:	bf00      	nop
 800670c:	3714      	adds	r7, #20
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr
 8006716:	bf00      	nop
 8006718:	40010000 	.word	0x40010000
 800671c:	40000400 	.word	0x40000400
 8006720:	40000800 	.word	0x40000800
 8006724:	40000c00 	.word	0x40000c00
 8006728:	40010400 	.word	0x40010400
 800672c:	40014000 	.word	0x40014000
 8006730:	40014400 	.word	0x40014400
 8006734:	40014800 	.word	0x40014800
 8006738:	40001800 	.word	0x40001800
 800673c:	40001c00 	.word	0x40001c00
 8006740:	40002000 	.word	0x40002000

08006744 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006744:	b480      	push	{r7}
 8006746:	b087      	sub	sp, #28
 8006748:	af00      	add	r7, sp, #0
 800674a:	60f8      	str	r0, [r7, #12]
 800674c:	60b9      	str	r1, [r7, #8]
 800674e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	6a1b      	ldr	r3, [r3, #32]
 8006754:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	6a1b      	ldr	r3, [r3, #32]
 800675a:	f023 0201 	bic.w	r2, r3, #1
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800676e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	011b      	lsls	r3, r3, #4
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	4313      	orrs	r3, r2
 8006778:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f023 030a 	bic.w	r3, r3, #10
 8006780:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006782:	697a      	ldr	r2, [r7, #20]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	4313      	orrs	r3, r2
 8006788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	693a      	ldr	r2, [r7, #16]
 800678e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	697a      	ldr	r2, [r7, #20]
 8006794:	621a      	str	r2, [r3, #32]
}
 8006796:	bf00      	nop
 8006798:	371c      	adds	r7, #28
 800679a:	46bd      	mov	sp, r7
 800679c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a0:	4770      	bx	lr

080067a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80067a2:	b480      	push	{r7}
 80067a4:	b087      	sub	sp, #28
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	60f8      	str	r0, [r7, #12]
 80067aa:	60b9      	str	r1, [r7, #8]
 80067ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6a1b      	ldr	r3, [r3, #32]
 80067b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6a1b      	ldr	r3, [r3, #32]
 80067b8:	f023 0210 	bic.w	r2, r3, #16
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	699b      	ldr	r3, [r3, #24]
 80067c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80067cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	031b      	lsls	r3, r3, #12
 80067d2:	693a      	ldr	r2, [r7, #16]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80067de:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	011b      	lsls	r3, r3, #4
 80067e4:	697a      	ldr	r2, [r7, #20]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	621a      	str	r2, [r3, #32]
}
 80067f6:	bf00      	nop
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006800:	4770      	bx	lr

08006802 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006802:	b480      	push	{r7}
 8006804:	b085      	sub	sp, #20
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
 800680a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006818:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800681a:	683a      	ldr	r2, [r7, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	4313      	orrs	r3, r2
 8006820:	f043 0307 	orr.w	r3, r3, #7
 8006824:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	609a      	str	r2, [r3, #8]
}
 800682c:	bf00      	nop
 800682e:	3714      	adds	r7, #20
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006838:	b480      	push	{r7}
 800683a:	b087      	sub	sp, #28
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
 8006844:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006852:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	021a      	lsls	r2, r3, #8
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	431a      	orrs	r2, r3
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	4313      	orrs	r3, r2
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	4313      	orrs	r3, r2
 8006864:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	697a      	ldr	r2, [r7, #20]
 800686a:	609a      	str	r2, [r3, #8]
}
 800686c:	bf00      	nop
 800686e:	371c      	adds	r7, #28
 8006870:	46bd      	mov	sp, r7
 8006872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006876:	4770      	bx	lr

08006878 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800688c:	2302      	movs	r3, #2
 800688e:	e05a      	b.n	8006946 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2202      	movs	r2, #2
 800689c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	689b      	ldr	r3, [r3, #8]
 80068ae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	68fa      	ldr	r2, [r7, #12]
 80068be:	4313      	orrs	r3, r2
 80068c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a21      	ldr	r2, [pc, #132]	@ (8006954 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d022      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068dc:	d01d      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a1d      	ldr	r2, [pc, #116]	@ (8006958 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d018      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a1b      	ldr	r2, [pc, #108]	@ (800695c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d013      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a1a      	ldr	r2, [pc, #104]	@ (8006960 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80068f8:	4293      	cmp	r3, r2
 80068fa:	d00e      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a18      	ldr	r2, [pc, #96]	@ (8006964 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d009      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	4a17      	ldr	r2, [pc, #92]	@ (8006968 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800690c:	4293      	cmp	r3, r2
 800690e:	d004      	beq.n	800691a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a15      	ldr	r2, [pc, #84]	@ (800696c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d10c      	bne.n	8006934 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800691a:	68bb      	ldr	r3, [r7, #8]
 800691c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006920:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	685b      	ldr	r3, [r3, #4]
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	4313      	orrs	r3, r2
 800692a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	68ba      	ldr	r2, [r7, #8]
 8006932:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2201      	movs	r2, #1
 8006938:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2200      	movs	r2, #0
 8006940:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006944:	2300      	movs	r3, #0
}
 8006946:	4618      	mov	r0, r3
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006950:	4770      	bx	lr
 8006952:	bf00      	nop
 8006954:	40010000 	.word	0x40010000
 8006958:	40000400 	.word	0x40000400
 800695c:	40000800 	.word	0x40000800
 8006960:	40000c00 	.word	0x40000c00
 8006964:	40010400 	.word	0x40010400
 8006968:	40014000 	.word	0x40014000
 800696c:	40001800 	.word	0x40001800

08006970 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006970:	b480      	push	{r7}
 8006972:	b083      	sub	sp, #12
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006984:	b480      	push	{r7}
 8006986:	b083      	sub	sp, #12
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b082      	sub	sp, #8
 800699c:	af00      	add	r7, sp, #0
 800699e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d101      	bne.n	80069aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80069a6:	2301      	movs	r3, #1
 80069a8:	e042      	b.n	8006a30 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d106      	bne.n	80069c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7fc fc10 	bl	80031e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2224      	movs	r2, #36	@ 0x24
 80069c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	68da      	ldr	r2, [r3, #12]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80069da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80069dc:	6878      	ldr	r0, [r7, #4]
 80069de:	f000 fdd3 	bl	8007588 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	691a      	ldr	r2, [r3, #16]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80069f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	695a      	ldr	r2, [r3, #20]
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006a00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68da      	ldr	r2, [r3, #12]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006a10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2220      	movs	r2, #32
 8006a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006a2e:	2300      	movs	r3, #0
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3708      	adds	r7, #8
 8006a34:	46bd      	mov	sp, r7
 8006a36:	bd80      	pop	{r7, pc}

08006a38 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b08a      	sub	sp, #40	@ 0x28
 8006a3c:	af02      	add	r7, sp, #8
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	603b      	str	r3, [r7, #0]
 8006a44:	4613      	mov	r3, r2
 8006a46:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006a48:	2300      	movs	r3, #0
 8006a4a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	2b20      	cmp	r3, #32
 8006a56:	d175      	bne.n	8006b44 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d002      	beq.n	8006a64 <HAL_UART_Transmit+0x2c>
 8006a5e:	88fb      	ldrh	r3, [r7, #6]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d101      	bne.n	8006a68 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006a64:	2301      	movs	r3, #1
 8006a66:	e06e      	b.n	8006b46 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2221      	movs	r2, #33	@ 0x21
 8006a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a76:	f7fc fcd5 	bl	8003424 <HAL_GetTick>
 8006a7a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	88fa      	ldrh	r2, [r7, #6]
 8006a80:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	88fa      	ldrh	r2, [r7, #6]
 8006a86:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a90:	d108      	bne.n	8006aa4 <HAL_UART_Transmit+0x6c>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	691b      	ldr	r3, [r3, #16]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d104      	bne.n	8006aa4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	61bb      	str	r3, [r7, #24]
 8006aa2:	e003      	b.n	8006aac <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006aac:	e02e      	b.n	8006b0c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	9300      	str	r3, [sp, #0]
 8006ab2:	697b      	ldr	r3, [r7, #20]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2180      	movs	r1, #128	@ 0x80
 8006ab8:	68f8      	ldr	r0, [r7, #12]
 8006aba:	f000 fb37 	bl	800712c <UART_WaitOnFlagUntilTimeout>
 8006abe:	4603      	mov	r3, r0
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d005      	beq.n	8006ad0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	2220      	movs	r2, #32
 8006ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e03a      	b.n	8006b46 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d10b      	bne.n	8006aee <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006ad6:	69bb      	ldr	r3, [r7, #24]
 8006ad8:	881b      	ldrh	r3, [r3, #0]
 8006ada:	461a      	mov	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ae4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006ae6:	69bb      	ldr	r3, [r7, #24]
 8006ae8:	3302      	adds	r3, #2
 8006aea:	61bb      	str	r3, [r7, #24]
 8006aec:	e007      	b.n	8006afe <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006aee:	69fb      	ldr	r3, [r7, #28]
 8006af0:	781a      	ldrb	r2, [r3, #0]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006af8:	69fb      	ldr	r3, [r7, #28]
 8006afa:	3301      	adds	r3, #1
 8006afc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b02:	b29b      	uxth	r3, r3
 8006b04:	3b01      	subs	r3, #1
 8006b06:	b29a      	uxth	r2, r3
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006b10:	b29b      	uxth	r3, r3
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d1cb      	bne.n	8006aae <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	9300      	str	r3, [sp, #0]
 8006b1a:	697b      	ldr	r3, [r7, #20]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	2140      	movs	r1, #64	@ 0x40
 8006b20:	68f8      	ldr	r0, [r7, #12]
 8006b22:	f000 fb03 	bl	800712c <UART_WaitOnFlagUntilTimeout>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d005      	beq.n	8006b38 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006b34:	2303      	movs	r3, #3
 8006b36:	e006      	b.n	8006b46 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	e000      	b.n	8006b46 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006b44:	2302      	movs	r3, #2
  }
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	3720      	adds	r7, #32
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	bd80      	pop	{r7, pc}

08006b4e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b4e:	b580      	push	{r7, lr}
 8006b50:	b084      	sub	sp, #16
 8006b52:	af00      	add	r7, sp, #0
 8006b54:	60f8      	str	r0, [r7, #12]
 8006b56:	60b9      	str	r1, [r7, #8]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006b62:	b2db      	uxtb	r3, r3
 8006b64:	2b20      	cmp	r3, #32
 8006b66:	d112      	bne.n	8006b8e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d002      	beq.n	8006b74 <HAL_UART_Receive_IT+0x26>
 8006b6e:	88fb      	ldrh	r3, [r7, #6]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d101      	bne.n	8006b78 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006b74:	2301      	movs	r3, #1
 8006b76:	e00b      	b.n	8006b90 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006b7e:	88fb      	ldrh	r3, [r7, #6]
 8006b80:	461a      	mov	r2, r3
 8006b82:	68b9      	ldr	r1, [r7, #8]
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 fb2a 	bl	80071de <UART_Start_Receive_IT>
 8006b8a:	4603      	mov	r3, r0
 8006b8c:	e000      	b.n	8006b90 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8006b8e:	2302      	movs	r3, #2
  }
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b0ba      	sub	sp, #232	@ 0xe8
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	68db      	ldr	r3, [r3, #12]
 8006bb0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	695b      	ldr	r3, [r3, #20]
 8006bba:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006bbe:	2300      	movs	r3, #0
 8006bc0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006bca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bce:	f003 030f 	and.w	r3, r3, #15
 8006bd2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006bd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10f      	bne.n	8006bfe <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006be2:	f003 0320 	and.w	r3, r3, #32
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d009      	beq.n	8006bfe <HAL_UART_IRQHandler+0x66>
 8006bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bee:	f003 0320 	and.w	r3, r3, #32
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d003      	beq.n	8006bfe <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 fc07 	bl	800740a <UART_Receive_IT>
      return;
 8006bfc:	e273      	b.n	80070e6 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006bfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	f000 80de 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x22c>
 8006c08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c0c:	f003 0301 	and.w	r3, r3, #1
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d106      	bne.n	8006c22 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006c14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c18:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	f000 80d1 	beq.w	8006dc4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c26:	f003 0301 	and.w	r3, r3, #1
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d00b      	beq.n	8006c46 <HAL_UART_IRQHandler+0xae>
 8006c2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d005      	beq.n	8006c46 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c3e:	f043 0201 	orr.w	r2, r3, #1
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c4a:	f003 0304 	and.w	r3, r3, #4
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d00b      	beq.n	8006c6a <HAL_UART_IRQHandler+0xd2>
 8006c52:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d005      	beq.n	8006c6a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c62:	f043 0202 	orr.w	r2, r3, #2
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c6e:	f003 0302 	and.w	r3, r3, #2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d00b      	beq.n	8006c8e <HAL_UART_IRQHandler+0xf6>
 8006c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c7a:	f003 0301 	and.w	r3, r3, #1
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d005      	beq.n	8006c8e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c86:	f043 0204 	orr.w	r2, r3, #4
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c92:	f003 0308 	and.w	r3, r3, #8
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d011      	beq.n	8006cbe <HAL_UART_IRQHandler+0x126>
 8006c9a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c9e:	f003 0320 	and.w	r3, r3, #32
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d105      	bne.n	8006cb2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ca6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006caa:	f003 0301 	and.w	r3, r3, #1
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d005      	beq.n	8006cbe <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cb6:	f043 0208 	orr.w	r2, r3, #8
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	f000 820a 	beq.w	80070dc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ccc:	f003 0320 	and.w	r3, r3, #32
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d008      	beq.n	8006ce6 <HAL_UART_IRQHandler+0x14e>
 8006cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cd8:	f003 0320 	and.w	r3, r3, #32
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d002      	beq.n	8006ce6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fb92 	bl	800740a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	695b      	ldr	r3, [r3, #20]
 8006cec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cf0:	2b40      	cmp	r3, #64	@ 0x40
 8006cf2:	bf0c      	ite	eq
 8006cf4:	2301      	moveq	r3, #1
 8006cf6:	2300      	movne	r3, #0
 8006cf8:	b2db      	uxtb	r3, r3
 8006cfa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d02:	f003 0308 	and.w	r3, r3, #8
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d103      	bne.n	8006d12 <HAL_UART_IRQHandler+0x17a>
 8006d0a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d04f      	beq.n	8006db2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fa9d 	bl	8007252 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d22:	2b40      	cmp	r3, #64	@ 0x40
 8006d24:	d141      	bne.n	8006daa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	3314      	adds	r3, #20
 8006d2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d30:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006d34:	e853 3f00 	ldrex	r3, [r3]
 8006d38:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006d3c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d44:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	3314      	adds	r3, #20
 8006d4e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006d52:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006d56:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006d5e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006d6a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d1d9      	bne.n	8006d26 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d013      	beq.n	8006da2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d7e:	4a8a      	ldr	r2, [pc, #552]	@ (8006fa8 <HAL_UART_IRQHandler+0x410>)
 8006d80:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d86:	4618      	mov	r0, r3
 8006d88:	f7fc fcfd 	bl	8003786 <HAL_DMA_Abort_IT>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d016      	beq.n	8006dc0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006d9c:	4610      	mov	r0, r2
 8006d9e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da0:	e00e      	b.n	8006dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f000 f9ac 	bl	8007100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da8:	e00a      	b.n	8006dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f9a8 	bl	8007100 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006db0:	e006      	b.n	8006dc0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 f9a4 	bl	8007100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006dbe:	e18d      	b.n	80070dc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006dc0:	bf00      	nop
    return;
 8006dc2:	e18b      	b.n	80070dc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	f040 8167 	bne.w	800709c <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dd2:	f003 0310 	and.w	r3, r3, #16
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f000 8160 	beq.w	800709c <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006de0:	f003 0310 	and.w	r3, r3, #16
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f000 8159 	beq.w	800709c <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dea:	2300      	movs	r3, #0
 8006dec:	60bb      	str	r3, [r7, #8]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60bb      	str	r3, [r7, #8]
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	60bb      	str	r3, [r7, #8]
 8006dfe:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e0a:	2b40      	cmp	r3, #64	@ 0x40
 8006e0c:	f040 80ce 	bne.w	8006fac <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e1c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f000 80a9 	beq.w	8006f78 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	f080 80a2 	bcs.w	8006f78 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e3a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e46:	f000 8088 	beq.w	8006f5a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e54:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006e58:	e853 3f00 	ldrex	r3, [r3]
 8006e5c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006e60:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e68:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	330c      	adds	r3, #12
 8006e72:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006e76:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e7e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e82:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e86:	e841 2300 	strex	r3, r2, [r1]
 8006e8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d1d9      	bne.n	8006e4a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	3314      	adds	r3, #20
 8006e9c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e9e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ea0:	e853 3f00 	ldrex	r3, [r3]
 8006ea4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006ea6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006ea8:	f023 0301 	bic.w	r3, r3, #1
 8006eac:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3314      	adds	r3, #20
 8006eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006eba:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ebe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ec0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006ec2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006ec6:	e841 2300 	strex	r3, r2, [r1]
 8006eca:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d1e1      	bne.n	8006e96 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3314      	adds	r3, #20
 8006ed8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006eda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006edc:	e853 3f00 	ldrex	r3, [r3]
 8006ee0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006ee2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3314      	adds	r3, #20
 8006ef2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006ef6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ef8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006efa:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006efc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006efe:	e841 2300 	strex	r3, r2, [r1]
 8006f02:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006f04:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d1e3      	bne.n	8006ed2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f22:	e853 3f00 	ldrex	r3, [r3]
 8006f26:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f2a:	f023 0310 	bic.w	r3, r3, #16
 8006f2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	330c      	adds	r3, #12
 8006f38:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006f3c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006f3e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f40:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f42:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f44:	e841 2300 	strex	r3, r2, [r1]
 8006f48:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1e3      	bne.n	8006f18 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7fc fba6 	bl	80036a6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f68:	b29b      	uxth	r3, r3
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f000 f8cf 	bl	8007114 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006f76:	e0b3      	b.n	80070e0 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f7c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006f80:	429a      	cmp	r2, r3
 8006f82:	f040 80ad 	bne.w	80070e0 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f8a:	69db      	ldr	r3, [r3, #28]
 8006f8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f90:	f040 80a6 	bne.w	80070e0 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2202      	movs	r2, #2
 8006f98:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f8b7 	bl	8007114 <HAL_UARTEx_RxEventCallback>
      return;
 8006fa6:	e09b      	b.n	80070e0 <HAL_UART_IRQHandler+0x548>
 8006fa8:	08007319 	.word	0x08007319
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006fc0:	b29b      	uxth	r3, r3
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f000 808e 	beq.w	80070e4 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006fc8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	f000 8089 	beq.w	80070e4 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	330c      	adds	r3, #12
 8006fd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fdc:	e853 3f00 	ldrex	r3, [r3]
 8006fe0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006fe4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fe8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	330c      	adds	r3, #12
 8006ff2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006ff6:	647a      	str	r2, [r7, #68]	@ 0x44
 8006ff8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffa:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ffc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ffe:	e841 2300 	strex	r3, r2, [r1]
 8007002:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007004:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007006:	2b00      	cmp	r3, #0
 8007008:	d1e3      	bne.n	8006fd2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	3314      	adds	r3, #20
 8007010:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007014:	e853 3f00 	ldrex	r3, [r3]
 8007018:	623b      	str	r3, [r7, #32]
   return(result);
 800701a:	6a3b      	ldr	r3, [r7, #32]
 800701c:	f023 0301 	bic.w	r3, r3, #1
 8007020:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	3314      	adds	r3, #20
 800702a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800702e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007030:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007032:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007034:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007036:	e841 2300 	strex	r3, r2, [r1]
 800703a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800703c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703e:	2b00      	cmp	r3, #0
 8007040:	d1e3      	bne.n	800700a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2220      	movs	r2, #32
 8007046:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	330c      	adds	r3, #12
 8007056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	e853 3f00 	ldrex	r3, [r3]
 800705e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f023 0310 	bic.w	r3, r3, #16
 8007066:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	330c      	adds	r3, #12
 8007070:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007074:	61fa      	str	r2, [r7, #28]
 8007076:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007078:	69b9      	ldr	r1, [r7, #24]
 800707a:	69fa      	ldr	r2, [r7, #28]
 800707c:	e841 2300 	strex	r3, r2, [r1]
 8007080:	617b      	str	r3, [r7, #20]
   return(result);
 8007082:	697b      	ldr	r3, [r7, #20]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d1e3      	bne.n	8007050 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2202      	movs	r2, #2
 800708c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800708e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007092:	4619      	mov	r1, r3
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f83d 	bl	8007114 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800709a:	e023      	b.n	80070e4 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800709c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d009      	beq.n	80070bc <HAL_UART_IRQHandler+0x524>
 80070a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d003      	beq.n	80070bc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80070b4:	6878      	ldr	r0, [r7, #4]
 80070b6:	f000 f940 	bl	800733a <UART_Transmit_IT>
    return;
 80070ba:	e014      	b.n	80070e6 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80070bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d00e      	beq.n	80070e6 <HAL_UART_IRQHandler+0x54e>
 80070c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d008      	beq.n	80070e6 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f980 	bl	80073da <UART_EndTransmit_IT>
    return;
 80070da:	e004      	b.n	80070e6 <HAL_UART_IRQHandler+0x54e>
    return;
 80070dc:	bf00      	nop
 80070de:	e002      	b.n	80070e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80070e0:	bf00      	nop
 80070e2:	e000      	b.n	80070e6 <HAL_UART_IRQHandler+0x54e>
      return;
 80070e4:	bf00      	nop
  }
}
 80070e6:	37e8      	adds	r7, #232	@ 0xe8
 80070e8:	46bd      	mov	sp, r7
 80070ea:	bd80      	pop	{r7, pc}

080070ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b083      	sub	sp, #12
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070f4:	bf00      	nop
 80070f6:	370c      	adds	r7, #12
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007100:	b480      	push	{r7}
 8007102:	b083      	sub	sp, #12
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007108:	bf00      	nop
 800710a:	370c      	adds	r7, #12
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007114:	b480      	push	{r7}
 8007116:	b083      	sub	sp, #12
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007120:	bf00      	nop
 8007122:	370c      	adds	r7, #12
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr

0800712c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b086      	sub	sp, #24
 8007130:	af00      	add	r7, sp, #0
 8007132:	60f8      	str	r0, [r7, #12]
 8007134:	60b9      	str	r1, [r7, #8]
 8007136:	603b      	str	r3, [r7, #0]
 8007138:	4613      	mov	r3, r2
 800713a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800713c:	e03b      	b.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800713e:	6a3b      	ldr	r3, [r7, #32]
 8007140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007144:	d037      	beq.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007146:	f7fc f96d 	bl	8003424 <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	6a3a      	ldr	r2, [r7, #32]
 8007152:	429a      	cmp	r2, r3
 8007154:	d302      	bcc.n	800715c <UART_WaitOnFlagUntilTimeout+0x30>
 8007156:	6a3b      	ldr	r3, [r7, #32]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d101      	bne.n	8007160 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e03a      	b.n	80071d6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f003 0304 	and.w	r3, r3, #4
 800716a:	2b00      	cmp	r3, #0
 800716c:	d023      	beq.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	2b80      	cmp	r3, #128	@ 0x80
 8007172:	d020      	beq.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	2b40      	cmp	r3, #64	@ 0x40
 8007178:	d01d      	beq.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0308 	and.w	r3, r3, #8
 8007184:	2b08      	cmp	r3, #8
 8007186:	d116      	bne.n	80071b6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007188:	2300      	movs	r3, #0
 800718a:	617b      	str	r3, [r7, #20]
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	617b      	str	r3, [r7, #20]
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	685b      	ldr	r3, [r3, #4]
 800719a:	617b      	str	r3, [r7, #20]
 800719c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800719e:	68f8      	ldr	r0, [r7, #12]
 80071a0:	f000 f857 	bl	8007252 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2208      	movs	r2, #8
 80071a8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80071b2:	2301      	movs	r3, #1
 80071b4:	e00f      	b.n	80071d6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681a      	ldr	r2, [r3, #0]
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	4013      	ands	r3, r2
 80071c0:	68ba      	ldr	r2, [r7, #8]
 80071c2:	429a      	cmp	r2, r3
 80071c4:	bf0c      	ite	eq
 80071c6:	2301      	moveq	r3, #1
 80071c8:	2300      	movne	r3, #0
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	461a      	mov	r2, r3
 80071ce:	79fb      	ldrb	r3, [r7, #7]
 80071d0:	429a      	cmp	r2, r3
 80071d2:	d0b4      	beq.n	800713e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80071d4:	2300      	movs	r3, #0
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3718      	adds	r7, #24
 80071da:	46bd      	mov	sp, r7
 80071dc:	bd80      	pop	{r7, pc}

080071de <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071de:	b480      	push	{r7}
 80071e0:	b085      	sub	sp, #20
 80071e2:	af00      	add	r7, sp, #0
 80071e4:	60f8      	str	r0, [r7, #12]
 80071e6:	60b9      	str	r1, [r7, #8]
 80071e8:	4613      	mov	r3, r2
 80071ea:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	68ba      	ldr	r2, [r7, #8]
 80071f0:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	88fa      	ldrh	r2, [r7, #6]
 80071f6:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	88fa      	ldrh	r2, [r7, #6]
 80071fc:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2200      	movs	r2, #0
 8007202:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	2222      	movs	r2, #34	@ 0x22
 8007208:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	691b      	ldr	r3, [r3, #16]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d007      	beq.n	8007224 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	68da      	ldr	r2, [r3, #12]
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007222:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	695a      	ldr	r2, [r3, #20]
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f042 0201 	orr.w	r2, r2, #1
 8007232:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68da      	ldr	r2, [r3, #12]
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	f042 0220 	orr.w	r2, r2, #32
 8007242:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007244:	2300      	movs	r3, #0
}
 8007246:	4618      	mov	r0, r3
 8007248:	3714      	adds	r7, #20
 800724a:	46bd      	mov	sp, r7
 800724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007250:	4770      	bx	lr

08007252 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007252:	b480      	push	{r7}
 8007254:	b095      	sub	sp, #84	@ 0x54
 8007256:	af00      	add	r7, sp, #0
 8007258:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	330c      	adds	r3, #12
 8007260:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007264:	e853 3f00 	ldrex	r3, [r3]
 8007268:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800726a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800726c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007270:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	330c      	adds	r3, #12
 8007278:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800727a:	643a      	str	r2, [r7, #64]	@ 0x40
 800727c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007280:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007282:	e841 2300 	strex	r3, r2, [r1]
 8007286:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800728a:	2b00      	cmp	r3, #0
 800728c:	d1e5      	bne.n	800725a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	3314      	adds	r3, #20
 8007294:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007296:	6a3b      	ldr	r3, [r7, #32]
 8007298:	e853 3f00 	ldrex	r3, [r3]
 800729c:	61fb      	str	r3, [r7, #28]
   return(result);
 800729e:	69fb      	ldr	r3, [r7, #28]
 80072a0:	f023 0301 	bic.w	r3, r3, #1
 80072a4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	3314      	adds	r3, #20
 80072ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80072b0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80072b4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072b6:	e841 2300 	strex	r3, r2, [r1]
 80072ba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80072bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d1e5      	bne.n	800728e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072c6:	2b01      	cmp	r3, #1
 80072c8:	d119      	bne.n	80072fe <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	330c      	adds	r3, #12
 80072d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	e853 3f00 	ldrex	r3, [r3]
 80072d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	f023 0310 	bic.w	r3, r3, #16
 80072e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	330c      	adds	r3, #12
 80072e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072ea:	61ba      	str	r2, [r7, #24]
 80072ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072ee:	6979      	ldr	r1, [r7, #20]
 80072f0:	69ba      	ldr	r2, [r7, #24]
 80072f2:	e841 2300 	strex	r3, r2, [r1]
 80072f6:	613b      	str	r3, [r7, #16]
   return(result);
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d1e5      	bne.n	80072ca <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2220      	movs	r2, #32
 8007302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2200      	movs	r2, #0
 800730a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800730c:	bf00      	nop
 800730e:	3754      	adds	r7, #84	@ 0x54
 8007310:	46bd      	mov	sp, r7
 8007312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007316:	4770      	bx	lr

08007318 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007318:	b580      	push	{r7, lr}
 800731a:	b084      	sub	sp, #16
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007324:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2200      	movs	r2, #0
 800732a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800732c:	68f8      	ldr	r0, [r7, #12]
 800732e:	f7ff fee7 	bl	8007100 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007332:	bf00      	nop
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800733a:	b480      	push	{r7}
 800733c:	b085      	sub	sp, #20
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b21      	cmp	r3, #33	@ 0x21
 800734c:	d13e      	bne.n	80073cc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	689b      	ldr	r3, [r3, #8]
 8007352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007356:	d114      	bne.n	8007382 <UART_Transmit_IT+0x48>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d110      	bne.n	8007382 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	6a1b      	ldr	r3, [r3, #32]
 8007364:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	461a      	mov	r2, r3
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007374:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a1b      	ldr	r3, [r3, #32]
 800737a:	1c9a      	adds	r2, r3, #2
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	621a      	str	r2, [r3, #32]
 8007380:	e008      	b.n	8007394 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a1b      	ldr	r3, [r3, #32]
 8007386:	1c59      	adds	r1, r3, #1
 8007388:	687a      	ldr	r2, [r7, #4]
 800738a:	6211      	str	r1, [r2, #32]
 800738c:	781a      	ldrb	r2, [r3, #0]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007398:	b29b      	uxth	r3, r3
 800739a:	3b01      	subs	r3, #1
 800739c:	b29b      	uxth	r3, r3
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	4619      	mov	r1, r3
 80073a2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d10f      	bne.n	80073c8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	68da      	ldr	r2, [r3, #12]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80073b6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68da      	ldr	r2, [r3, #12]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80073c6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80073c8:	2300      	movs	r3, #0
 80073ca:	e000      	b.n	80073ce <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80073cc:	2302      	movs	r3, #2
  }
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3714      	adds	r7, #20
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr

080073da <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80073da:	b580      	push	{r7, lr}
 80073dc:	b082      	sub	sp, #8
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	68da      	ldr	r2, [r3, #12]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80073f0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	2220      	movs	r2, #32
 80073f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80073fa:	6878      	ldr	r0, [r7, #4]
 80073fc:	f7ff fe76 	bl	80070ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3708      	adds	r7, #8
 8007406:	46bd      	mov	sp, r7
 8007408:	bd80      	pop	{r7, pc}

0800740a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800740a:	b580      	push	{r7, lr}
 800740c:	b08c      	sub	sp, #48	@ 0x30
 800740e:	af00      	add	r7, sp, #0
 8007410:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007412:	2300      	movs	r3, #0
 8007414:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8007416:	2300      	movs	r3, #0
 8007418:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007420:	b2db      	uxtb	r3, r3
 8007422:	2b22      	cmp	r3, #34	@ 0x22
 8007424:	f040 80aa 	bne.w	800757c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007430:	d115      	bne.n	800745e <UART_Receive_IT+0x54>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d111      	bne.n	800745e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800743e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	b29b      	uxth	r3, r3
 8007448:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800744c:	b29a      	uxth	r2, r3
 800744e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007450:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007456:	1c9a      	adds	r2, r3, #2
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	629a      	str	r2, [r3, #40]	@ 0x28
 800745c:	e024      	b.n	80074a8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007462:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800746c:	d007      	beq.n	800747e <UART_Receive_IT+0x74>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	689b      	ldr	r3, [r3, #8]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d10a      	bne.n	800748c <UART_Receive_IT+0x82>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	691b      	ldr	r3, [r3, #16]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d106      	bne.n	800748c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	b2da      	uxtb	r2, r3
 8007486:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007488:	701a      	strb	r2, [r3, #0]
 800748a:	e008      	b.n	800749e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	b2db      	uxtb	r3, r3
 8007494:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007498:	b2da      	uxtb	r2, r3
 800749a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800749c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a2:	1c5a      	adds	r2, r3, #1
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	3b01      	subs	r3, #1
 80074b0:	b29b      	uxth	r3, r3
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	4619      	mov	r1, r3
 80074b6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d15d      	bne.n	8007578 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	68da      	ldr	r2, [r3, #12]
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f022 0220 	bic.w	r2, r2, #32
 80074ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68da      	ldr	r2, [r3, #12]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80074da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	695a      	ldr	r2, [r3, #20]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f022 0201 	bic.w	r2, r2, #1
 80074ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2220      	movs	r2, #32
 80074f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2200      	movs	r2, #0
 80074f8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d135      	bne.n	800756e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2200      	movs	r2, #0
 8007506:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	330c      	adds	r3, #12
 800750e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	e853 3f00 	ldrex	r3, [r3]
 8007516:	613b      	str	r3, [r7, #16]
   return(result);
 8007518:	693b      	ldr	r3, [r7, #16]
 800751a:	f023 0310 	bic.w	r3, r3, #16
 800751e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	330c      	adds	r3, #12
 8007526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007528:	623a      	str	r2, [r7, #32]
 800752a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752c:	69f9      	ldr	r1, [r7, #28]
 800752e:	6a3a      	ldr	r2, [r7, #32]
 8007530:	e841 2300 	strex	r3, r2, [r1]
 8007534:	61bb      	str	r3, [r7, #24]
   return(result);
 8007536:	69bb      	ldr	r3, [r7, #24]
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1e5      	bne.n	8007508 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0310 	and.w	r3, r3, #16
 8007546:	2b10      	cmp	r3, #16
 8007548:	d10a      	bne.n	8007560 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800754a:	2300      	movs	r3, #0
 800754c:	60fb      	str	r3, [r7, #12]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	60fb      	str	r3, [r7, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	685b      	ldr	r3, [r3, #4]
 800755c:	60fb      	str	r3, [r7, #12]
 800755e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007564:	4619      	mov	r1, r3
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f7ff fdd4 	bl	8007114 <HAL_UARTEx_RxEventCallback>
 800756c:	e002      	b.n	8007574 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7fb fd9e 	bl	80030b0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	e002      	b.n	800757e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007578:	2300      	movs	r3, #0
 800757a:	e000      	b.n	800757e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800757c:	2302      	movs	r3, #2
  }
}
 800757e:	4618      	mov	r0, r3
 8007580:	3730      	adds	r7, #48	@ 0x30
 8007582:	46bd      	mov	sp, r7
 8007584:	bd80      	pop	{r7, pc}
	...

08007588 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007588:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800758c:	b0c0      	sub	sp, #256	@ 0x100
 800758e:	af00      	add	r7, sp, #0
 8007590:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80075a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075a4:	68d9      	ldr	r1, [r3, #12]
 80075a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075aa:	681a      	ldr	r2, [r3, #0]
 80075ac:	ea40 0301 	orr.w	r3, r0, r1
 80075b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80075b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	431a      	orrs	r2, r3
 80075c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075c4:	695b      	ldr	r3, [r3, #20]
 80075c6:	431a      	orrs	r2, r3
 80075c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	4313      	orrs	r3, r2
 80075d0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80075d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68db      	ldr	r3, [r3, #12]
 80075dc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80075e0:	f021 010c 	bic.w	r1, r1, #12
 80075e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e8:	681a      	ldr	r2, [r3, #0]
 80075ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80075ee:	430b      	orrs	r3, r1
 80075f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80075f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80075fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007602:	6999      	ldr	r1, [r3, #24]
 8007604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007608:	681a      	ldr	r2, [r3, #0]
 800760a:	ea40 0301 	orr.w	r3, r0, r1
 800760e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	4b8f      	ldr	r3, [pc, #572]	@ (8007854 <UART_SetConfig+0x2cc>)
 8007618:	429a      	cmp	r2, r3
 800761a:	d005      	beq.n	8007628 <UART_SetConfig+0xa0>
 800761c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	4b8d      	ldr	r3, [pc, #564]	@ (8007858 <UART_SetConfig+0x2d0>)
 8007624:	429a      	cmp	r2, r3
 8007626:	d104      	bne.n	8007632 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007628:	f7fe f85c 	bl	80056e4 <HAL_RCC_GetPCLK2Freq>
 800762c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007630:	e003      	b.n	800763a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007632:	f7fe f843 	bl	80056bc <HAL_RCC_GetPCLK1Freq>
 8007636:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800763a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800763e:	69db      	ldr	r3, [r3, #28]
 8007640:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007644:	f040 810c 	bne.w	8007860 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007648:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800764c:	2200      	movs	r2, #0
 800764e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007652:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007656:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800765a:	4622      	mov	r2, r4
 800765c:	462b      	mov	r3, r5
 800765e:	1891      	adds	r1, r2, r2
 8007660:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007662:	415b      	adcs	r3, r3
 8007664:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007666:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800766a:	4621      	mov	r1, r4
 800766c:	eb12 0801 	adds.w	r8, r2, r1
 8007670:	4629      	mov	r1, r5
 8007672:	eb43 0901 	adc.w	r9, r3, r1
 8007676:	f04f 0200 	mov.w	r2, #0
 800767a:	f04f 0300 	mov.w	r3, #0
 800767e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007682:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007686:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800768a:	4690      	mov	r8, r2
 800768c:	4699      	mov	r9, r3
 800768e:	4623      	mov	r3, r4
 8007690:	eb18 0303 	adds.w	r3, r8, r3
 8007694:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007698:	462b      	mov	r3, r5
 800769a:	eb49 0303 	adc.w	r3, r9, r3
 800769e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80076a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a6:	685b      	ldr	r3, [r3, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80076ae:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80076b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80076b6:	460b      	mov	r3, r1
 80076b8:	18db      	adds	r3, r3, r3
 80076ba:	653b      	str	r3, [r7, #80]	@ 0x50
 80076bc:	4613      	mov	r3, r2
 80076be:	eb42 0303 	adc.w	r3, r2, r3
 80076c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80076c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80076c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80076cc:	f7f8 fd84 	bl	80001d8 <__aeabi_uldivmod>
 80076d0:	4602      	mov	r2, r0
 80076d2:	460b      	mov	r3, r1
 80076d4:	4b61      	ldr	r3, [pc, #388]	@ (800785c <UART_SetConfig+0x2d4>)
 80076d6:	fba3 2302 	umull	r2, r3, r3, r2
 80076da:	095b      	lsrs	r3, r3, #5
 80076dc:	011c      	lsls	r4, r3, #4
 80076de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80076e2:	2200      	movs	r2, #0
 80076e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80076e8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80076ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80076f0:	4642      	mov	r2, r8
 80076f2:	464b      	mov	r3, r9
 80076f4:	1891      	adds	r1, r2, r2
 80076f6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80076f8:	415b      	adcs	r3, r3
 80076fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007700:	4641      	mov	r1, r8
 8007702:	eb12 0a01 	adds.w	sl, r2, r1
 8007706:	4649      	mov	r1, r9
 8007708:	eb43 0b01 	adc.w	fp, r3, r1
 800770c:	f04f 0200 	mov.w	r2, #0
 8007710:	f04f 0300 	mov.w	r3, #0
 8007714:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007718:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800771c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007720:	4692      	mov	sl, r2
 8007722:	469b      	mov	fp, r3
 8007724:	4643      	mov	r3, r8
 8007726:	eb1a 0303 	adds.w	r3, sl, r3
 800772a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800772e:	464b      	mov	r3, r9
 8007730:	eb4b 0303 	adc.w	r3, fp, r3
 8007734:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007744:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007748:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800774c:	460b      	mov	r3, r1
 800774e:	18db      	adds	r3, r3, r3
 8007750:	643b      	str	r3, [r7, #64]	@ 0x40
 8007752:	4613      	mov	r3, r2
 8007754:	eb42 0303 	adc.w	r3, r2, r3
 8007758:	647b      	str	r3, [r7, #68]	@ 0x44
 800775a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800775e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007762:	f7f8 fd39 	bl	80001d8 <__aeabi_uldivmod>
 8007766:	4602      	mov	r2, r0
 8007768:	460b      	mov	r3, r1
 800776a:	4611      	mov	r1, r2
 800776c:	4b3b      	ldr	r3, [pc, #236]	@ (800785c <UART_SetConfig+0x2d4>)
 800776e:	fba3 2301 	umull	r2, r3, r3, r1
 8007772:	095b      	lsrs	r3, r3, #5
 8007774:	2264      	movs	r2, #100	@ 0x64
 8007776:	fb02 f303 	mul.w	r3, r2, r3
 800777a:	1acb      	subs	r3, r1, r3
 800777c:	00db      	lsls	r3, r3, #3
 800777e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007782:	4b36      	ldr	r3, [pc, #216]	@ (800785c <UART_SetConfig+0x2d4>)
 8007784:	fba3 2302 	umull	r2, r3, r3, r2
 8007788:	095b      	lsrs	r3, r3, #5
 800778a:	005b      	lsls	r3, r3, #1
 800778c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007790:	441c      	add	r4, r3
 8007792:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007796:	2200      	movs	r2, #0
 8007798:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800779c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80077a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80077a4:	4642      	mov	r2, r8
 80077a6:	464b      	mov	r3, r9
 80077a8:	1891      	adds	r1, r2, r2
 80077aa:	63b9      	str	r1, [r7, #56]	@ 0x38
 80077ac:	415b      	adcs	r3, r3
 80077ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80077b4:	4641      	mov	r1, r8
 80077b6:	1851      	adds	r1, r2, r1
 80077b8:	6339      	str	r1, [r7, #48]	@ 0x30
 80077ba:	4649      	mov	r1, r9
 80077bc:	414b      	adcs	r3, r1
 80077be:	637b      	str	r3, [r7, #52]	@ 0x34
 80077c0:	f04f 0200 	mov.w	r2, #0
 80077c4:	f04f 0300 	mov.w	r3, #0
 80077c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80077cc:	4659      	mov	r1, fp
 80077ce:	00cb      	lsls	r3, r1, #3
 80077d0:	4651      	mov	r1, sl
 80077d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077d6:	4651      	mov	r1, sl
 80077d8:	00ca      	lsls	r2, r1, #3
 80077da:	4610      	mov	r0, r2
 80077dc:	4619      	mov	r1, r3
 80077de:	4603      	mov	r3, r0
 80077e0:	4642      	mov	r2, r8
 80077e2:	189b      	adds	r3, r3, r2
 80077e4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80077e8:	464b      	mov	r3, r9
 80077ea:	460a      	mov	r2, r1
 80077ec:	eb42 0303 	adc.w	r3, r2, r3
 80077f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80077f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	2200      	movs	r2, #0
 80077fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007800:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007804:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007808:	460b      	mov	r3, r1
 800780a:	18db      	adds	r3, r3, r3
 800780c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800780e:	4613      	mov	r3, r2
 8007810:	eb42 0303 	adc.w	r3, r2, r3
 8007814:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007816:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800781a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800781e:	f7f8 fcdb 	bl	80001d8 <__aeabi_uldivmod>
 8007822:	4602      	mov	r2, r0
 8007824:	460b      	mov	r3, r1
 8007826:	4b0d      	ldr	r3, [pc, #52]	@ (800785c <UART_SetConfig+0x2d4>)
 8007828:	fba3 1302 	umull	r1, r3, r3, r2
 800782c:	095b      	lsrs	r3, r3, #5
 800782e:	2164      	movs	r1, #100	@ 0x64
 8007830:	fb01 f303 	mul.w	r3, r1, r3
 8007834:	1ad3      	subs	r3, r2, r3
 8007836:	00db      	lsls	r3, r3, #3
 8007838:	3332      	adds	r3, #50	@ 0x32
 800783a:	4a08      	ldr	r2, [pc, #32]	@ (800785c <UART_SetConfig+0x2d4>)
 800783c:	fba2 2303 	umull	r2, r3, r2, r3
 8007840:	095b      	lsrs	r3, r3, #5
 8007842:	f003 0207 	and.w	r2, r3, #7
 8007846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	4422      	add	r2, r4
 800784e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007850:	e106      	b.n	8007a60 <UART_SetConfig+0x4d8>
 8007852:	bf00      	nop
 8007854:	40011000 	.word	0x40011000
 8007858:	40011400 	.word	0x40011400
 800785c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007860:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007864:	2200      	movs	r2, #0
 8007866:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800786a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800786e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007872:	4642      	mov	r2, r8
 8007874:	464b      	mov	r3, r9
 8007876:	1891      	adds	r1, r2, r2
 8007878:	6239      	str	r1, [r7, #32]
 800787a:	415b      	adcs	r3, r3
 800787c:	627b      	str	r3, [r7, #36]	@ 0x24
 800787e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007882:	4641      	mov	r1, r8
 8007884:	1854      	adds	r4, r2, r1
 8007886:	4649      	mov	r1, r9
 8007888:	eb43 0501 	adc.w	r5, r3, r1
 800788c:	f04f 0200 	mov.w	r2, #0
 8007890:	f04f 0300 	mov.w	r3, #0
 8007894:	00eb      	lsls	r3, r5, #3
 8007896:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800789a:	00e2      	lsls	r2, r4, #3
 800789c:	4614      	mov	r4, r2
 800789e:	461d      	mov	r5, r3
 80078a0:	4643      	mov	r3, r8
 80078a2:	18e3      	adds	r3, r4, r3
 80078a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80078a8:	464b      	mov	r3, r9
 80078aa:	eb45 0303 	adc.w	r3, r5, r3
 80078ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80078b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	2200      	movs	r2, #0
 80078ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80078be:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80078c2:	f04f 0200 	mov.w	r2, #0
 80078c6:	f04f 0300 	mov.w	r3, #0
 80078ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80078ce:	4629      	mov	r1, r5
 80078d0:	008b      	lsls	r3, r1, #2
 80078d2:	4621      	mov	r1, r4
 80078d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078d8:	4621      	mov	r1, r4
 80078da:	008a      	lsls	r2, r1, #2
 80078dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80078e0:	f7f8 fc7a 	bl	80001d8 <__aeabi_uldivmod>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	4b60      	ldr	r3, [pc, #384]	@ (8007a6c <UART_SetConfig+0x4e4>)
 80078ea:	fba3 2302 	umull	r2, r3, r3, r2
 80078ee:	095b      	lsrs	r3, r3, #5
 80078f0:	011c      	lsls	r4, r3, #4
 80078f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80078f6:	2200      	movs	r2, #0
 80078f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80078fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007900:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007904:	4642      	mov	r2, r8
 8007906:	464b      	mov	r3, r9
 8007908:	1891      	adds	r1, r2, r2
 800790a:	61b9      	str	r1, [r7, #24]
 800790c:	415b      	adcs	r3, r3
 800790e:	61fb      	str	r3, [r7, #28]
 8007910:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007914:	4641      	mov	r1, r8
 8007916:	1851      	adds	r1, r2, r1
 8007918:	6139      	str	r1, [r7, #16]
 800791a:	4649      	mov	r1, r9
 800791c:	414b      	adcs	r3, r1
 800791e:	617b      	str	r3, [r7, #20]
 8007920:	f04f 0200 	mov.w	r2, #0
 8007924:	f04f 0300 	mov.w	r3, #0
 8007928:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800792c:	4659      	mov	r1, fp
 800792e:	00cb      	lsls	r3, r1, #3
 8007930:	4651      	mov	r1, sl
 8007932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007936:	4651      	mov	r1, sl
 8007938:	00ca      	lsls	r2, r1, #3
 800793a:	4610      	mov	r0, r2
 800793c:	4619      	mov	r1, r3
 800793e:	4603      	mov	r3, r0
 8007940:	4642      	mov	r2, r8
 8007942:	189b      	adds	r3, r3, r2
 8007944:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007948:	464b      	mov	r3, r9
 800794a:	460a      	mov	r2, r1
 800794c:	eb42 0303 	adc.w	r3, r2, r3
 8007950:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007958:	685b      	ldr	r3, [r3, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800795e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007960:	f04f 0200 	mov.w	r2, #0
 8007964:	f04f 0300 	mov.w	r3, #0
 8007968:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800796c:	4649      	mov	r1, r9
 800796e:	008b      	lsls	r3, r1, #2
 8007970:	4641      	mov	r1, r8
 8007972:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007976:	4641      	mov	r1, r8
 8007978:	008a      	lsls	r2, r1, #2
 800797a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800797e:	f7f8 fc2b 	bl	80001d8 <__aeabi_uldivmod>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	4611      	mov	r1, r2
 8007988:	4b38      	ldr	r3, [pc, #224]	@ (8007a6c <UART_SetConfig+0x4e4>)
 800798a:	fba3 2301 	umull	r2, r3, r3, r1
 800798e:	095b      	lsrs	r3, r3, #5
 8007990:	2264      	movs	r2, #100	@ 0x64
 8007992:	fb02 f303 	mul.w	r3, r2, r3
 8007996:	1acb      	subs	r3, r1, r3
 8007998:	011b      	lsls	r3, r3, #4
 800799a:	3332      	adds	r3, #50	@ 0x32
 800799c:	4a33      	ldr	r2, [pc, #204]	@ (8007a6c <UART_SetConfig+0x4e4>)
 800799e:	fba2 2303 	umull	r2, r3, r2, r3
 80079a2:	095b      	lsrs	r3, r3, #5
 80079a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80079a8:	441c      	add	r4, r3
 80079aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079ae:	2200      	movs	r2, #0
 80079b0:	673b      	str	r3, [r7, #112]	@ 0x70
 80079b2:	677a      	str	r2, [r7, #116]	@ 0x74
 80079b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80079b8:	4642      	mov	r2, r8
 80079ba:	464b      	mov	r3, r9
 80079bc:	1891      	adds	r1, r2, r2
 80079be:	60b9      	str	r1, [r7, #8]
 80079c0:	415b      	adcs	r3, r3
 80079c2:	60fb      	str	r3, [r7, #12]
 80079c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80079c8:	4641      	mov	r1, r8
 80079ca:	1851      	adds	r1, r2, r1
 80079cc:	6039      	str	r1, [r7, #0]
 80079ce:	4649      	mov	r1, r9
 80079d0:	414b      	adcs	r3, r1
 80079d2:	607b      	str	r3, [r7, #4]
 80079d4:	f04f 0200 	mov.w	r2, #0
 80079d8:	f04f 0300 	mov.w	r3, #0
 80079dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80079e0:	4659      	mov	r1, fp
 80079e2:	00cb      	lsls	r3, r1, #3
 80079e4:	4651      	mov	r1, sl
 80079e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079ea:	4651      	mov	r1, sl
 80079ec:	00ca      	lsls	r2, r1, #3
 80079ee:	4610      	mov	r0, r2
 80079f0:	4619      	mov	r1, r3
 80079f2:	4603      	mov	r3, r0
 80079f4:	4642      	mov	r2, r8
 80079f6:	189b      	adds	r3, r3, r2
 80079f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80079fa:	464b      	mov	r3, r9
 80079fc:	460a      	mov	r2, r1
 80079fe:	eb42 0303 	adc.w	r3, r2, r3
 8007a02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a08:	685b      	ldr	r3, [r3, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	663b      	str	r3, [r7, #96]	@ 0x60
 8007a0e:	667a      	str	r2, [r7, #100]	@ 0x64
 8007a10:	f04f 0200 	mov.w	r2, #0
 8007a14:	f04f 0300 	mov.w	r3, #0
 8007a18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007a1c:	4649      	mov	r1, r9
 8007a1e:	008b      	lsls	r3, r1, #2
 8007a20:	4641      	mov	r1, r8
 8007a22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a26:	4641      	mov	r1, r8
 8007a28:	008a      	lsls	r2, r1, #2
 8007a2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007a2e:	f7f8 fbd3 	bl	80001d8 <__aeabi_uldivmod>
 8007a32:	4602      	mov	r2, r0
 8007a34:	460b      	mov	r3, r1
 8007a36:	4b0d      	ldr	r3, [pc, #52]	@ (8007a6c <UART_SetConfig+0x4e4>)
 8007a38:	fba3 1302 	umull	r1, r3, r3, r2
 8007a3c:	095b      	lsrs	r3, r3, #5
 8007a3e:	2164      	movs	r1, #100	@ 0x64
 8007a40:	fb01 f303 	mul.w	r3, r1, r3
 8007a44:	1ad3      	subs	r3, r2, r3
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	3332      	adds	r3, #50	@ 0x32
 8007a4a:	4a08      	ldr	r2, [pc, #32]	@ (8007a6c <UART_SetConfig+0x4e4>)
 8007a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a50:	095b      	lsrs	r3, r3, #5
 8007a52:	f003 020f 	and.w	r2, r3, #15
 8007a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	4422      	add	r2, r4
 8007a5e:	609a      	str	r2, [r3, #8]
}
 8007a60:	bf00      	nop
 8007a62:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007a66:	46bd      	mov	sp, r7
 8007a68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007a6c:	51eb851f 	.word	0x51eb851f

08007a70 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8007a70:	b480      	push	{r7}
 8007a72:	b087      	sub	sp, #28
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a84:	683a      	ldr	r2, [r7, #0]
 8007a86:	6812      	ldr	r2, [r2, #0]
 8007a88:	f023 0101 	bic.w	r1, r3, #1
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	2b08      	cmp	r3, #8
 8007a98:	d102      	bne.n	8007aa0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007a9a:	2340      	movs	r3, #64	@ 0x40
 8007a9c:	617b      	str	r3, [r7, #20]
 8007a9e:	e001      	b.n	8007aa4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8007ab0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8007ab6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8007abc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8007ac2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8007ac8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8007aca:	683b      	ldr	r3, [r7, #0]
 8007acc:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8007ace:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8007ad4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8007ada:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8007ae0:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	699b      	ldr	r3, [r3, #24]
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007af8:	693a      	ldr	r2, [r7, #16]
 8007afa:	4313      	orrs	r3, r2
 8007afc:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8007afe:	4b10      	ldr	r3, [pc, #64]	@ (8007b40 <FSMC_NORSRAM_Init+0xd0>)
 8007b00:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8007b08:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8007b10:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	681a      	ldr	r2, [r3, #0]
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	43db      	mvns	r3, r3
 8007b20:	ea02 0103 	and.w	r1, r2, r3
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	681a      	ldr	r2, [r3, #0]
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	4319      	orrs	r1, r3
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8007b32:	2300      	movs	r3, #0
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	371c      	adds	r7, #28
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3e:	4770      	bx	lr
 8007b40:	0008fb7f 	.word	0x0008fb7f

08007b44 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b085      	sub	sp, #20
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8007b50:	68bb      	ldr	r3, [r7, #8]
 8007b52:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007b54:	68bb      	ldr	r3, [r7, #8]
 8007b56:	685b      	ldr	r3, [r3, #4]
 8007b58:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8007b5a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8007b62:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	68db      	ldr	r3, [r3, #12]
 8007b68:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8007b6a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007b6c:	68bb      	ldr	r3, [r7, #8]
 8007b6e:	691b      	ldr	r3, [r3, #16]
 8007b70:	3b01      	subs	r3, #1
 8007b72:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8007b74:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007b76:	68bb      	ldr	r3, [r7, #8]
 8007b78:	695b      	ldr	r3, [r3, #20]
 8007b7a:	3b02      	subs	r3, #2
 8007b7c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8007b7e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8007b82:	68bb      	ldr	r3, [r7, #8]
 8007b84:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8007b86:	687a      	ldr	r2, [r7, #4]
 8007b88:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8007b8a:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8007b92:	2300      	movs	r3, #0
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3714      	adds	r7, #20
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9e:	4770      	bx	lr

08007ba0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8007ba0:	b480      	push	{r7}
 8007ba2:	b085      	sub	sp, #20
 8007ba4:	af00      	add	r7, sp, #0
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	607a      	str	r2, [r7, #4]
 8007bac:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bb4:	d11d      	bne.n	8007bf2 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	687a      	ldr	r2, [r7, #4]
 8007bba:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007bbe:	4b13      	ldr	r3, [pc, #76]	@ (8007c0c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8007bc0:	4013      	ands	r3, r2
 8007bc2:	68ba      	ldr	r2, [r7, #8]
 8007bc4:	6811      	ldr	r1, [r2, #0]
 8007bc6:	68ba      	ldr	r2, [r7, #8]
 8007bc8:	6852      	ldr	r2, [r2, #4]
 8007bca:	0112      	lsls	r2, r2, #4
 8007bcc:	4311      	orrs	r1, r2
 8007bce:	68ba      	ldr	r2, [r7, #8]
 8007bd0:	6892      	ldr	r2, [r2, #8]
 8007bd2:	0212      	lsls	r2, r2, #8
 8007bd4:	4311      	orrs	r1, r2
 8007bd6:	68ba      	ldr	r2, [r7, #8]
 8007bd8:	6992      	ldr	r2, [r2, #24]
 8007bda:	4311      	orrs	r1, r2
 8007bdc:	68ba      	ldr	r2, [r7, #8]
 8007bde:	68d2      	ldr	r2, [r2, #12]
 8007be0:	0412      	lsls	r2, r2, #16
 8007be2:	430a      	orrs	r2, r1
 8007be4:	ea43 0102 	orr.w	r1, r3, r2
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007bf0:	e005      	b.n	8007bfe <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8007bfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8007bfe:	2300      	movs	r3, #0
}
 8007c00:	4618      	mov	r0, r3
 8007c02:	3714      	adds	r7, #20
 8007c04:	46bd      	mov	sp, r7
 8007c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0a:	4770      	bx	lr
 8007c0c:	cff00000 	.word	0xcff00000

08007c10 <memset>:
 8007c10:	4402      	add	r2, r0
 8007c12:	4603      	mov	r3, r0
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d100      	bne.n	8007c1a <memset+0xa>
 8007c18:	4770      	bx	lr
 8007c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8007c1e:	e7f9      	b.n	8007c14 <memset+0x4>

08007c20 <__libc_init_array>:
 8007c20:	b570      	push	{r4, r5, r6, lr}
 8007c22:	4d0d      	ldr	r5, [pc, #52]	@ (8007c58 <__libc_init_array+0x38>)
 8007c24:	4c0d      	ldr	r4, [pc, #52]	@ (8007c5c <__libc_init_array+0x3c>)
 8007c26:	1b64      	subs	r4, r4, r5
 8007c28:	10a4      	asrs	r4, r4, #2
 8007c2a:	2600      	movs	r6, #0
 8007c2c:	42a6      	cmp	r6, r4
 8007c2e:	d109      	bne.n	8007c44 <__libc_init_array+0x24>
 8007c30:	4d0b      	ldr	r5, [pc, #44]	@ (8007c60 <__libc_init_array+0x40>)
 8007c32:	4c0c      	ldr	r4, [pc, #48]	@ (8007c64 <__libc_init_array+0x44>)
 8007c34:	f000 f818 	bl	8007c68 <_init>
 8007c38:	1b64      	subs	r4, r4, r5
 8007c3a:	10a4      	asrs	r4, r4, #2
 8007c3c:	2600      	movs	r6, #0
 8007c3e:	42a6      	cmp	r6, r4
 8007c40:	d105      	bne.n	8007c4e <__libc_init_array+0x2e>
 8007c42:	bd70      	pop	{r4, r5, r6, pc}
 8007c44:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c48:	4798      	blx	r3
 8007c4a:	3601      	adds	r6, #1
 8007c4c:	e7ee      	b.n	8007c2c <__libc_init_array+0xc>
 8007c4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c52:	4798      	blx	r3
 8007c54:	3601      	adds	r6, #1
 8007c56:	e7f2      	b.n	8007c3e <__libc_init_array+0x1e>
 8007c58:	0800ad0c 	.word	0x0800ad0c
 8007c5c:	0800ad0c 	.word	0x0800ad0c
 8007c60:	0800ad0c 	.word	0x0800ad0c
 8007c64:	0800ad10 	.word	0x0800ad10

08007c68 <_init>:
 8007c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c6a:	bf00      	nop
 8007c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6e:	bc08      	pop	{r3}
 8007c70:	469e      	mov	lr, r3
 8007c72:	4770      	bx	lr

08007c74 <_fini>:
 8007c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c76:	bf00      	nop
 8007c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c7a:	bc08      	pop	{r3}
 8007c7c:	469e      	mov	lr, r3
 8007c7e:	4770      	bx	lr
