
/**
* \file
*         spi driver
* \author
*         Nguyen Van Hai <blue@ambo.com.vn>
*/
#include "spi.h"

void SPI_InitLowFreq(uint8_t channel)
{
	if(channel == 2)
	{
		/* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
		SPI2->CR1 &= SPI_CR1_CLEAR_Mask;
		SPI2->CR1 |= SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSI | SPI_CR1_SSM;
		/* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
		SPI2->I2SCFGR &= SPI_Mode_Select;		
	/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
		/* Write to SPIx CRCPOLY */
		SPI2->CRCPR = 7;
		/* Enable the selected SPI peripheral */
		SPI2->CR1 |= SPI_CR1_SPE;
	}
	else if(channel == 1)
	{
		
		RCC->APB2ENR |=  RCC_APB2ENR_SPI1EN;	/*enable clock for SPI1*/
		//SPI1 Init
		GPIOA->CRL 	 &= ~(GPIO_CRL_MODE5 | GPIO_CRL_CNF5 | 
											GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | 
											GPIO_CRL_MODE7 | GPIO_CRL_CNF7); // Clear PA5, PA6, PA7 
		HAL_SPI1_CS_SET_OUTPUT;
		HAL_SPI1_ACCEL_CS_SET_OUTPUT;
		HAL_SPI1_ACCEL_CS_DEASSERT;
		HAL_SPI1_CS_DEASSERT;							
		GPIOA->CRL   |=   GPIO_CRL_CNF5_1 | GPIO_CRL_MODE5_0 | GPIO_CRL_MODE5_1; // PB5 Alternate function output push-pull
		GPIOA->CRL   |=   GPIO_CRL_CNF6_1 | GPIO_CRL_MODE6_0 | GPIO_CRL_MODE6_1; // PB6 Alternate function output push-pull
		GPIOA->CRL   |=   GPIO_CRL_CNF7_1 | GPIO_CRL_MODE7_0 | GPIO_CRL_MODE7_1; // PB7 Alternate function output push-pull
		
			/* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
		SPI1->CR1 &= SPI_CR1_CLEAR_Mask;
		SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSI | SPI_CR1_SSM;// | SPI_CR1_CPHA | SPI_CR1_CPOL;
		/* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
		SPI1->I2SCFGR &= SPI_Mode_Select;		
	/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
		/* Write to SPIx CRCPOLY */
		SPI1->CRCPR = 7;
		/* Enable the selected SPI peripheral */
		SPI1->CR1 |= SPI_CR1_SPE;
	}
}

void SPI_InitHighFreq(uint8_t channel)
{
	if(channel == 2)
	{
		/* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
		SPI2->CR1 &= SPI_CR1_CLEAR_Mask;
		SPI2->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM;
		/* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
		SPI2->I2SCFGR &= SPI_Mode_Select;		
	/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
		/* Write to SPIx CRCPOLY */
		SPI2->CRCPR = 7;
		/* Enable the selected SPI peripheral */
		SPI2->CR1 |= SPI_CR1_SPE;
	}
	else if(channel == 1)
	{
		RCC->APB2ENR |=  RCC_APB2ENR_SPI1EN;	/*enable clock for SPI1*/
		//SPI1 Init
		GPIOA->CRL 	 &= ~(GPIO_CRL_MODE5 | GPIO_CRL_CNF5 | 
											GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | 
											GPIO_CRL_MODE7 | GPIO_CRL_CNF7); // Clear PA5, PA6, PA7 
		HAL_SPI1_CS_SET_OUTPUT;
		HAL_SPI1_CS_DEASSERT;							
		GPIOA->CRL   |=   GPIO_CRL_CNF5_1 | GPIO_CRL_MODE5_0 | GPIO_CRL_MODE5_1; // PB5 Alternate function output push-pull
		GPIOA->CRL   |=   GPIO_CRL_CNF6_1 | GPIO_CRL_MODE6_0 | GPIO_CRL_MODE6_1; // PB6 Alternate function output push-pull
		GPIOA->CRL   |=   GPIO_CRL_CNF7_1 | GPIO_CRL_MODE7_0 | GPIO_CRL_MODE7_1; // PB7 Alternate function output push-pull
		
			/* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
		SPI1->CR1 &= SPI_CR1_CLEAR_Mask;
		SPI1->CR1 |= SPI_CR1_MSTR | SPI_CR1_SSI | SPI_CR1_SSM | SPI_CR1_BR_0;// | SPI_CR1_CPHA | SPI_CR1_CPOL;
		/* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
		SPI1->I2SCFGR &= SPI_Mode_Select;		
	/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
		/* Write to SPIx CRCPOLY */
		SPI1->CRCPR = 7;
		/* Enable the selected SPI peripheral */
		SPI1->CR1 |= SPI_CR1_SPE;
	}
}


void SPI_DeInit(void)
{
	//SPI1 Init
	GPIOA->CRL 	 &= ~(
										GPIO_CRL_MODE5 | GPIO_CRL_CNF5 | 
										GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | 
										GPIO_CRL_MODE7 | GPIO_CRL_CNF7); // Clear PB4,PB5, PB6, PB7 
	HAL_SPI1_CS_SET_INPUT;
	RCC->APB2ENR &=  ~RCC_APB2ENR_SPI1EN;	/*enable clock for SPI1*/
}

uint8_t halSpiWriteByte(SPI_TypeDef* SPIx,uint8_t data)
{
	uint32_t timeOut = SPI_TIMEOUT;
	uint8_t rc;
	SPIx->DR = data;
	while((!(SPIx->SR & SPI_SR_RXNE)) && (timeOut--));
	rc = SPIx->DR;
	return rc;
}

void halSpiWriteMutilByte(const unsigned char* buf,uint32_t len)
{
	uint32_t c = len / 2;
	unsigned char rc;
	const unsigned char *p = buf;
	uint32_t timeOut = SPI_TIMEOUT;
	do 
	{
			SPI1->DR = *p++;
			timeOut = SPI_TIMEOUT;
			while((!(SPI1->SR & SPI_SR_RXNE)) && (timeOut--));
			rc = SPI1->DR;
			SPI1->DR = *p++;
			timeOut = SPI_TIMEOUT;
			while((!(SPI1->SR & SPI_SR_RXNE)) && (timeOut--));
			rc = SPI1->DR;
	} 
	while(--c);
}

void halSpiReadMutilByte(unsigned char* buf,uint32_t len)
{
	uint32_t c = len / 2;
	unsigned char *p = buf;
	uint32_t timeOut = SPI_TIMEOUT;
	do 
	{
			SPI1->DR = 0xff;
			timeOut = SPI_TIMEOUT;
			while((!(SPI1->SR & SPI_SR_RXNE)) && (timeOut--));
			*p++ = SPI1->DR;
			SPI1->DR = 0xff;
			timeOut = SPI_TIMEOUT;
			while((!(SPI1->SR & SPI_SR_RXNE)) && (timeOut--));
			*p++ = SPI1->DR;
	} 
	while(--c);
}





