$comment
	File created using the following command:
		vcd file Mux2_1Demo.msim.vcd -direction
$end
$date
	Mon Feb 27 15:04:41 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module mux4_1_vhd_vec_tst $end
$var wire 1 ! dataIn [3] $end
$var wire 1 " dataIn [2] $end
$var wire 1 # dataIn [1] $end
$var wire 1 $ dataIn [0] $end
$var wire 1 % dataOut $end
$var wire 1 & sel [1] $end
$var wire 1 ' sel [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_dataIn [3] $end
$var wire 1 2 ww_dataIn [2] $end
$var wire 1 3 ww_dataIn [1] $end
$var wire 1 4 ww_dataIn [0] $end
$var wire 1 5 ww_sel [1] $end
$var wire 1 6 ww_sel [0] $end
$var wire 1 7 ww_dataOut $end
$var wire 1 8 \dataOut~output_o\ $end
$var wire 1 9 \dataIn[2]~input_o\ $end
$var wire 1 : \dataIn[0]~input_o\ $end
$var wire 1 ; \sel[0]~input_o\ $end
$var wire 1 < \sel[1]~input_o\ $end
$var wire 1 = \dataIn[3]~input_o\ $end
$var wire 1 > \dataIn[1]~input_o\ $end
$var wire 1 ? \dataOut~0_combout\ $end
$var wire 1 @ \dataOut~1_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0(
1)
x*
1+
1,
1-
1.
1/
10
07
08
09
0:
0;
0<
0=
0>
0?
0@
0!
0"
0#
0$
0&
0'
01
02
03
04
05
06
$end
#50000
1!
11
1=
#80000
0!
1"
12
01
0=
19
#120000
0"
1#
13
02
09
1>
#170000
0#
1$
14
03
0>
1:
1@
18
17
1%
#230000
0$
04
0:
0@
08
07
0%
#270000
1!
1&
11
15
1<
1=
1?
#330000
0!
1"
12
01
0=
19
1@
18
17
1%
#400000
0"
1#
13
02
09
1>
0@
08
07
0%
#470000
0#
1$
14
03
0>
1:
#520000
0$
0&
04
05
0<
0:
0?
#1000000
