/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [20:0] _03_;
  wire [4:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = celloutsig_0_5z ? celloutsig_0_9z : celloutsig_0_2z;
  assign celloutsig_1_2z = ~((_00_ | in_data[161]) & _00_);
  assign celloutsig_0_2z = ~((celloutsig_0_0z | celloutsig_0_1z[2]) & celloutsig_0_1z[3]);
  assign celloutsig_0_10z = celloutsig_0_2z | celloutsig_0_3z[0];
  assign celloutsig_1_1z = _01_ | _02_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 21'h000000;
    else _03_ <= { in_data[48:37], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  reg [4:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 5'h00;
    else _11_ <= in_data[112:108];
  assign { _02_, _00_, _01_, _04_[1:0] } = _11_;
  assign celloutsig_1_19z = { _01_, _04_[1:0] } / { 1'h1, celloutsig_1_4z[1], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[25:15] / { 1'h1, in_data[80:71] };
  assign celloutsig_1_9z = { celloutsig_1_7z[3:2], _02_, _00_, _01_, _04_[1:0] } == { celloutsig_1_5z[4:2], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_4z[2:0], celloutsig_1_6z, celloutsig_1_7z } == { in_data[180:171], celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[143:132] <= { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_4z = { in_data[40:38], celloutsig_0_0z, celloutsig_0_0z } <= { in_data[80:77], celloutsig_0_2z };
  assign celloutsig_0_5z = { in_data[72:51], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z } && { in_data[90:87], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_7z = ! { in_data[32:31], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_3z = ! { in_data[113:99], celloutsig_1_2z };
  assign celloutsig_1_6z = celloutsig_1_4z * { in_data[180:178], celloutsig_1_2z };
  assign celloutsig_1_7z = { celloutsig_1_6z[3:1], celloutsig_1_2z } * { in_data[113:111], celloutsig_1_3z };
  assign celloutsig_0_0z = | in_data[38:34];
  assign celloutsig_0_9z = ^ { _03_[20:8], celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_3z = { in_data[80:79], celloutsig_0_0z } << in_data[87:85];
  assign celloutsig_1_5z = { celloutsig_1_4z[2:1], _02_, _00_, _01_, _04_[1:0] } <<< { _01_, _04_[1], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[100:97] - { _01_, _04_[1:0], celloutsig_1_3z };
  assign celloutsig_0_6z = ~((in_data[75] & celloutsig_0_1z[6]) | (celloutsig_0_4z & celloutsig_0_2z));
  assign _04_[4:2] = { _02_, _00_, _01_ };
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
