
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= LIMMEXT.Out=>B_EX.In                                   Premise(F8)
	S11= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F9)
	S12= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F10)
	S13= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F11)
	S14= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S15= FU.Bub_IF=>CU_IF.Bub                                   Premise(F13)
	S16= FU.Halt_IF=>CU_IF.Halt                                 Premise(F14)
	S17= ICache.Hit=>CU_IF.ICacheHit                            Premise(F15)
	S18= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F16)
	S19= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S20= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F18)
	S21= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F19)
	S22= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F20)
	S23= ICache.Hit=>FU.ICacheHit                               Premise(F21)
	S24= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F22)
	S25= IR_EX.Out=>FU.IR_EX                                    Premise(F23)
	S26= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F24)
	S27= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F25)
	S28= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F26)
	S29= ALU.Out=>FU.InEX                                       Premise(F27)
	S30= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F28)
	S31= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F29)
	S32= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F30)
	S33= IR_WB.Out20_16=>GPR.WReg                               Premise(F31)
	S34= IMMU.Addr=>IAddrReg.In                                 Premise(F32)
	S35= PC.Out=>ICache.IEA                                     Premise(F33)
	S36= ICache.IEA=addr                                        Path(S5,S35)
	S37= ICache.Hit=ICacheHit(addr)                             ICache-Search(S36)
	S38= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S36,S3)
	S39= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S37,S17)
	S40= FU.ICacheHit=ICacheHit(addr)                           Path(S37,S23)
	S41= ICache.Out=>ICacheReg.In                               Premise(F34)
	S42= ICacheReg.In={12,rS,rD,UIMM}                           Path(S38,S41)
	S43= PC.Out=>IMMU.IEA                                       Premise(F35)
	S44= IMMU.IEA=addr                                          Path(S5,S43)
	S45= CP0.ASID=>IMMU.PID                                     Premise(F36)
	S46= IMMU.PID=pid                                           Path(S4,S45)
	S47= IMMU.Addr={pid,addr}                                   IMMU-Search(S46,S44)
	S48= IAddrReg.In={pid,addr}                                 Path(S47,S34)
	S49= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S46,S44)
	S50= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S49,S18)
	S51= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F37)
	S52= ICache.Out=>IR_ID.In                                   Premise(F38)
	S53= IR_ID.In={12,rS,rD,UIMM}                               Path(S38,S52)
	S54= ICache.Out=>IR_IMMU.In                                 Premise(F39)
	S55= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S38,S54)
	S56= IR_EX.Out=>IR_MEM.In                                   Premise(F40)
	S57= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F41)
	S58= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F42)
	S59= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F43)
	S60= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F44)
	S61= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F45)
	S62= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F46)
	S63= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F47)
	S64= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F48)
	S65= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F49)
	S66= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F50)
	S67= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F51)
	S68= IR_EX.Out31_26=>CU_EX.Op                               Premise(F52)
	S69= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F53)
	S70= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F54)
	S71= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F55)
	S72= IR_ID.Out31_26=>CU_ID.Op                               Premise(F56)
	S73= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F57)
	S74= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F58)
	S75= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F59)
	S76= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F60)
	S77= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F61)
	S78= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F62)
	S79= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F63)
	S80= IR_WB.Out31_26=>CU_WB.Op                               Premise(F64)
	S81= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F65)
	S82= CtrlA_EX=0                                             Premise(F66)
	S83= CtrlB_EX=0                                             Premise(F67)
	S84= CtrlALUOut_MEM=0                                       Premise(F68)
	S85= CtrlALUOut_DMMU1=0                                     Premise(F69)
	S86= CtrlALUOut_DMMU2=0                                     Premise(F70)
	S87= CtrlALUOut_WB=0                                        Premise(F71)
	S88= CtrlA_MEM=0                                            Premise(F72)
	S89= CtrlA_WB=0                                             Premise(F73)
	S90= CtrlB_MEM=0                                            Premise(F74)
	S91= CtrlB_WB=0                                             Premise(F75)
	S92= CtrlICache=0                                           Premise(F76)
	S93= ICache[addr]={12,rS,rD,UIMM}                           ICache-Hold(S3,S92)
	S94= CtrlIMMU=0                                             Premise(F77)
	S95= CtrlIR_DMMU1=0                                         Premise(F78)
	S96= CtrlIR_DMMU2=0                                         Premise(F79)
	S97= CtrlIR_EX=0                                            Premise(F80)
	S98= CtrlIR_ID=1                                            Premise(F81)
	S99= [IR_ID]={12,rS,rD,UIMM}                                IR_ID-Write(S53,S98)
	S100= CtrlIR_IMMU=0                                         Premise(F82)
	S101= CtrlIR_MEM=0                                          Premise(F83)
	S102= CtrlIR_WB=0                                           Premise(F84)
	S103= CtrlGPR=0                                             Premise(F85)
	S104= CtrlIAddrReg=0                                        Premise(F86)
	S105= CtrlPC=0                                              Premise(F87)
	S106= CtrlPCInc=1                                           Premise(F88)
	S107= PC[Out]=addr+4                                        PC-Inc(S1,S105,S106)
	S108= PC[CIA]=addr                                          PC-Inc(S1,S105,S106)
	S109= CtrlIMem=0                                            Premise(F89)
	S110= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S109)
	S111= CtrlICacheReg=0                                       Premise(F90)
	S112= CtrlASIDIn=0                                          Premise(F91)
	S113= CtrlCP0=0                                             Premise(F92)
	S114= CP0[ASID]=pid                                         CP0-Hold(S0,S113)
	S115= CtrlEPCIn=0                                           Premise(F93)
	S116= CtrlExCodeIn=0                                        Premise(F94)
	S117= CtrlIRMux=0                                           Premise(F95)
	S118= GPR[rS]=a                                             Premise(F96)

ID	S119= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S99)
	S120= IR_ID.Out31_26=12                                     IR-Out(S99)
	S121= IR_ID.Out25_21=rS                                     IR-Out(S99)
	S122= IR_ID.Out20_16=rD                                     IR-Out(S99)
	S123= IR_ID.Out15_0=UIMM                                    IR-Out(S99)
	S124= PC.Out=addr+4                                         PC-Out(S107)
	S125= PC.CIA=addr                                           PC-Out(S108)
	S126= PC.CIA31_28=addr[31:28]                               PC-Out(S108)
	S127= CP0.ASID=pid                                          CP0-Read-ASID(S114)
	S128= A_EX.Out=>ALU.A                                       Premise(F189)
	S129= B_EX.Out=>ALU.B                                       Premise(F190)
	S130= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F191)
	S131= ALU.Out=>ALUOut_MEM.In                                Premise(F192)
	S132= LIMMEXT.Out=>B_EX.In                                  Premise(F193)
	S133= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F194)
	S134= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F195)
	S135= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F196)
	S136= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F197)
	S137= FU.Bub_IF=>CU_IF.Bub                                  Premise(F198)
	S138= FU.Halt_IF=>CU_IF.Halt                                Premise(F199)
	S139= ICache.Hit=>CU_IF.ICacheHit                           Premise(F200)
	S140= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F201)
	S141= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F202)
	S142= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F203)
	S143= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F204)
	S144= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F205)
	S145= ICache.Hit=>FU.ICacheHit                              Premise(F206)
	S146= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F207)
	S147= IR_EX.Out=>FU.IR_EX                                   Premise(F208)
	S148= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F209)
	S149= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F210)
	S150= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F211)
	S151= ALU.Out=>FU.InEX                                      Premise(F212)
	S152= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F213)
	S153= FU.InID2_RReg=5'b00000                                Premise(F214)
	S154= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F215)
	S155= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F216)
	S156= IR_WB.Out20_16=>GPR.WReg                              Premise(F217)
	S157= IMMU.Addr=>IAddrReg.In                                Premise(F218)
	S158= PC.Out=>ICache.IEA                                    Premise(F219)
	S159= ICache.IEA=addr+4                                     Path(S124,S158)
	S160= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S159)
	S161= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S160,S139)
	S162= FU.ICacheHit=ICacheHit(addr+4)                        Path(S160,S145)
	S163= ICache.Out=>ICacheReg.In                              Premise(F220)
	S164= PC.Out=>IMMU.IEA                                      Premise(F221)
	S165= IMMU.IEA=addr+4                                       Path(S124,S164)
	S166= CP0.ASID=>IMMU.PID                                    Premise(F222)
	S167= IMMU.PID=pid                                          Path(S127,S166)
	S168= IMMU.Addr={pid,addr+4}                                IMMU-Search(S167,S165)
	S169= IAddrReg.In={pid,addr+4}                              Path(S168,S157)
	S170= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S167,S165)
	S171= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S170,S140)
	S172= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F223)
	S173= ICache.Out=>IR_ID.In                                  Premise(F224)
	S174= ICache.Out=>IR_IMMU.In                                Premise(F225)
	S175= IR_EX.Out=>IR_MEM.In                                  Premise(F226)
	S176= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F227)
	S177= LIMMEXT.In=UIMM                                       Path(S123,S176)
	S178= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S177)
	S179= B_EX.In={16{0},UIMM}                                  Path(S178,S132)
	S180= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F228)
	S181= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F229)
	S182= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F230)
	S183= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F231)
	S184= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F232)
	S185= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F233)
	S186= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F234)
	S187= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F235)
	S188= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F236)
	S189= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F237)
	S190= IR_EX.Out31_26=>CU_EX.Op                              Premise(F238)
	S191= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F239)
	S192= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F240)
	S193= CU_ID.IRFunc1=rD                                      Path(S122,S192)
	S194= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F241)
	S195= CU_ID.IRFunc2=rS                                      Path(S121,S194)
	S196= IR_ID.Out31_26=>CU_ID.Op                              Premise(F242)
	S197= CU_ID.Op=12                                           Path(S120,S196)
	S198= CU_ID.Func=alu_add                                    CU_ID(S197)
	S199= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F243)
	S200= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F244)
	S201= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F245)
	S202= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F246)
	S203= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F247)
	S204= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F248)
	S205= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F249)
	S206= IR_WB.Out31_26=>CU_WB.Op                              Premise(F250)
	S207= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F251)
	S208= CtrlA_EX=1                                            Premise(F252)
	S209= CtrlB_EX=1                                            Premise(F253)
	S210= [B_EX]={16{0},UIMM}                                   B_EX-Write(S179,S209)
	S211= CtrlALUOut_MEM=0                                      Premise(F254)
	S212= CtrlALUOut_DMMU1=0                                    Premise(F255)
	S213= CtrlALUOut_DMMU2=0                                    Premise(F256)
	S214= CtrlALUOut_WB=0                                       Premise(F257)
	S215= CtrlA_MEM=0                                           Premise(F258)
	S216= CtrlA_WB=0                                            Premise(F259)
	S217= CtrlB_MEM=0                                           Premise(F260)
	S218= CtrlB_WB=0                                            Premise(F261)
	S219= CtrlICache=0                                          Premise(F262)
	S220= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S93,S219)
	S221= CtrlIMMU=0                                            Premise(F263)
	S222= CtrlIR_DMMU1=0                                        Premise(F264)
	S223= CtrlIR_DMMU2=0                                        Premise(F265)
	S224= CtrlIR_EX=1                                           Premise(F266)
	S225= CtrlIR_ID=0                                           Premise(F267)
	S226= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S99,S225)
	S227= CtrlIR_IMMU=0                                         Premise(F268)
	S228= CtrlIR_MEM=0                                          Premise(F269)
	S229= CtrlIR_WB=0                                           Premise(F270)
	S230= CtrlGPR=0                                             Premise(F271)
	S231= GPR[rS]=a                                             GPR-Hold(S118,S230)
	S232= CtrlIAddrReg=0                                        Premise(F272)
	S233= CtrlPC=0                                              Premise(F273)
	S234= CtrlPCInc=0                                           Premise(F274)
	S235= PC[CIA]=addr                                          PC-Hold(S108,S234)
	S236= PC[Out]=addr+4                                        PC-Hold(S107,S233,S234)
	S237= CtrlIMem=0                                            Premise(F275)
	S238= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S110,S237)
	S239= CtrlICacheReg=0                                       Premise(F276)
	S240= CtrlASIDIn=0                                          Premise(F277)
	S241= CtrlCP0=0                                             Premise(F278)
	S242= CP0[ASID]=pid                                         CP0-Hold(S114,S241)
	S243= CtrlEPCIn=0                                           Premise(F279)
	S244= CtrlExCodeIn=0                                        Premise(F280)
	S245= CtrlIRMux=0                                           Premise(F281)

EX	S246= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S210)
	S247= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S210)
	S248= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S210)
	S249= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S226)
	S250= IR_ID.Out31_26=12                                     IR-Out(S226)
	S251= IR_ID.Out25_21=rS                                     IR-Out(S226)
	S252= IR_ID.Out20_16=rD                                     IR-Out(S226)
	S253= IR_ID.Out15_0=UIMM                                    IR-Out(S226)
	S254= PC.CIA=addr                                           PC-Out(S235)
	S255= PC.CIA31_28=addr[31:28]                               PC-Out(S235)
	S256= PC.Out=addr+4                                         PC-Out(S236)
	S257= CP0.ASID=pid                                          CP0-Read-ASID(S242)
	S258= A_EX.Out=>ALU.A                                       Premise(F282)
	S259= B_EX.Out=>ALU.B                                       Premise(F283)
	S260= ALU.B={16{0},UIMM}                                    Path(S246,S259)
	S261= ALU.Func=6'b000000                                    Premise(F284)
	S262= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F285)
	S263= ALU.Out=>ALUOut_MEM.In                                Premise(F286)
	S264= LIMMEXT.Out=>B_EX.In                                  Premise(F287)
	S265= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F288)
	S266= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F289)
	S267= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F290)
	S268= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F291)
	S269= FU.Bub_IF=>CU_IF.Bub                                  Premise(F292)
	S270= FU.Halt_IF=>CU_IF.Halt                                Premise(F293)
	S271= ICache.Hit=>CU_IF.ICacheHit                           Premise(F294)
	S272= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F295)
	S273= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F296)
	S274= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F297)
	S275= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F298)
	S276= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F299)
	S277= ICache.Hit=>FU.ICacheHit                              Premise(F300)
	S278= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F301)
	S279= IR_EX.Out=>FU.IR_EX                                   Premise(F302)
	S280= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F303)
	S281= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F304)
	S282= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F305)
	S283= ALU.Out=>FU.InEX                                      Premise(F306)
	S284= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F307)
	S285= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F308)
	S286= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F309)
	S287= IR_WB.Out20_16=>GPR.WReg                              Premise(F310)
	S288= IMMU.Addr=>IAddrReg.In                                Premise(F311)
	S289= PC.Out=>ICache.IEA                                    Premise(F312)
	S290= ICache.IEA=addr+4                                     Path(S256,S289)
	S291= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S290)
	S292= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S291,S271)
	S293= FU.ICacheHit=ICacheHit(addr+4)                        Path(S291,S277)
	S294= ICache.Out=>ICacheReg.In                              Premise(F313)
	S295= PC.Out=>IMMU.IEA                                      Premise(F314)
	S296= IMMU.IEA=addr+4                                       Path(S256,S295)
	S297= CP0.ASID=>IMMU.PID                                    Premise(F315)
	S298= IMMU.PID=pid                                          Path(S257,S297)
	S299= IMMU.Addr={pid,addr+4}                                IMMU-Search(S298,S296)
	S300= IAddrReg.In={pid,addr+4}                              Path(S299,S288)
	S301= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S298,S296)
	S302= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S301,S272)
	S303= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F316)
	S304= ICache.Out=>IR_ID.In                                  Premise(F317)
	S305= ICache.Out=>IR_IMMU.In                                Premise(F318)
	S306= IR_EX.Out=>IR_MEM.In                                  Premise(F319)
	S307= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F320)
	S308= LIMMEXT.In=UIMM                                       Path(S253,S307)
	S309= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S308)
	S310= B_EX.In={16{0},UIMM}                                  Path(S309,S264)
	S311= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F321)
	S312= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F322)
	S313= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F323)
	S314= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F324)
	S315= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F325)
	S316= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F326)
	S317= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F327)
	S318= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F328)
	S319= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F329)
	S320= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F330)
	S321= IR_EX.Out31_26=>CU_EX.Op                              Premise(F331)
	S322= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F332)
	S323= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F333)
	S324= CU_ID.IRFunc1=rD                                      Path(S252,S323)
	S325= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F334)
	S326= CU_ID.IRFunc2=rS                                      Path(S251,S325)
	S327= IR_ID.Out31_26=>CU_ID.Op                              Premise(F335)
	S328= CU_ID.Op=12                                           Path(S250,S327)
	S329= CU_ID.Func=alu_add                                    CU_ID(S328)
	S330= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F336)
	S331= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F337)
	S332= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F338)
	S333= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F339)
	S334= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F340)
	S335= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F341)
	S336= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F342)
	S337= IR_WB.Out31_26=>CU_WB.Op                              Premise(F343)
	S338= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F344)
	S339= CtrlA_EX=0                                            Premise(F345)
	S340= CtrlB_EX=0                                            Premise(F346)
	S341= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S210,S340)
	S342= CtrlALUOut_MEM=1                                      Premise(F347)
	S343= CtrlALUOut_DMMU1=0                                    Premise(F348)
	S344= CtrlALUOut_DMMU2=0                                    Premise(F349)
	S345= CtrlALUOut_WB=0                                       Premise(F350)
	S346= CtrlA_MEM=0                                           Premise(F351)
	S347= CtrlA_WB=0                                            Premise(F352)
	S348= CtrlB_MEM=0                                           Premise(F353)
	S349= CtrlB_WB=0                                            Premise(F354)
	S350= CtrlICache=0                                          Premise(F355)
	S351= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S220,S350)
	S352= CtrlIMMU=0                                            Premise(F356)
	S353= CtrlIR_DMMU1=0                                        Premise(F357)
	S354= CtrlIR_DMMU2=0                                        Premise(F358)
	S355= CtrlIR_EX=0                                           Premise(F359)
	S356= CtrlIR_ID=0                                           Premise(F360)
	S357= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S226,S356)
	S358= CtrlIR_IMMU=0                                         Premise(F361)
	S359= CtrlIR_MEM=1                                          Premise(F362)
	S360= CtrlIR_WB=0                                           Premise(F363)
	S361= CtrlGPR=0                                             Premise(F364)
	S362= GPR[rS]=a                                             GPR-Hold(S231,S361)
	S363= CtrlIAddrReg=0                                        Premise(F365)
	S364= CtrlPC=0                                              Premise(F366)
	S365= CtrlPCInc=0                                           Premise(F367)
	S366= PC[CIA]=addr                                          PC-Hold(S235,S365)
	S367= PC[Out]=addr+4                                        PC-Hold(S236,S364,S365)
	S368= CtrlIMem=0                                            Premise(F368)
	S369= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S238,S368)
	S370= CtrlICacheReg=0                                       Premise(F369)
	S371= CtrlASIDIn=0                                          Premise(F370)
	S372= CtrlCP0=0                                             Premise(F371)
	S373= CP0[ASID]=pid                                         CP0-Hold(S242,S372)
	S374= CtrlEPCIn=0                                           Premise(F372)
	S375= CtrlExCodeIn=0                                        Premise(F373)
	S376= CtrlIRMux=0                                           Premise(F374)

MEM	S377= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S341)
	S378= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S341)
	S379= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S341)
	S380= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S357)
	S381= IR_ID.Out31_26=12                                     IR-Out(S357)
	S382= IR_ID.Out25_21=rS                                     IR-Out(S357)
	S383= IR_ID.Out20_16=rD                                     IR-Out(S357)
	S384= IR_ID.Out15_0=UIMM                                    IR-Out(S357)
	S385= PC.CIA=addr                                           PC-Out(S366)
	S386= PC.CIA31_28=addr[31:28]                               PC-Out(S366)
	S387= PC.Out=addr+4                                         PC-Out(S367)
	S388= CP0.ASID=pid                                          CP0-Read-ASID(S373)
	S389= A_EX.Out=>ALU.A                                       Premise(F375)
	S390= B_EX.Out=>ALU.B                                       Premise(F376)
	S391= ALU.B={16{0},UIMM}                                    Path(S377,S390)
	S392= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F377)
	S393= ALU.Out=>ALUOut_MEM.In                                Premise(F378)
	S394= LIMMEXT.Out=>B_EX.In                                  Premise(F379)
	S395= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F380)
	S396= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F381)
	S397= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F382)
	S398= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F383)
	S399= FU.Bub_IF=>CU_IF.Bub                                  Premise(F384)
	S400= FU.Halt_IF=>CU_IF.Halt                                Premise(F385)
	S401= ICache.Hit=>CU_IF.ICacheHit                           Premise(F386)
	S402= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F387)
	S403= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F388)
	S404= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F389)
	S405= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F390)
	S406= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F391)
	S407= ICache.Hit=>FU.ICacheHit                              Premise(F392)
	S408= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F393)
	S409= IR_EX.Out=>FU.IR_EX                                   Premise(F394)
	S410= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F395)
	S411= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F396)
	S412= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F397)
	S413= ALU.Out=>FU.InEX                                      Premise(F398)
	S414= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F399)
	S415= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F400)
	S416= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F401)
	S417= IR_WB.Out20_16=>GPR.WReg                              Premise(F402)
	S418= IMMU.Addr=>IAddrReg.In                                Premise(F403)
	S419= PC.Out=>ICache.IEA                                    Premise(F404)
	S420= ICache.IEA=addr+4                                     Path(S387,S419)
	S421= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S420)
	S422= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S421,S401)
	S423= FU.ICacheHit=ICacheHit(addr+4)                        Path(S421,S407)
	S424= ICache.Out=>ICacheReg.In                              Premise(F405)
	S425= PC.Out=>IMMU.IEA                                      Premise(F406)
	S426= IMMU.IEA=addr+4                                       Path(S387,S425)
	S427= CP0.ASID=>IMMU.PID                                    Premise(F407)
	S428= IMMU.PID=pid                                          Path(S388,S427)
	S429= IMMU.Addr={pid,addr+4}                                IMMU-Search(S428,S426)
	S430= IAddrReg.In={pid,addr+4}                              Path(S429,S418)
	S431= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S428,S426)
	S432= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S431,S402)
	S433= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F408)
	S434= ICache.Out=>IR_ID.In                                  Premise(F409)
	S435= ICache.Out=>IR_IMMU.In                                Premise(F410)
	S436= IR_EX.Out=>IR_MEM.In                                  Premise(F411)
	S437= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F412)
	S438= LIMMEXT.In=UIMM                                       Path(S384,S437)
	S439= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S438)
	S440= B_EX.In={16{0},UIMM}                                  Path(S439,S394)
	S441= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F413)
	S442= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F414)
	S443= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F415)
	S444= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F416)
	S445= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F417)
	S446= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F418)
	S447= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F419)
	S448= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F420)
	S449= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F421)
	S450= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F422)
	S451= IR_EX.Out31_26=>CU_EX.Op                              Premise(F423)
	S452= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F424)
	S453= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F425)
	S454= CU_ID.IRFunc1=rD                                      Path(S383,S453)
	S455= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F426)
	S456= CU_ID.IRFunc2=rS                                      Path(S382,S455)
	S457= IR_ID.Out31_26=>CU_ID.Op                              Premise(F427)
	S458= CU_ID.Op=12                                           Path(S381,S457)
	S459= CU_ID.Func=alu_add                                    CU_ID(S458)
	S460= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F428)
	S461= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F429)
	S462= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F430)
	S463= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F431)
	S464= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F432)
	S465= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F433)
	S466= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F434)
	S467= IR_WB.Out31_26=>CU_WB.Op                              Premise(F435)
	S468= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F436)
	S469= CtrlA_EX=0                                            Premise(F437)
	S470= CtrlB_EX=0                                            Premise(F438)
	S471= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S341,S470)
	S472= CtrlALUOut_MEM=0                                      Premise(F439)
	S473= CtrlALUOut_DMMU1=1                                    Premise(F440)
	S474= CtrlALUOut_DMMU2=0                                    Premise(F441)
	S475= CtrlALUOut_WB=1                                       Premise(F442)
	S476= CtrlA_MEM=0                                           Premise(F443)
	S477= CtrlA_WB=1                                            Premise(F444)
	S478= CtrlB_MEM=0                                           Premise(F445)
	S479= CtrlB_WB=1                                            Premise(F446)
	S480= CtrlICache=0                                          Premise(F447)
	S481= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S351,S480)
	S482= CtrlIMMU=0                                            Premise(F448)
	S483= CtrlIR_DMMU1=1                                        Premise(F449)
	S484= CtrlIR_DMMU2=0                                        Premise(F450)
	S485= CtrlIR_EX=0                                           Premise(F451)
	S486= CtrlIR_ID=0                                           Premise(F452)
	S487= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S357,S486)
	S488= CtrlIR_IMMU=0                                         Premise(F453)
	S489= CtrlIR_MEM=0                                          Premise(F454)
	S490= CtrlIR_WB=1                                           Premise(F455)
	S491= CtrlGPR=0                                             Premise(F456)
	S492= GPR[rS]=a                                             GPR-Hold(S362,S491)
	S493= CtrlIAddrReg=0                                        Premise(F457)
	S494= CtrlPC=0                                              Premise(F458)
	S495= CtrlPCInc=0                                           Premise(F459)
	S496= PC[CIA]=addr                                          PC-Hold(S366,S495)
	S497= PC[Out]=addr+4                                        PC-Hold(S367,S494,S495)
	S498= CtrlIMem=0                                            Premise(F460)
	S499= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S369,S498)
	S500= CtrlICacheReg=0                                       Premise(F461)
	S501= CtrlASIDIn=0                                          Premise(F462)
	S502= CtrlCP0=0                                             Premise(F463)
	S503= CP0[ASID]=pid                                         CP0-Hold(S373,S502)
	S504= CtrlEPCIn=0                                           Premise(F464)
	S505= CtrlExCodeIn=0                                        Premise(F465)
	S506= CtrlIRMux=0                                           Premise(F466)

WB	S507= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S471)
	S508= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S471)
	S509= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S471)
	S510= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S487)
	S511= IR_ID.Out31_26=12                                     IR-Out(S487)
	S512= IR_ID.Out25_21=rS                                     IR-Out(S487)
	S513= IR_ID.Out20_16=rD                                     IR-Out(S487)
	S514= IR_ID.Out15_0=UIMM                                    IR-Out(S487)
	S515= PC.CIA=addr                                           PC-Out(S496)
	S516= PC.CIA31_28=addr[31:28]                               PC-Out(S496)
	S517= PC.Out=addr+4                                         PC-Out(S497)
	S518= CP0.ASID=pid                                          CP0-Read-ASID(S503)
	S519= A_EX.Out=>ALU.A                                       Premise(F651)
	S520= B_EX.Out=>ALU.B                                       Premise(F652)
	S521= ALU.B={16{0},UIMM}                                    Path(S507,S520)
	S522= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F653)
	S523= ALU.Out=>ALUOut_MEM.In                                Premise(F654)
	S524= LIMMEXT.Out=>B_EX.In                                  Premise(F655)
	S525= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F656)
	S526= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F657)
	S527= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F658)
	S528= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F659)
	S529= FU.Bub_IF=>CU_IF.Bub                                  Premise(F660)
	S530= FU.Halt_IF=>CU_IF.Halt                                Premise(F661)
	S531= ICache.Hit=>CU_IF.ICacheHit                           Premise(F662)
	S532= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F663)
	S533= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F664)
	S534= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F665)
	S535= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F666)
	S536= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F667)
	S537= ICache.Hit=>FU.ICacheHit                              Premise(F668)
	S538= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F669)
	S539= IR_EX.Out=>FU.IR_EX                                   Premise(F670)
	S540= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F671)
	S541= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F672)
	S542= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F673)
	S543= ALU.Out=>FU.InEX                                      Premise(F674)
	S544= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F675)
	S545= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F676)
	S546= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F677)
	S547= IR_WB.Out20_16=>GPR.WReg                              Premise(F678)
	S548= IMMU.Addr=>IAddrReg.In                                Premise(F679)
	S549= PC.Out=>ICache.IEA                                    Premise(F680)
	S550= ICache.IEA=addr+4                                     Path(S517,S549)
	S551= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S550)
	S552= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S551,S531)
	S553= FU.ICacheHit=ICacheHit(addr+4)                        Path(S551,S537)
	S554= ICache.Out=>ICacheReg.In                              Premise(F681)
	S555= PC.Out=>IMMU.IEA                                      Premise(F682)
	S556= IMMU.IEA=addr+4                                       Path(S517,S555)
	S557= CP0.ASID=>IMMU.PID                                    Premise(F683)
	S558= IMMU.PID=pid                                          Path(S518,S557)
	S559= IMMU.Addr={pid,addr+4}                                IMMU-Search(S558,S556)
	S560= IAddrReg.In={pid,addr+4}                              Path(S559,S548)
	S561= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S558,S556)
	S562= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S561,S532)
	S563= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F684)
	S564= ICache.Out=>IR_ID.In                                  Premise(F685)
	S565= ICache.Out=>IR_IMMU.In                                Premise(F686)
	S566= IR_EX.Out=>IR_MEM.In                                  Premise(F687)
	S567= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F688)
	S568= LIMMEXT.In=UIMM                                       Path(S514,S567)
	S569= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S568)
	S570= B_EX.In={16{0},UIMM}                                  Path(S569,S524)
	S571= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F689)
	S572= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F690)
	S573= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F691)
	S574= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F692)
	S575= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F693)
	S576= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F694)
	S577= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F695)
	S578= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F696)
	S579= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F697)
	S580= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F698)
	S581= IR_EX.Out31_26=>CU_EX.Op                              Premise(F699)
	S582= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F700)
	S583= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F701)
	S584= CU_ID.IRFunc1=rD                                      Path(S513,S583)
	S585= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F702)
	S586= CU_ID.IRFunc2=rS                                      Path(S512,S585)
	S587= IR_ID.Out31_26=>CU_ID.Op                              Premise(F703)
	S588= CU_ID.Op=12                                           Path(S511,S587)
	S589= CU_ID.Func=alu_add                                    CU_ID(S588)
	S590= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F704)
	S591= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F705)
	S592= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F706)
	S593= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F707)
	S594= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F708)
	S595= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F709)
	S596= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F710)
	S597= IR_WB.Out31_26=>CU_WB.Op                              Premise(F711)
	S598= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F712)
	S599= CtrlA_EX=0                                            Premise(F713)
	S600= CtrlB_EX=0                                            Premise(F714)
	S601= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S471,S600)
	S602= CtrlALUOut_MEM=0                                      Premise(F715)
	S603= CtrlALUOut_DMMU1=0                                    Premise(F716)
	S604= CtrlALUOut_DMMU2=0                                    Premise(F717)
	S605= CtrlALUOut_WB=0                                       Premise(F718)
	S606= CtrlA_MEM=0                                           Premise(F719)
	S607= CtrlA_WB=0                                            Premise(F720)
	S608= CtrlB_MEM=0                                           Premise(F721)
	S609= CtrlB_WB=0                                            Premise(F722)
	S610= CtrlICache=0                                          Premise(F723)
	S611= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S481,S610)
	S612= CtrlIMMU=0                                            Premise(F724)
	S613= CtrlIR_DMMU1=0                                        Premise(F725)
	S614= CtrlIR_DMMU2=0                                        Premise(F726)
	S615= CtrlIR_EX=0                                           Premise(F727)
	S616= CtrlIR_ID=0                                           Premise(F728)
	S617= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S487,S616)
	S618= CtrlIR_IMMU=0                                         Premise(F729)
	S619= CtrlIR_MEM=0                                          Premise(F730)
	S620= CtrlIR_WB=0                                           Premise(F731)
	S621= CtrlGPR=1                                             Premise(F732)
	S622= CtrlIAddrReg=0                                        Premise(F733)
	S623= CtrlPC=0                                              Premise(F734)
	S624= CtrlPCInc=0                                           Premise(F735)
	S625= PC[CIA]=addr                                          PC-Hold(S496,S624)
	S626= PC[Out]=addr+4                                        PC-Hold(S497,S623,S624)
	S627= CtrlIMem=0                                            Premise(F736)
	S628= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S499,S627)
	S629= CtrlICacheReg=0                                       Premise(F737)
	S630= CtrlASIDIn=0                                          Premise(F738)
	S631= CtrlCP0=0                                             Premise(F739)
	S632= CP0[ASID]=pid                                         CP0-Hold(S503,S631)
	S633= CtrlEPCIn=0                                           Premise(F740)
	S634= CtrlExCodeIn=0                                        Premise(F741)
	S635= CtrlIRMux=0                                           Premise(F742)

POST	S601= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S471,S600)
	S611= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S481,S610)
	S617= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S487,S616)
	S625= PC[CIA]=addr                                          PC-Hold(S496,S624)
	S626= PC[Out]=addr+4                                        PC-Hold(S497,S623,S624)
	S628= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S499,S627)
	S632= CP0[ASID]=pid                                         CP0-Hold(S503,S631)

