# ğŸšŒ APB RAM Design & UVM Verification

This repository contains a **SystemVerilog implementation of an APB-compliant RAM** along with a **fully structured UVM-based verification environment**.  
The project validates correct APB read/write behavior, protocol handshaking, and slave error handling.

---

## ğŸ“‚ Project Structure
rtl/ â†’ APB RAM

tb/ â†’ UVM testbench
- configuration of environment
- transaction
- sequences
- driver
- monitor
- scoreboard
- agent
- environment
- test

---

## ğŸ“Œ Design Overview

### ğŸ”¹ APB RAM
- Implements a **32 Ã— 32-bit memory**
- Fully compliant with **AMBA APB protocol**
- Supports:
  - Read and write transfers
  - Active-low reset (`PRESETn`)
  - Address range checking
  - Slave error signaling (`PSLVERR`)
- Finite State Machine (FSM) based control:
  - `IDLE â†’ SETUP â†’ ACCESS â†’ TRANSFER`

### ğŸ”¹ Key Signals
- `PSEL`, `PENABLE` â€” APB handshaking
- `PWRITE` â€” Read / Write control
- `PREADY` â€” Transfer completion
- `PSLVERR` â€” Invalid address access
- `PRDATA` / `PWDATA` â€” Data paths

---

## ğŸ§  Verification Architecture (UVM)

The testbench follows **standard UVM methodology** with clean separation of concerns.

### ğŸ”¸ Components
- **Transaction** â€“ Encapsulates APB read/write/reset operations
- **Sequences** â€“ Generate different traffic patterns
- **Driver** â€“ Drives APB protocol accurately
- **Monitor** â€“ Samples bus activity
- **Scoreboard** â€“ Reference model with data comparison
- **Agent / Env / Test** â€“ Modular and reusable

---

## ğŸ” Verification Scenarios Covered

âœ”ï¸ Valid write operations  
âœ”ï¸ Valid read operations  
âœ”ï¸ Write followed by read  
âœ”ï¸ Bulk write â†’ bulk read  
âœ”ï¸ Slave error on invalid address (read & write)  
âœ”ï¸ Reset behavior verification  

---

## ğŸ§ª Scoreboard Highlights

- Maintains a **reference memory model**
- Checks:
  - Read data correctness
  - Proper `PSLVERR` assertion on invalid accesses
- Logs **PASS / FAIL** for every transaction

---

## ğŸŒŸ Key Takeaways

- Clean APB protocol implementation
- Strong UVM architecture
- Multiple constrained-random test scenarios
- Accurate reference modeling and checking
- Resume-ready verification project