

================================================================
== Vivado HLS Report for 'feature_extractor_ip'
================================================================
* Date:           Wed Mar 26 15:57:07 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FIRIn2Features
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.588|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    ?|    ?|    ?|    ?| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%peak_loc_stream_V_V = alloca i10, align 2" [FIRIn2Features/FIRIn2Features.cpp:164]   --->   Operation 8 'alloca' 'peak_loc_stream_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%normalized_stream_V = alloca float, align 4" [FIRIn2Features/FIRIn2Features.cpp:165]   --->   Operation 9 'alloca' 'normalized_stream_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [2/2] (2.77ns)   --->   "call fastcc void @peak_detection(float* %fir_in_V, i10* %peak_loc_stream_V_V)" [FIRIn2Features/FIRIn2Features.cpp:167]   --->   Operation 10 'call' <Predicate = true> <Delay = 2.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (0.00ns)   --->   "call fastcc void @peak_detection(float* %fir_in_V, i10* %peak_loc_stream_V_V)" [FIRIn2Features/FIRIn2Features.cpp:167]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "call fastcc void @interval_normalizati(i10* %peak_loc_stream_V_V, float* %normalized_stream_V)" [FIRIn2Features/FIRIn2Features.cpp:168]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @interval_normalizati(i10* %peak_loc_stream_V_V, float* %normalized_stream_V)" [FIRIn2Features/FIRIn2Features.cpp:168]   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @compute_features(float* %normalized_stream_V, float* %features_out_V)" [FIRIn2Features/FIRIn2Features.cpp:169]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [1/2] (0.00ns)   --->   "call fastcc void @compute_features(float* %normalized_stream_V, float* %features_out_V)" [FIRIn2Features/FIRIn2Features.cpp:169]   --->   Operation 15 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str2) nounwind" [FIRIn2Features/FIRIn2Features.cpp:162]   --->   Operation 16 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %fir_in_V), !map !94"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %features_out_V), !map !100"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @feature_extractor_ip_1) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @peak_loc_stream_OC_V, i32 1, [1 x i8]* @p_str48, [1 x i8]* @p_str48, i32 2, i32 2, i10* %peak_loc_stream_V_V, i10* %peak_loc_stream_V_V)"   --->   Operation 20 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %peak_loc_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @normalized_stream_OC, i32 1, [1 x i8]* @p_str55, [1 x i8]* @p_str55, i32 2, i32 2, float* %normalized_stream_V, float* %normalized_stream_V)"   --->   Operation 22 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %normalized_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %fir_in_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [FIRIn2Features/FIRIn2Features.cpp:160]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %features_out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [FIRIn2Features/FIRIn2Features.cpp:161]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [FIRIn2Features/FIRIn2Features.cpp:170]   --->   Operation 26 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	'alloca' operation ('peak_loc_stream.V.V', FIRIn2Features/FIRIn2Features.cpp:164) [7]  (0 ns)
	'call' operation ('call_ln167', FIRIn2Features/FIRIn2Features.cpp:167) to 'peak_detection' [15]  (2.77 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
