

================================================================
== Vitis HLS Report for 'mod_exp'
================================================================
* Date:           Thu Dec 12 17:33:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      783|   267534|  7.830 us|  2.675 ms|  783|  267534|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_12_1  |      522|   267273|  522 ~ 1042|          -|          -|  1 ~ 256|        no|
        +-------------------+---------+---------+------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    117|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  200|    3219|   1919|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   2738|    -|
|Register         |        -|    -|    3881|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|  200|    7100|   4774|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   90|       6|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP |  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+-----+-----+-----+-----+
    |mul_256ns_256ns_512_5_1_U2         |mul_256ns_256ns_512_5_1         |        0|  100|  441|  256|    0|
    |mul_256ns_256ns_512_5_1_U4         |mul_256ns_256ns_512_5_1         |        0|  100|  441|  256|    0|
    |urem_256ns_256ns_256_260_seq_1_U1  |urem_256ns_256ns_256_260_seq_1  |        0|    0|  779|  469|    0|
    |urem_512ns_256ns_256_516_seq_1_U3  |urem_512ns_256ns_256_516_seq_1  |        0|    0|  779|  469|    0|
    |urem_512ns_256ns_256_516_seq_1_U5  |urem_512ns_256ns_256_516_seq_1  |        0|    0|  779|  469|    0|
    +-----------------------------------+--------------------------------+---------+-----+-----+-----+-----+
    |Total                              |                                |        0|  200| 3219| 1919|    0|
    +-----------------------------------+--------------------------------+---------+-----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_126_p2          |         +|   0|  0|  14|           9|           1|
    |icmp_ln1019_fu_177_p2  |      icmp|   0|  0|  92|         255|           1|
    |icmp_ln12_fu_120_p2    |      icmp|   0|  0|  11|           9|          10|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 117|         273|          12|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+------+-----------+-----+-----------+
    |     Name     |  LUT | Input Size| Bits| Total Bits|
    +--------------+------+-----------+-----+-----------+
    |ap_NS_fsm     |  2693|       1304|    1|       1304|
    |ap_return     |     9|          2|  256|        512|
    |i_fu_40       |     9|          2|    9|         18|
    |lhs_fu_48     |     9|          2|  256|        512|
    |rhs_fu_36     |     9|          2|  256|        512|
    |shr_i3_fu_44  |     9|          2|  256|        512|
    +--------------+------+-----------+-----+-----------+
    |Total         |  2738|       1314| 1034|       3370|
    +--------------+------+-----------+-----+-----------+

    * Register: 
    +------------------+------+----+------+-----------+
    |       Name       |  FF  | LUT| Bits | Const Bits|
    +------------------+------+----+------+-----------+
    |ap_CS_fsm         |  1303|   0|  1303|          0|
    |ap_return_preg    |   256|   0|   256|          0|
    |conv_i18_reg_254  |   256|   0|   512|        256|
    |i_2_reg_268       |     9|   0|     9|          0|
    |i_fu_40           |     9|   0|     9|          0|
    |lhs_fu_48         |   256|   0|   256|          0|
    |result_V_reg_70   |   256|   0|   256|          0|
    |ret_V_3_reg_305   |   512|   0|   512|          0|
    |ret_V_reg_286     |   512|   0|   512|          0|
    |rhs_fu_36         |   256|   0|   256|          0|
    |shr_i3_fu_44      |   256|   0|   256|          0|
    +------------------+------+----+------+-----------+
    |Total             |  3881|   0|  4137|        256|
    +------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|       mod_exp|  return value|
|ap_return  |  out|  256|  ap_ctrl_hs|       mod_exp|  return value|
|base_r     |   in|  256|     ap_none|        base_r|        scalar|
|exp        |   in|  256|     ap_none|           exp|        scalar|
|mod_r      |   in|  256|     ap_none|         mod_r|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

