--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TECLADO_PS2.twx TECLADO_PS2.ncd -o TECLADO_PS2.twr
TECLADO_PS2.pcf -ucf TECLADO_PS2.ucf

Design file:              TECLADO_PS2.ncd
Physical constraint file: TECLADO_PS2.pcf
Device,package,speed:     xc3s100e,tq144,-4 (PRODUCTION 1.27 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_TEC
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
DADO_TEC    |    4.133(F)|    1.813(F)|CLK_TEC_BUFGP     |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_TEC to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
SEGM7<0>    |   10.109(F)|CLK_TEC_BUFGP     |   0.000|
SEGM7<2>    |   10.139(F)|CLK_TEC_BUFGP     |   0.000|
SEGM7<3>    |    9.356(F)|CLK_TEC_BUFGP     |   0.000|
SEGM7<4>    |    9.511(F)|CLK_TEC_BUFGP     |   0.000|
SEGM7<6>    |    9.640(F)|CLK_TEC_BUFGP     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_TEC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_TEC        |         |         |         |    7.269|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 05 19:16:03 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 141 MB



