

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               973cc09974f686f0e7d117ef4c1dd8a2  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting PTX file and ptxas options    1: histo.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: histo.2.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
Extracting specific PTX file named histo.1.sm_70.ptx 
Extracting specific PTX file named histo.2.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x4059f7, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing histo.1.sm_70.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ20histo_prescan_kernelPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20histo_prescan_kernelPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmbPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmbPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmoPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmoPjiS_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E3Avg" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ25histo_prescan_kernel_nvmuPjiS_E6StdDev" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25histo_prescan_kernel_nvmuPjiS_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ17histo_main_kernelP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_ZZ24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_E9sub_histo" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18histo_final_kerneljjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmajjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmojjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.1.sm_70.ptx
GPGPU-Sim PTX: Parsing histo.2.sm_70.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file histo.2.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from histo.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmojjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmbjjjjPjS_S_S_' : regs=18, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z23histo_final_kernel_nvmajjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z18histo_final_kerneljjjjPjS_S_S_' : regs=20, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: Kernel '_Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_' : regs=20, lmem=0, smem=8192, cmem=408
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmjP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmoP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmbP5uint2jjjPj' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z31histo_intermediates_kernel_nvmaP5uint2jjjPj' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z26histo_intermediates_kernelP5uint2jjjP6uchar4' : regs=30, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmuPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmoPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z25histo_prescan_kernel_nvmbPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Kernel '_Z20histo_prescan_kernelPjiS_' : regs=21, lmem=0, smem=4096, cmem=376
GPGPU-Sim PTX: Loading PTXInfo from histo.2.sm_70.ptx
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x4058fd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmujjjjPjS_S_S_ : hostFun 0x0x4057c4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmojjjjPjS_S_S_ : hostFun 0x0x4055b7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmbjjjjPjS_S_S_ : hostFun 0x0x4053aa, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23histo_final_kernel_nvmajjjjPjS_S_S_ : hostFun 0x0x40519d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histo_final_kerneljjjjPjS_S_S_ : hostFun 0x0x404f90, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24histo_main_kernel_strictP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404d77, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z17histo_main_kernelP6uchar4jjjjjPjS1_S1_ : hostFun 0x0x404b26, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmjP5uint2jjjPj : hostFun 0x0x4048f4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj : hostFun 0x0x404760, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmoP5uint2jjjPj : hostFun 0x0x4045cc, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmbP5uint2jjjPj : hostFun 0x0x404438, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31histo_intermediates_kernel_nvmaP5uint2jjjPj : hostFun 0x0x4042a4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z26histo_intermediates_kernelP5uint2jjjP6uchar4 : hostFun 0x0x404110, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmuPjiS_ : hostFun 0x0x403f89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmoPjiS_ : hostFun 0x0x403e2f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z25histo_prescan_kernel_nvmbPjiS_ : hostFun 0x0x403cd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z20histo_prescan_kernelPjiS_ : hostFun 0x0x403b7b, fat_cubin_handle = 1
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
/home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/build/nvm_sk_default/histo -i /home/pli11/Videos/parboil_benchmark/parboil/datasets/histo/default/input/img.bin -o /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/histo/run/default/ref.bmp -- 20 4 u 
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88568..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88564..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88558..

GPGPU-Sim PTX: cudaLaunch for 0x0x403f89 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25histo_prescan_kernel_nvmuPjiS_'...
GPGPU-Sim PTX: reconvergence points for _Z25histo_prescan_kernel_nvmuPjiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd60 (histo.1.sm_70.ptx:628) @%p1 bra BB3_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd8 (histo.1.sm_70.ptx:649) shl.b32 %r25, %r1, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xdc8 (histo.1.sm_70.ptx:644) @%p2 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd0 (histo.1.sm_70.ptx:646) cvt.rn.f32.u32%f58, %r38;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe00 (histo.1.sm_70.ptx:654) @%p1 bra BB3_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (histo.1.sm_70.ptx:671) div.rn.f32 %f18, %f61, %f58;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe58 (histo.1.sm_70.ptx:668) @%p4 bra BB3_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe60 (histo.1.sm_70.ptx:671) div.rn.f32 %f18, %f61, %f58;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe98 (histo.1.sm_70.ptx:678) @%p5 bra BB3_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee0 (histo.1.sm_70.ptx:690) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xef0 (histo.1.sm_70.ptx:692) @%p6 bra BB3_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf38 (histo.1.sm_70.ptx:704) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xf48 (histo.1.sm_70.ptx:706) @%p7 bra BB3_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf90 (histo.1.sm_70.ptx:718) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xfa0 (histo.1.sm_70.ptx:720) @%p8 bra BB3_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (histo.1.sm_70.ptx:732) setp.ne.s32%p9, %r1, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xff0 (histo.1.sm_70.ptx:733) @%p9 bra BB3_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f0 (histo.1.sm_70.ptx:784) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25histo_prescan_kernel_nvmuPjiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25histo_prescan_kernel_nvmuPjiS_'.
GPGPU-Sim PTX: pushing kernel '_Z25histo_prescan_kernel_nvmuPjiS_' to stream 0, gridDim= (64,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z25histo_prescan_kernel_nvmuPjiS_'
Destroy streams for kernel 1: size 0
kernel_name = _Z25histo_prescan_kernel_nvmuPjiS_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9894
gpu_sim_insn = 4153088
gpu_ipc =     419.7582
gpu_tot_sim_cycle = 9894
gpu_tot_sim_insn = 4153088
gpu_tot_ipc =     419.7582
gpu_tot_issued_cta = 64
gpu_occupancy = 12.2442% 
gpu_tot_occupancy = 12.2442% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4952
partiton_level_parallism_total  =       2.4952
partiton_level_parallism_util =      21.2461
partiton_level_parallism_util_total  =      21.2461
L2_BW  =      90.3879 GB/Sec
L2_BW_total  =      90.3879 GB/Sec
gpu_total_sim_rate=159734
############## bottleneck_stats #############
cycles: core 9894, icnt 9894, l2 9894, dram 7429
gpu_ipc	419.758
gpu_tot_issued_cta = 64, average cycles = 155
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 2 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.043	64
L1D data util	0.107	64	0.135	19
L1D tag util	0.050	64	0.064	2
L2 data util	0.026	64	0.050	51
L2 tag util	0.026	64	0.050	51
n_l2_access	 16496
icnt s2m util	0.000	0	0.000	51	flits per packet: -nan
icnt m2s util	0.000	0	0.000	51	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	1	0.000	25

latency_l1_hit:	396620, num_l1_reqs:	19831
L1 hit latency:	20
latency_l2_hit:	3180765, num_l2_reqs:	16496
L2 hit latency:	192

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.750
smem size	0.167
thread slot	1.000
TB slot    	0.125
L1I tag util	0.095	64	0.119	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.025	64	0.032	0
sp pipe util	0.007	64	0.008	0
sfu pipe util	0.008	64	0.010	0
ldst mem cycle	0.011	64	0.013	0

smem port	0.010	64

n_reg_bank	16
reg port	0.027	16	0.036	1
L1D tag util	0.050	64	0.064	2
L1D fill util	0.021	64	0.026	2
n_l1d_mshr	4096
L1D mshr util	0.001	64
n_l1d_missq	16
L1D missq util	0.001	64
L1D hit rate	0.502
L1D miss rate	0.498
L1D rsfail rate	0.000
L2 tag util	0.026	64	0.050	51
L2 fill util	0.000	0	0.000	51
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	51
L2 missq util	0.000	1	0.000	51
L2 hit rate	1.000
L2 miss rate	0.000
L2 rsfail rate	0.000

dram activity	0.000	1	0.001	25

load trans eff	0.816
load trans sz	32.000
load_useful_bytes 1036288, load_transaction_bytes 1269248, icnt_m2s_bytes 0
n_gmem_load_insns 8320, n_gmem_load_accesses 39664
n_smem_access_insn 8064, n_smem_accesses 8064

tmp_counter/12	0.039

run 0.064, fetch 0.003, sync 0.170, control 0.005, data 0.754, struct 0.004
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 632, Miss = 316, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 632, Miss = 315, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 39536
	L1D_total_cache_misses = 19705
	L1D_total_cache_miss_rate = 0.4984
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.064
	L1D_cache_fill_port_util = 0.053
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10243
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9462
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 39536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
188, 149, 141, 141, 133, 133, 133, 133, 125, 125, 125, 125, 125, 125, 125, 125, 
gpgpu_n_tot_thrd_icount = 4405248
gpgpu_n_tot_w_icount = 137664
gpgpu_n_stall_shd_mem = 39408
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16368
gpgpu_n_mem_write_global = 8320
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 259072
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 98304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 31344
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8064
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8282	W0_Idle:670520	W0_Scoreboard:414566	W1:1984	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:134528
single_issue_nums: WS0:36544	WS1:34048	WS2:33536	WS3:33536	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 129920 {8:16240,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66560 {8:8320,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 649600 {40:16240,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 66560 {8:8320,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 846 
max_icnt2mem_latency = 73 
maxmrqlatency = 1 
max_icnt2sh_latency = 25 
averagemflatency = 312 
avg_icnt2mem_latency = 22 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 3 
mrq_lat_table:2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16496 	0 	8192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8393 	17 	18 	14154 	2065 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	22033 	2372 	202 	81 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0      8276 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2/1 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none       24595
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        841       845       213       196       207       197       196       196       200       194       220       211       200       195       238       199
dram[1]:        843       843       211       192       212       196       196       199       203       193       218       210       213       194       236       205
dram[2]:        845       845       195       195       220       196       194       196       201       193       218       210       220       192       237       205
dram[3]:        840       841       196       191       222       195       195       196       205       193       191       198       232       196       233       207
dram[4]:        842       843       201       192       221       198       194       195       201       195       193       200       231       196       232       209
dram[5]:        844       845       210       192       221       197       197       193       204       197       194       199       231       192       195       197
dram[6]:        846       843       209       197       220       203       197       196       196       196       197       199       229       193       197       193
dram[7]:        840       841       207       204       195       204       202       202       198       195       198       198       230       195       200       194
dram[8]:        842       843       208       205       193       202       202       202       192       195       199       198       196       193       198       194
dram[9]:        844       845       207       208       192       203       203       202       195       191       198       199       199       195       194       192
dram[10]:        846       843       203       206       197       201       205       198       193       191       198       198       193       193       193       194
dram[11]:        840       841       208       207       197       199       208       198       196       192       198       197       195       193       199       200
dram[12]:        842       843       201       197       200       195       194       196       201       197       202       195       193       194       189       198
dram[13]:        844       845       195       197       200       196       194       199       201       194       201       196       194       195       189       202
dram[14]:        846       843       197       203       199       194       199       197       210       192       201       196       198       195       190       205
dram[15]:        840       841       194       201       198       198       195       196       210       196       199       208       196       195       194       206
dram[16]:        842       843       195       201       199       196       197       194       211       195       201       216       196       195       202       211
dram[17]:        844       845       196       198       200       197       196       194       210       198       195       215       193       202       206       213
dram[18]:        846       843       196       195       199       196       200       198       210       197       193       215       197       203       206       213
dram[19]:        840       841       197       197       200       204       199       200       209       202       193       213       193       211       212       208
dram[20]:        842       843       198       204       200       210       208       202       200       203       192       210       195       209       219       207
dram[21]:        844       845       201       205       193       213       221       205       206       212       191       191       204       220       219       208
dram[22]:        846       843       209       217       195       213       221       204       206       211       195       193       206       221       217       197
dram[23]:        840       841       207       219       191       212       220       203       201       211       194       198       207       220       216       199
dram[24]:        842       843       209       216       195       213       228       205       201       212       195       200       211       224       216       196
dram[25]:        844       845       207       218       195       194       229       208       193       212       192       199       205       225       216       194
dram[26]:        846       843       205       216       195       193       227       208       190       212       196       200       208       225       196       195
dram[27]:        841       841       205       216       199       195       227       215       197       199       202       207       210       224       199       193
dram[28]:        843       843       194       211       198       200       225       215       194       192       201       205       213       222       199       202
dram[29]:        845       845       195       211       196       195       195       215       196       197       212       215       211       196       198       208
dram[30]:        842       843       194       210       197       205       194       197       196       200       212       213       211       193       197       219
dram[31]:        840       841       195       195       196       208       195       198       196       198       213       217       210       197       198       233
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7426 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=2 bw_util=0.0002692
n_activity=46 dram_eff=0.04348
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7420i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 1.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000269 
total_CMD = 7429 
util_bw = 2 
Wasted_Col = 9 
Wasted_Row = 0 
Idle = 7418 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7426 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 2 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000135 
CoL_Bus_Util = 0.000269 
Either_Row_CoL_Bus_Util = 0.000404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7429 n_nop=7429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 7429i bk1: 0a 7429i bk2: 0a 7429i bk3: 0a 7429i bk4: 0a 7429i bk5: 0a 7429i bk6: 0a 7429i bk7: 0a 7429i bk8: 0a 7429i bk9: 0a 7429i bk10: 0a 7429i bk11: 0a 7429i bk12: 0a 7429i bk13: 0a 7429i bk14: 0a 7429i bk15: 0a 7429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 7429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 7429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 7429 
n_nop = 7429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 242, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 243, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 260, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 245, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 498, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 259, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 248, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 244, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 250, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 249, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16496
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16368
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24688
icnt_total_pkts_simt_to_mem=24688
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24688
Req_Network_cycles = 9894
Req_Network_injected_packets_per_cycle =       2.4952 
Req_Network_conflicts_per_cycle =       0.8171
Req_Network_conflicts_per_cycle_util =       6.9570
Req_Bank_Level_Parallism =      21.2461
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0859
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0390

Reply_Network_injected_packets_num = 24688
Reply_Network_cycles = 9894
Reply_Network_injected_packets_per_cycle =        2.4952
Reply_Network_conflicts_per_cycle =        0.6871
Reply_Network_conflicts_per_cycle_util =       5.3824
Reply_Bank_Level_Parallism =      19.5471
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0212
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0312
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 159734 (inst/sec)
gpgpu_simulation_rate = 380 (cycle/sec)
gpgpu_silicon_slowdown = 2978947x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88558..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88554..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88550..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a8854c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88540..

GPGPU-Sim PTX: cudaLaunch for 0x0x404760 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: Finding dominators for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'...
GPGPU-Sim PTX: reconvergence points for _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4b28 (histo.1.sm_70.ptx:3152) @%p3 bra BB8_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (histo.1.sm_70.ptx:3182) add.s32 %r3, %r55, %r48;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4c78 (histo.1.sm_70.ptx:3213) @%p6 bra BB8_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d10 (histo.1.sm_70.ptx:3243) add.s32 %r6, %r3, %r48;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4dc0 (histo.1.sm_70.ptx:3273) @%p9 bra BB8_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e58 (histo.1.sm_70.ptx:3303) add.s32 %r9, %r6, %r48;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f08 (histo.1.sm_70.ptx:3333) @%p12 bra BB8_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fa0 (histo.1.sm_70.ptx:3363) add.s32 %r12, %r9, %r48;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5050 (histo.1.sm_70.ptx:3393) @%p15 bra BB8_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e8 (histo.1.sm_70.ptx:3423) add.s32 %r15, %r12, %r48;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5198 (histo.1.sm_70.ptx:3453) @%p18 bra BB8_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5230 (histo.1.sm_70.ptx:3483) add.s32 %r18, %r15, %r48;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x52e0 (histo.1.sm_70.ptx:3513) @%p21 bra BB8_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5378 (histo.1.sm_70.ptx:3543) add.s32 %r21, %r18, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5428 (histo.1.sm_70.ptx:3573) @%p24 bra BB8_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54c0 (histo.1.sm_70.ptx:3603) add.s32 %r24, %r21, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5570 (histo.1.sm_70.ptx:3633) @%p27 bra BB8_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (histo.1.sm_70.ptx:3663) add.s32 %r27, %r24, %r48;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x56b8 (histo.1.sm_70.ptx:3693) @%p30 bra BB8_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5750 (histo.1.sm_70.ptx:3723) add.s32 %r30, %r27, %r48;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5800 (histo.1.sm_70.ptx:3753) @%p33 bra BB8_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5898 (histo.1.sm_70.ptx:3783) add.s32 %r33, %r30, %r48;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5948 (histo.1.sm_70.ptx:3813) @%p36 bra BB8_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e0 (histo.1.sm_70.ptx:3843) add.s32 %r36, %r33, %r48;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5a90 (histo.1.sm_70.ptx:3873) @%p39 bra BB8_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b28 (histo.1.sm_70.ptx:3903) add.s32 %r39, %r36, %r48;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x5bd8 (histo.1.sm_70.ptx:3933) @%p42 bra BB8_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (histo.1.sm_70.ptx:3963) add.s32 %r42, %r39, %r48;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x5d20 (histo.1.sm_70.ptx:3993) @%p45 bra BB8_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db8 (histo.1.sm_70.ptx:4023) add.s32 %r45, %r42, %r48;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x5e68 (histo.1.sm_70.ptx:4053) @%p48 bra BB8_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (histo.1.sm_70.ptx:4083) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'.
GPGPU-Sim PTX: pushing kernel '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj' to stream 0, gridDim= (65,1,1) blockDim = (498,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z31histo_intermediates_kernel_nvmuP5uint2jjjPj'
Destroy streams for kernel 2: size 0
kernel_name = _Z31histo_intermediates_kernel_nvmuP5uint2jjjPj 
kernel_launch_uid = 2 
gpu_sim_cycle = 175342
gpu_sim_insn = 21461310
gpu_ipc =     122.3969
gpu_tot_sim_cycle = 185236
gpu_tot_sim_insn = 25614398
gpu_tot_ipc =     138.2798
gpu_tot_issued_cta = 129
gpu_occupancy = 24.6006% 
gpu_tot_occupancy = 24.2645% 
max_total_param_size = 0
gpu_stall_dramfull = 6225764
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      14.6647
partiton_level_parallism_total  =      14.0147
partiton_level_parallism_util =      15.4224
partiton_level_parallism_util_total  =      15.4627
L2_BW  =     531.2143 GB/Sec
L2_BW_total  =     507.6685 GB/Sec
gpu_total_sim_rate=40852
############## bottleneck_stats #############
cycles: core 175342, icnt 175342, l2 175342, dram 131661
gpu_ipc	122.397
gpu_tot_issued_cta = 129, average cycles = 1359
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 129480 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 31632 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.013	65
L1D data util	0.082	65	0.101	5
L1D tag util	0.021	65	0.026	0
L2 data util	0.059	64	0.059	33
L2 tag util	0.039	64	0.039	5
n_l2_access	 441419
icnt s2m util	0.000	0	0.000	5	flits per packet: -nan
icnt m2s util	0.000	0	0.000	5	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.052	32	0.052	24

latency_l1_hit:	12060, num_l1_reqs:	603
L1 hit latency:	20
latency_l2_hit:	30021528, num_l2_reqs:	28230
L2 hit latency:	1063
latency_dram:	532210300, num_dram_reqs:	413189
DRAM latency:	1288

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.500
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.025	65	0.031	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.013	65	0.016	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.163	65	0.200	0

smem port	0.000	0

n_reg_bank	16
reg port	0.009	16	0.011	4
L1D tag util	0.021	65	0.026	0
L1D fill util	0.009	65	0.012	5
n_l1d_mshr	4096
L1D mshr util	0.004	65
n_l1d_missq	16
L1D missq util	0.001	65
L1D hit rate	0.002
L1D miss rate	0.998
L1D rsfail rate	0.000
L2 tag util	0.039	64	0.039	5
L2 fill util	0.012	64	0.012	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.053	64	0.054	38
L2 missq util	0.000	64	0.000	47
L2 hit rate	0.064
L2 miss rate	0.936
L2 rsfail rate	0.000

dram activity	0.250	32	0.256	22

load trans eff	0.470
load trans sz	32.000
load_useful_bytes 2071680, load_transaction_bytes 4409600, icnt_m2s_bytes 0
n_gmem_load_insns 16640, n_gmem_load_accesses 137800
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.230

run 0.004, fetch 0.000, sync 0.787, control 0.000, data 0.209, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5002, Miss = 4740, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 5130, Miss = 4806, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5002, Miss = 4740, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 5128, Miss = 4804, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4798, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4737, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4800, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4736, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4797, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4742, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 632, Miss = 313, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 634, Miss = 314, Miss_rate = 0.495, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 634, Miss = 316, Miss_rate = 0.498, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 506, Miss = 253, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 632, Miss = 314, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 634, Miss = 315, Miss_rate = 0.497, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 634, Miss = 317, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 4496, Miss = 4478, Miss_rate = 0.996, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 4496, Miss = 4486, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 4496, Miss = 4483, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 4496, Miss = 4489, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 4496, Miss = 4490, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 4496, Miss = 4487, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 4496, Miss = 4488, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 4496, Miss = 4483, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 4496, Miss = 4489, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 4496, Miss = 4485, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 331776
	L1D_total_cache_misses = 311342
	L1D_total_cache_miss_rate = 0.9384
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20434
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 126732
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30170
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 154440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 177336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 154440

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
867, 828, 820, 820, 812, 812, 812, 812, 804, 804, 804, 804, 804, 804, 804, 804, 
gpgpu_n_tot_thrd_icount = 27002368
gpgpu_n_tot_w_icount = 843824
gpgpu_n_stall_shd_mem = 2499528
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 148907
gpgpu_n_mem_write_global = 2447120
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 776992
gpgpu_n_store_insn = 3107776
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 227784
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273664
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2225864
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:73036	W0_Idle:19525269	W0_Scoreboard:24812447	W1:1984	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:44135	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:796553
single_issue_nums: WS0:213084	WS1:210588	WS2:210076	WS3:210076	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1190232 {8:148779,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 24519040 {8:2292680,40:154440,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5951160 {40:148779,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19576960 {8:2447120,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 4175 
max_icnt2mem_latency = 2946 
maxmrqlatency = 157 
max_icnt2sh_latency = 196 
averagemflatency = 1800 
avg_icnt2mem_latency = 537 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 2 
mrq_lat_table:64481 	29079 	3548 	6767 	32582 	23372 	1256 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59735 	39519 	264607 	1215302 	1016663 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	447529 	88509 	29679 	118524 	65732 	119709 	202310 	329898 	670127 	511195 	12815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2350444 	191752 	32954 	14557 	5606 	656 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	1 	6 	298 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        15        16        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        15        16        16 
dram[3]:        16        16        14        16        16        16        16        16        16        16        16        16        16        16        16        14 
dram[4]:        16        16        16        13        16        16        16        16        16        16        16        16        16        16        14        16 
dram[5]:        16        16        15        16        16        15        16        16        16        16        16        16        16        16        15        16 
dram[6]:        16        16        16        14        16        16        16        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        14        16        15        16        16        16        16        16        16        16        16 
dram[8]:        16        16        14        13        16        16        15        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        15        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[11]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[12]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[13]:        16        16        16        16        16        16        16        16        16        16        16        16        11        16        16        16 
dram[14]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        13        16 
dram[15]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        14        16 
dram[16]:        16        16        14        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[17]:        16        15        15        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[18]:        13        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[19]:        16        16        16        16        16        16        16        12        16        16        16        16        16        16        16        16 
dram[20]:        16        15        16        16        16        16        16        15        16        16        16        16        16        16        15        16 
dram[21]:        14        12        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[22]:        12        15        14        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[23]:        16        15        16        16        14        16        16        14        16        15        16        16        16        16        16        16 
dram[24]:        16        16        16        16        16        13        15        16        16        10        16        16        16        16        16        16 
dram[25]:        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16        16 
dram[26]:        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16        16 
dram[27]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[28]:        12        16        16        16        16        16        16        16        16        16        16        14        16        16        16        16 
dram[29]:        16        16        16        16        16        16        16        16        16        16        16        13        16        16        16        16 
dram[30]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[31]:        16        16        13        16        16        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:      8602     10977     10029     10524      8935      9393     11502      9634     12082     10028      8267     10227     13005     13379     10946     10668 
dram[1]:      9064      8401      9249     10042      7821      9685      9582      8358     10042      9012      9160     10090     12392     11329     10429      9261 
dram[2]:      8717     10511     10337      9347     10433      9781     10023      9067     11116      9906      9092     10184      8149      9747      9693      9741 
dram[3]:     10224      8308      8839     12424      8452      9359     10624      9833      9588     10201      8398     10806      8945     10853     10190     11349 
dram[4]:      9444      9577      8598      9886      8708      9493     10499     10167     10656     10938      9778     10616     10259      9472     10858     10044 
dram[5]:     10289      9827      9416     10657     11398      8707     10237      7803     10003      8559      9473     11810     11162      9766     10324     10880 
dram[6]:      8719     11190      9666      9860     10892     10498     12929     10582     11179     11924      9425      8220     10838     11131      9764      9186 
dram[7]:      8535     10036      8312     13210      9042     10699     17139     10789     12593     10696      8736      7803     10540     13375     10581     11501 
dram[8]:      6594      9999      9432     10822      8906     10129     10472     10385     11477     10035      8361      7986      8497      7799     11621     10700 
dram[9]:      8213      9439      8969      9793     11987     10859      9615      9826     11206      9091      8725      9505      7406      7363     11238     11041 
dram[10]:     10636      9562     10161     15163     12348     10863     11129     11319      7538      9159     10716      9058      8237      8515      9831      9748 
dram[11]:     10730     10218      7728     11744     10742      9945     11665     10504      9169      9815     10554     11926      7903      9410      8527      9539 
dram[12]:     10939     10826     10160      8641     10056     10441      8759     11675     12107      9306      7718     11694      9248      9463      8929     10403 
dram[13]:     10881      9542      8410     10049      9871     10252      8989     12156     10820     10464      9927      9693      8846      9120     10546      9299 
dram[14]:     10309      9467      8257     11362     10204     11583     13693      9278      9559     10228     12000     11044      9185      9211     12132     10897 
dram[15]:     10639     10004     10000      9587     10634     10162     11064     10228      9081     10305     11629     11136      9095     10677     10027     11838 
dram[16]:      9013      9978     10295      7808     11127     11396      9644      9725      8169     10214     10980     10287     10104     11060     10232     10890 
dram[17]:      8965     15814      9029     11654     10983      9754      9637     10661      9921     10289      9865     10784     11805     11265      9173      8627 
dram[18]:     10845     10693      8760      9926     10833      9087      9955      8615     11722     10183     11506      9765     11404     11741      8009      8474 
dram[19]:     11208     12442      9697      7349     10772     10250      8534     10300      8723     10533     11049      8551     11889     10411      8076     11149 
dram[20]:     10429     12538      7564      9075     11734      9668      8278     10872     10208      9395     11518      9275     10224     11891      9468     10132 
dram[21]:     10814      9719      8699      8551     11471     11898      8813      8898     12420      9362      8283     10052     11000     13222      8428     10954 
dram[22]:     10056     12178      8807      8690     10270      9484     10085      9459      7493      8502      8049      8664      9564     11525      9938     12304 
dram[23]:     10324      9041     12982     12458      7924     12256      8416     12598     10740      8108      9212      9846     11466      9559     13609     11584 
dram[24]:     11875     10857     12264      8466     10066     11055      7892     12249     10712     10522      9601      9071     10384      9059     10168     11401 
dram[25]:      6799      9286     11243      7910     10130     12544     10079     11413     10839     10950     10044     10299      8129      8941     10533     10008 
dram[26]:     12503     10941     12297     12356     11773      9691      8534      9453     11701      9953     13118      7529      7771      9713     10863     10728 
dram[27]:      8755      8549     10976      9681      8269      9112      9773     10374      8605     11155      8766      8666      7362      9392      9852     10200 
dram[28]:     11927     10382     11407     11481      9625     10183      9662     10635     12453     12303      7579      7871      8484     10051     11325     11361 
dram[29]:      7204     10835     10668     11132     11666     10315      8462     10589     12842     11696      9119      8211     11337     11026     11020      9888 
dram[30]:     12419      8946     10903     11996     10213     11259     10314      9848     11573      9702     11570     13134     13589     12546      9605      8675 
dram[31]:      9367     12981     11389     11245     10737     12334      9508     10553      9966     13644     11253     10620     12572     14689      9446     12155 
average row accesses per activate:
dram[0]:  3.593407  4.075949  4.131579  5.032787  3.855422  4.388889  5.792453  5.047619  3.510870  3.915663  4.000000  4.236842  3.821429  4.146667  4.333333  3.972603 
dram[1]:  4.024692  4.266667  4.550725  4.597015  4.102564  4.342466  4.434783  4.921875  4.438356  3.963415  4.378378  3.890244  3.914634  4.186666  4.645161  4.328358 
dram[2]:  4.139241  3.975610  4.617647  4.765625  3.914634  3.843374  4.812500  4.830769  4.637681  4.075000  4.600000  3.963415  4.369863  4.000000  4.913793  4.217391 
dram[3]:  4.265823  4.452055  4.090909  4.873016  4.115385  4.142857  4.470588  4.757576  4.337838  4.671429  4.181818  4.297297  4.064103  4.485714  4.629032  4.068493 
dram[4]:  3.813953  4.037500  4.301370  4.106667  4.375000  4.310811  4.567164  4.594203  3.779070  4.633803  4.038462  4.301370  4.383562  4.301370  4.539682  4.264706 
dram[5]:  3.715909  4.139241  4.037975  4.219178  3.938272  3.987500  5.150000  4.171052  3.860465  4.061728  4.155844  4.742424  4.297297  4.324324  4.353846  4.114286 
dram[6]:  4.465754  4.220779  3.792683  4.106667  3.738636  4.220779  4.734375  4.906250  3.915663  3.813953  4.937500  4.283784  4.478873  4.051282  4.287879  4.409091 
dram[7]:  4.087500  3.962963  3.783133  3.925000  4.037037  3.925926  4.676923  4.315069  3.987805  3.707865  4.861538  4.968254  4.293334  4.283784  4.257576  4.128572 
dram[8]:  3.835294  4.337838  3.962500  3.726191  4.102564  4.168831  4.065790  5.213115  3.770115  3.644444  4.647059  4.256757  4.101266  3.939024  4.793103  4.400000 
dram[9]:  4.075000  4.691176  4.076923  4.287671  4.207792  4.351351  4.267606  4.984127  3.813953  3.916667  4.761194  3.901235  4.181818  4.585714  3.915493  4.612903 
dram[10]:  4.378378  4.861538  4.103896  4.025641  4.280000  4.521127  5.066667  4.025641  4.230769  3.648352  4.402778  4.077922  4.557143  3.963415  4.650000  4.546875 
dram[11]:  4.410959  4.617647  3.550562  4.266667  4.471428  4.397260  4.175676  4.984375  3.719101  4.259740  4.171052  4.408451  3.975610  3.915663  4.375000  4.645161 
dram[12]:  4.263158  4.171052  4.116883  4.229730  4.757576  4.623188  5.293103  4.197369  3.940476  4.024390  4.731343  4.676471  4.116883  3.939759  5.339622  4.328358 
dram[13]:  4.141026  4.305555  4.116883  3.962500  4.632353  4.818182  4.597015  4.103896  3.310000  3.952381  4.579710  4.787879  4.210526  3.651685  4.238806  4.323529 
dram[14]:  4.652174  4.038462  4.000000  4.253334  5.114754  4.450704  4.219178  4.478873  4.217949  3.615385  4.328767  3.738095  3.914634  3.963856  4.303030  4.027778 
dram[15]:  3.879518  4.144737  3.987654  3.890244  4.671642  5.000000  4.514706  4.623188  3.738636  4.024692  3.720930  4.025316  4.226666  4.315790  3.628205  4.531250 
dram[16]:  4.220779  4.394366  4.088608  3.950617  5.015873  4.716418  4.765625  4.637681  3.802325  3.939759  4.310811  3.901235  3.962500  4.179487  4.523809  3.960000 
dram[17]:  3.914634  4.500000  3.987805  4.608696  4.371428  4.716418  4.457143  4.571429  3.593407  4.012346  4.090909  4.464789  4.458333  4.259740  4.085714  4.538462 
dram[18]:  3.938272  4.375000  4.155844  4.266667  4.277778  4.388889  5.266667  4.220779  4.424657  4.088608  3.950617  4.266667  4.197369  4.452055  4.188406  3.567901 
dram[19]:  3.689655  4.229730  4.197369  3.788235  4.162162  4.594203  3.841463  3.914634  4.153846  4.681159  3.962963  4.535211  4.557143  3.951220  4.378788  4.042253 
dram[20]:  4.194805  3.636364  3.939024  4.050000  4.205480  4.200000  4.464789  3.914634  4.628572  4.458333  4.280000  4.012658  4.565217  4.128205  4.205883  4.042253 
dram[21]:  3.595506  3.666667  3.566667  4.369863  4.323944  4.422535  4.213333  4.236842  4.735294  4.142857  3.744186  4.075949  4.436620  4.025000  4.173913  4.375000 
dram[22]:  3.776471  3.867470  3.925926  4.168831  4.352113  4.000000  4.342466  4.000000  3.987654  3.879518  4.378378  3.845238  4.089744  4.686567  4.208955  4.057143 
dram[23]:  3.857143  3.732558  4.458333  4.306667  4.039474  4.784616  4.416667  4.210526  3.704545  3.636364  3.914634  3.891566  4.216216  5.080645  4.437500  4.042857 
dram[24]:  3.800000  4.223684  4.416667  4.236842  4.888889  4.051282  4.591549  4.938461  4.276316  3.625000  3.800000  3.707865  4.815384  4.542857  5.000000  4.353846 
dram[25]:  4.310811  4.342466  4.521739  4.571429  4.173333  4.410959  4.803030  4.579710  3.951220  4.542857  3.735632  3.346939  4.843750  4.450704  4.733333  4.250000 
dram[26]:  4.243243  4.213333  4.772727  4.486111  3.961539  3.913580  4.253334  4.256757  4.378378  3.939024  3.767442  3.696629  4.676471  4.594203  4.844828  4.550000 
dram[27]:  4.012500  4.063291  4.641791  4.115385  4.038961  4.449275  4.210526  4.776119  3.891566  4.416667  4.012346  4.126582  4.103896  4.197369  4.796610  4.872727 
dram[28]:  3.879518  4.000000  4.757576  4.436620  4.189189  4.380282  5.129032  4.416667  4.166667  4.458333  4.250000  3.633333  4.000000  4.500000  4.639344  4.301587 
dram[29]:  4.050633  3.833333  3.961539  4.833333  5.016129  4.092105  4.076923  4.256757  4.150000  3.767442  4.328948  3.928571  3.936709  3.694118  4.000000  4.655172 
dram[30]:  4.025000  3.781609  5.065574  4.388889  4.414286  4.514286  4.184210  4.608696  3.597826  3.505376  3.963415  3.939759  4.078948  4.402778  4.100000  4.981482 
dram[31]:  3.927711  3.758621  4.121622  4.528572  4.394366  4.661765  4.528572  4.588235  3.532609  4.418919  4.192307  3.847059  4.352113  4.485714  4.283582  4.706897 
average row locality = 161114/38185 = 4.219301
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[1]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[2]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[3]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[4]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[5]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[6]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[7]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[8]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[9]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[10]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[11]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[12]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[13]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[14]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[15]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[16]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[17]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[18]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[19]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[20]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[21]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[22]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[23]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[24]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       232 
dram[25]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[26]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[27]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[28]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[29]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[30]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
dram[31]:       256       256       256       256       256       256       256       256       256       256       256       256       256       256       232       224 
total dram reads = 129480
bank skew: 256/224 = 1.14
chip skew: 4048/4040 = 1.00
number of total write accesses:
dram[0]:       198       181       158       134       178       159       128       173       195       220       189       177       175       162       142       171 
dram[1]:       203       169       172       146       181       165       142       155       201       208       198       177       203       161       158       149 
dram[2]:       197       205       165       119       182       181       134       166       183       203       185       196       167       160       141       167 
dram[3]:       228       195       155       140       175       166       113       155       183       214       179       174       166       161       152       172 
dram[4]:       199       191       162       145       152       175       126       186       192       225       161       171       185       172       139       163 
dram[5]:       204       187       188       128       193       158       162       145       228       205       189       152       187       170       146       159 
dram[6]:       193       206       146       149       193       200       120       173       200       218       148       177       163       163       135       184 
dram[7]:       213       170       164       155       193       158       138       157       202       199       181       155       187       155       134       147 
dram[8]:       202       182       170       174       178       179       125       175       203       206       166       167       184       193       121       155 
dram[9]:       188       163       176       153       180       173       125       164       214       201       178       173       184       179       125       153 
dram[10]:       194       175       173       176       163       183       119       172       194       225       168       177       166       220       106       163 
dram[11]:       196       160       176       172       158       173       152       174       232       191       187       151       210       189       141       149 
dram[12]:       193       185       170       158       142       182       134       193       216       220       164       184       152       203       131       169 
dram[13]:       194       147       177       165       141       162       148       169       234       219       175       166       175       189       152       158 
dram[14]:       174       177       176       184       148       168       134       177       191       222       175       172       165       217       123       167 
dram[15]:       199       153       194       167       162       164       147       167       231       187       191       161       181       195       148       154 
dram[16]:       195       163       178       180       161       188       118       186       204       217       173       182       165       201       133       177 
dram[17]:       193       159       200       159       144       168       153       184       210       185       172       164       182       207       150       170 
dram[18]:       193       162       169       180       134       170       158       200       190       205       189       187       169       189       155       163 
dram[19]:       193       174       169       179       135       171       162       182       196       190       195       173       158       189       153       150 
dram[20]:       189       170       184       191       133       168       166       173       193       198       182       181       171       192       138       142 
dram[21]:       188       183       172       177       144       164       171       173       201       172       193       173       175       183       154       136 
dram[22]:       187       200       170       185       138       164       159       200       199       193       195       193       164       163       142       142 
dram[23]:       206       174       177       183       138       150       177       156       211       169       186       180       149       161       154       123 
dram[24]:       196       188       162       193       148       163       188       181       201       193       193       221       155       181       123       142 
dram[25]:       191       182       143       183       164       193       169       159       200       193       198       204       159       173       136       141 
dram[26]:       170       170       167       176       138       164       175       156       216       192       196       200       182       168       135       121 
dram[27]:       185       175       134       198       151       143       176       182       204       170       190       222       159       187       143       122 
dram[28]:       186       209       152       160       144       146       162       169       206       195       173       202       142       173       145       122 
dram[29]:       191       180       138       178       144       141       165       155       218       209       203       206       149       170       144       138 
dram[30]:       193       208       146       174       133       164       181       165       230       208       217       195       158       169       159        99 
dram[31]:       195       204       130       186       152       168       156       149       205       211       197       204       139       166       146       134 
total dram writes = 88520
bank skew: 234/99 = 2.36
chip skew: 2828/2686 = 1.05
average mf latency per bank:
dram[0]:     131793    159371      2364      3131      2210      2975      2495      2814      2088      2657      2198      2780      2228      3023      2428      2837
dram[1]:     128151    165449      2147      3165      2215      3029      2367      2970      2069      2704      2118      2849      2031      3037      2362      3117
dram[2]:     184603    105380      3728      1895      3568      1654      3964      1567      3423      1536      3543      1458      3727      1704      3942      1670
dram[3]:      99092    190608      1661      4147      1594      3945      1851      3943      1581      3409      1559      3754      1751      3897      1716      3709
dram[4]:     118540    167628      2014      3416      2048      3266      2137      2977      1829      2843      2060      3080      1943      3236      2082      3197
dram[5]:     162698    125426      3099      2233      3118      2366      3175      2136      2811      2017      3002      2196      3160      2055      3295      2079
dram[6]:     153371    128758      3011      2467      2744      2225      3098      2118      2626      2078      2914      2228      2922      2317      2912      2111
dram[7]:     115760    174925      1956      3369      1947      3316      2058      3174      1874      2988      1937      3286      1933      3255      2062      3191
dram[8]:     189340    100284      3825      1350      3882      1397      4371      1316      3592      1269      3781      1367      3881      1288      4085      1359
dram[9]:     123849    177667      2026      3308      2030      3322      2312      3178      1788      2930      1894      3162      2098      3153      2195      3093
dram[10]:     157328    141517      2949      2308      3035      2283      3330      2315      2884      1939      2887      2320      3029      2057      3204      2256
dram[11]:     170428    131811      3341      2035      3459      2078      3479      2109      2896      1970      3093      2074      3076      1857      3452      2195
dram[12]:     127423    166407      2170      3172      2310      2995      2326      3004      2030      2734      2089      2977      2283      2898      2297      3033
dram[13]:     116907    195713      1791      3531      2095      3404      1907      3445      1653      2988      1807      3442      1901      3311      1902      3482
dram[14]:     151776    149657      2619      2600      2763      2546      2713      2517      2501      2299      2651      2686      2714      2401      2842      2543
dram[15]:     142710    160203      2571      2681      2686      2663      2629      2685      2206      2483      2417      2702      2582      2590      2633      2652
dram[16]:     158651    143183      3052      2351      3065      2147      3356      2195      2730      1962      3068      2261      3106      2274      3290      2108
dram[17]:     155547    142604      2758      2392      2974      2150      2904      2123      2613      2116      2878      2267      2761      2143      2983      2192
dram[18]:     135543    169643      2353      2979      2400      2905      2270      2736      2265      2690      2164      2805      2297      2914      2485      2810
dram[19]:     166625    135569      3235      2287      3396      2126      3253      2231      3049      2060      3011      2130      3235      2263      3308      2100
dram[20]:     170607    134395      3152      2134      3443      2203      3303      2191      2947      2021      3214      2048      3255      2107      3485      2117
dram[21]:     173593    119920      3367      1889      3491      1867      3306      1958      3069      1927      3173      1976      3190      1877      3285      1813
dram[22]:     146280    145961      2576      2612      2792      2738      2677      2593      2354      2622      2466      2504      2523      2843      2615      2744
dram[23]:     158060    132227      3009      2115      3180      2230      2954      2242      2759      2182      3126      2107      3166      2167      2850      2194
dram[24]:     162460    130070      3178      2015      3270      2349      3150      2226      2757      2080      2946      1880      3137      2125      3322      2269
dram[25]:     130134    162820      2275      2987      2164      2719      2340      3066      2019      2866      2093      2685      2293      2836      2186      3090
dram[26]:     191278    115640      3604      1689      3837      1716      3542      1753      3129      1691      3492      1542      3408      1561      3540      1827
dram[27]:     180067    114890      3732      1677      3484      1884      3385      1576      3107      1750      3345      1513      3448      1539      3467      1795
dram[28]:     160900    127388      3099      2302      3031      2395      3018      2264      2759      2208      2989      2120      3036      2152      2878      2458
dram[29]:     176810    120445      3714      1733      3602      1965      3465      1849      3041      1688      3245      1691      3591      1727      3516      1923
dram[30]:     157805    128031      3070      2210      3116      2336      2856      2277      2621      2063      2635      2230      2958      2195      2893      2814
dram[31]:     151927    134512      2945      2213      2951      2429      2874      2405      2628      2139      2611      2232      3004      2315      2825      2686
maximum mf latency per bank:
dram[0]:       4116      3585      3345      2845      3190      2897      3418      2900      3175      2872      3135      2918      3510      3127      3347      3033
dram[1]:       4141      3521      3458      2948      3171      2805      3266      2886      3186      2750      3454      2949      3461      2956      3269      2845
dram[2]:       4115      3538      3345      2360      3215      2331      3436      2337      3233      2353      3446      2352      3191      2403      3209      2503
dram[3]:       4110      3557      3094      3131      3129      3234      3069      3058      2848      3244      3098      3231      3403      3176      3065      3193
dram[4]:       4095      3533      3403      2904      3441      2913      3481      2969      3378      2967      3325      2965      3486      2924      3180      2894
dram[5]:       4122      3526      3342      3038      3199      2991      3460      2922      3262      3003      3357      3038      3468      2938      3239      3033
dram[6]:       4093      3544      3344      3083      3173      2950      3398      2787      3017      2673      3145      2805      3476      3029      3164      3013
dram[7]:       4099      3525      3290      3006      3328      3008      3439      3059      2994      3032      3134      3067      3483      2927      3152      3054
dram[8]:       4088      3563      3247      1854      3417      2277      3498      2253      3234      1714      3186      2241      3505      2415      3173      1861
dram[9]:       4123      3551      3171      2977      3164      2952      3236      3079      3183      3028      3276      3072      3453      2919      3180      2954
dram[10]:       4045      3592      3402      2959      3344      2943      3338      2841      3222      2760      3199      2968      3098      2972      3152      2987
dram[11]:       4080      3550      3369      3372      3445      2774      3402      2638      3442      3071      3230      3264      3130      3417      3463      2565
dram[12]:       4080      3552      3393      2871      3424      2907      3323      2950      3352      2819      3175      2932      3140      2940      3098      2938
dram[13]:       4089      3546      3305      3087      3179      3287      3131      3278      3393      3097      3131      3227      3119      3103      3061      3385
dram[14]:       4091      3528      3163      3082      3365      3190      3158      3140      3071      2802      3362      3089      3089      3112      3218      3086
dram[15]:       4093      3530      3069      3258      3189      3334      3155      3219      3033      3270      3158      3148      3021      3252      3165      3416
dram[16]:       4090      3535      3035      3171      3137      3281      3137      3229      3128      3013      3100      3005      3049      2964      3118      3374
dram[17]:       4111      3504      3066      2842      3052      2854      3059      2796      3192      2794      3034      2798      2946      2842      3096      2894
dram[18]:       4175      3485      3060      3008      3036      3088      2867      2948      3217      2933      2968      3087      3048      2967      3149      3073
dram[19]:       4123      3503      3456      2861      3002      2660      3246      2832      3137      2768      3458      2849      3303      2702      3389      2831
dram[20]:       4173      3492      3415      2658      3154      2782      3247      2697      3119      2816      3311      2811      3257      2824      3204      2787
dram[21]:       4131      3492      3052      2113      3007      2204      2881      2448      3020      2395      3156      2210      2960      2202      2963      2111
dram[22]:       4112      3514      3016      3056      2999      3025      2922      2966      2946      3134      3009      3087      3002      3104      2843      2969
dram[23]:       4139      3505      3295      2484      3344      2409      3231      2335      3075      2565      3241      2481      3112      2526      3012      2366
dram[24]:       4117      3522      3088      2904      3062      3045      3160      2717      3018      3073      3070      2862      3051      3121      3027      2843
dram[25]:       4167      3481      2890      2939      2928      2968      3474      2953      2886      3233      3385      3255      3366      2945      2807      2942
dram[26]:       4131      3494      3106      2201      2955      2367      3039      2241      3161      2130      3153      2295      3073      2223      3062      2227
dram[27]:       4163      3475      3294      2525      3345      2383      3058      2384      3122      2384      3084      2548      3302      2498      3134      2287
dram[28]:       4159      3478      3181      2930      3017      3174      3117      3283      3291      2929      3218      2936      3007      2878      3026      2826
dram[29]:       4168      3484      3134      2162      2950      2282      3087      2074      3087      2309      3112      2252      2894      2295      3192      2109
dram[30]:       4141      3477      3034      2645      3121      2802      3000      2840      3060      2731      3037      2761      3086      2762      2845      2787
dram[31]:       4155      3490      3177      2826      3105      2799      3393      2822      3180      2780      3352      2795      3168      2809      3174      2848
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130054 n_act=1208 n_pre=1192 n_ref_event=0 n_req=5033 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.0488
n_activity=53111 dram_eff=0.1278
bk0: 256a 136379i bk1: 256a 136665i bk2: 256a 136735i bk3: 256a 137208i bk4: 256a 136606i bk5: 256a 136855i bk6: 256a 137385i bk7: 256a 137153i bk8: 256a 136265i bk9: 256a 136450i bk10: 256a 136704i bk11: 256a 136781i bk12: 256a 136443i bk13: 256a 136715i bk14: 232a 137086i bk15: 232a 136799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759984
Row_Buffer_Locality_read = 0.848567
Row_Buffer_Locality_write = 0.395939
Bank_Level_Parallism = 1.270191
Bank_Level_Parallism_Col = 1.206606
Bank_Level_Parallism_Ready = 1.083677
write_to_read_ratio_blp_rw_average = 0.467954
GrpLevelPara = 1.133697 

BW Util details:
bwutil = 0.048803 
total_CMD = 139090 
util_bw = 6788 
Wasted_Col = 15752 
Wasted_Row = 10718 
Idle = 105832 

BW Util Bottlenecks: 
RCDc_limit = 6673 
RCDWRc_limit = 4965 
WTRc_limit = 791 
RTWc_limit = 2672 
CCDLc_limit = 4075 
rwq = 0 
CCDLc_limit_alone = 3820 
WTRc_limit_alone = 725 
RTWc_limit_alone = 2483 

Commands details: 
total_CMD = 139090 
n_nop = 130054 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 5033 
total_req = 6788 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 6788 
Row_Bus_Util =  0.017255 
CoL_Bus_Util = 0.048803 
Either_Row_CoL_Bus_Util = 0.064965 
Issued_on_Two_Bus_Simul_Util = 0.001093 
issued_two_Eff = 0.016822 
queue_avg = 0.302020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.30202
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130065 n_act=1173 n_pre=1157 n_ref_event=0 n_req=5031 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.04915
n_activity=53500 dram_eff=0.1278
bk0: 256a 136626i bk1: 256a 136851i bk2: 256a 136985i bk3: 256a 137015i bk4: 256a 136740i bk5: 256a 136960i bk6: 256a 137087i bk7: 256a 137087i bk8: 256a 136707i bk9: 256a 136437i bk10: 256a 136879i bk11: 256a 136719i bk12: 256a 136609i bk13: 256a 136917i bk14: 232a 137255i bk15: 232a 137098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766846
Row_Buffer_Locality_read = 0.855237
Row_Buffer_Locality_write = 0.402848
Bank_Level_Parallism = 1.239753
Bank_Level_Parallism_Col = 1.168000
Bank_Level_Parallism_Ready = 1.059538
write_to_read_ratio_blp_rw_average = 0.479733
GrpLevelPara = 1.117600 

BW Util details:
bwutil = 0.049148 
total_CMD = 139090 
util_bw = 6836 
Wasted_Col = 15313 
Wasted_Row = 10518 
Idle = 106423 

BW Util Bottlenecks: 
RCDc_limit = 6362 
RCDWRc_limit = 4968 
WTRc_limit = 599 
RTWc_limit = 2258 
CCDLc_limit = 4002 
rwq = 0 
CCDLc_limit_alone = 3785 
WTRc_limit_alone = 527 
RTWc_limit_alone = 2113 

Commands details: 
total_CMD = 139090 
n_nop = 130065 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 1173 
n_pre = 1157 
n_ref = 0 
n_req = 5031 
total_req = 6836 

Dual Bus Interface Util: 
issued_total_row = 2330 
issued_total_col = 6836 
Row_Bus_Util =  0.016752 
CoL_Bus_Util = 0.049148 
Either_Row_CoL_Bus_Util = 0.064886 
Issued_on_Two_Bus_Simul_Util = 0.001014 
issued_two_Eff = 0.015623 
queue_avg = 0.286599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.286599
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130118 n_act=1166 n_pre=1150 n_ref_event=0 n_req=5034 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2751 bw_util=0.04888
n_activity=51841 dram_eff=0.1312
bk0: 256a 136650i bk1: 256a 136571i bk2: 256a 136979i bk3: 256a 137253i bk4: 256a 136547i bk5: 256a 136622i bk6: 256a 137133i bk7: 256a 136982i bk8: 256a 137038i bk9: 256a 136500i bk10: 256a 137001i bk11: 256a 136640i bk12: 256a 136924i bk13: 256a 136870i bk14: 232a 137377i bk15: 232a 136992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768375
Row_Buffer_Locality_read = 0.855237
Row_Buffer_Locality_write = 0.411765
Bank_Level_Parallism = 1.266976
Bank_Level_Parallism_Col = 1.188010
Bank_Level_Parallism_Ready = 1.071775
write_to_read_ratio_blp_rw_average = 0.462962
GrpLevelPara = 1.132470 

BW Util details:
bwutil = 0.048882 
total_CMD = 139090 
util_bw = 6799 
Wasted_Col = 14932 
Wasted_Row = 10152 
Idle = 107207 

BW Util Bottlenecks: 
RCDc_limit = 6357 
RCDWRc_limit = 4858 
WTRc_limit = 651 
RTWc_limit = 2251 
CCDLc_limit = 3935 
rwq = 0 
CCDLc_limit_alone = 3793 
WTRc_limit_alone = 591 
RTWc_limit_alone = 2169 

Commands details: 
total_CMD = 139090 
n_nop = 130118 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2751 
n_act = 1166 
n_pre = 1150 
n_ref = 0 
n_req = 5034 
total_req = 6799 

Dual Bus Interface Util: 
issued_total_row = 2316 
issued_total_col = 6799 
Row_Bus_Util =  0.016651 
CoL_Bus_Util = 0.048882 
Either_Row_CoL_Bus_Util = 0.064505 
Issued_on_Two_Bus_Simul_Util = 0.001028 
issued_two_Eff = 0.015938 
queue_avg = 0.305292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.305292
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130167 n_act=1159 n_pre=1143 n_ref_event=0 n_req=5045 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.04872
n_activity=52537 dram_eff=0.129
bk0: 256a 136620i bk1: 256a 136768i bk2: 256a 136822i bk3: 256a 137220i bk4: 256a 136681i bk5: 256a 136787i bk6: 256a 137080i bk7: 256a 137030i bk8: 256a 136697i bk9: 256a 136870i bk10: 256a 136791i bk11: 256a 136889i bk12: 256a 136809i bk13: 256a 136960i bk14: 232a 137221i bk15: 232a 136905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770268
Row_Buffer_Locality_read = 0.851532
Row_Buffer_Locality_write = 0.440321
Bank_Level_Parallism = 1.245984
Bank_Level_Parallism_Col = 1.174120
Bank_Level_Parallism_Ready = 1.063312
write_to_read_ratio_blp_rw_average = 0.457244
GrpLevelPara = 1.121059 

BW Util details:
bwutil = 0.048717 
total_CMD = 139090 
util_bw = 6776 
Wasted_Col = 15336 
Wasted_Row = 10260 
Idle = 106718 

BW Util Bottlenecks: 
RCDc_limit = 6551 
RCDWRc_limit = 4696 
WTRc_limit = 797 
RTWc_limit = 2373 
CCDLc_limit = 4025 
rwq = 0 
CCDLc_limit_alone = 3832 
WTRc_limit_alone = 731 
RTWc_limit_alone = 2246 

Commands details: 
total_CMD = 139090 
n_nop = 130167 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 1159 
n_pre = 1143 
n_ref = 0 
n_req = 5045 
total_req = 6776 

Dual Bus Interface Util: 
issued_total_row = 2302 
issued_total_col = 6776 
Row_Bus_Util =  0.016550 
CoL_Bus_Util = 0.048717 
Either_Row_CoL_Bus_Util = 0.064153 
Issued_on_Two_Bus_Simul_Util = 0.001114 
issued_two_Eff = 0.017371 
queue_avg = 0.298950 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.29895
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130103 n_act=1181 n_pre=1165 n_ref_event=0 n_req=5023 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2744 bw_util=0.04883
n_activity=52578 dram_eff=0.1292
bk0: 256a 136445i bk1: 256a 136638i bk2: 256a 136856i bk3: 256a 136904i bk4: 256a 136981i bk5: 256a 136869i bk6: 256a 137115i bk7: 256a 136948i bk8: 256a 136404i bk9: 256a 136749i bk10: 256a 136790i bk11: 256a 136841i bk12: 256a 136836i bk13: 256a 136968i bk14: 232a 137193i bk15: 232a 136943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764882
Row_Buffer_Locality_read = 0.847332
Row_Buffer_Locality_write = 0.422564
Bank_Level_Parallism = 1.248911
Bank_Level_Parallism_Col = 1.172439
Bank_Level_Parallism_Ready = 1.057862
write_to_read_ratio_blp_rw_average = 0.452717
GrpLevelPara = 1.125326 

BW Util details:
bwutil = 0.048832 
total_CMD = 139090 
util_bw = 6792 
Wasted_Col = 15584 
Wasted_Row = 10439 
Idle = 106275 

BW Util Bottlenecks: 
RCDc_limit = 6771 
RCDWRc_limit = 4708 
WTRc_limit = 717 
RTWc_limit = 2279 
CCDLc_limit = 4103 
rwq = 0 
CCDLc_limit_alone = 3938 
WTRc_limit_alone = 689 
RTWc_limit_alone = 2142 

Commands details: 
total_CMD = 139090 
n_nop = 130103 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2744 
n_act = 1181 
n_pre = 1165 
n_ref = 0 
n_req = 5023 
total_req = 6792 

Dual Bus Interface Util: 
issued_total_row = 2346 
issued_total_col = 6792 
Row_Bus_Util =  0.016867 
CoL_Bus_Util = 0.048832 
Either_Row_CoL_Bus_Util = 0.064613 
Issued_on_Two_Bus_Simul_Util = 0.001086 
issued_two_Eff = 0.016802 
queue_avg = 0.309519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.309519
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130008 n_act=1209 n_pre=1193 n_ref_event=0 n_req=5048 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2801 bw_util=0.04924
n_activity=52697 dram_eff=0.13
bk0: 256a 136352i bk1: 256a 136783i bk2: 256a 136745i bk3: 256a 136944i bk4: 256a 136678i bk5: 256a 136766i bk6: 256a 137281i bk7: 256a 136730i bk8: 256a 136241i bk9: 256a 136643i bk10: 256a 136771i bk11: 256a 137102i bk12: 256a 136838i bk13: 256a 136903i bk14: 232a 137127i bk15: 232a 136937i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760499
Row_Buffer_Locality_read = 0.847826
Row_Buffer_Locality_write = 0.407000
Bank_Level_Parallism = 1.267446
Bank_Level_Parallism_Col = 1.181217
Bank_Level_Parallism_Ready = 1.058257
write_to_read_ratio_blp_rw_average = 0.466872
GrpLevelPara = 1.133445 

BW Util details:
bwutil = 0.049241 
total_CMD = 139090 
util_bw = 6849 
Wasted_Col = 15517 
Wasted_Row = 10493 
Idle = 106231 

BW Util Bottlenecks: 
RCDc_limit = 6680 
RCDWRc_limit = 4939 
WTRc_limit = 702 
RTWc_limit = 2304 
CCDLc_limit = 4024 
rwq = 0 
CCDLc_limit_alone = 3874 
WTRc_limit_alone = 639 
RTWc_limit_alone = 2217 

Commands details: 
total_CMD = 139090 
n_nop = 130008 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2801 
n_act = 1209 
n_pre = 1193 
n_ref = 0 
n_req = 5048 
total_req = 6849 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 6849 
Row_Bus_Util =  0.017269 
CoL_Bus_Util = 0.049241 
Either_Row_CoL_Bus_Util = 0.065296 
Issued_on_Two_Bus_Simul_Util = 0.001215 
issued_two_Eff = 0.018608 
queue_avg = 0.292106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.292106
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130078 n_act=1188 n_pre=1172 n_ref_event=0 n_req=5035 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2768 bw_util=0.049
n_activity=52565 dram_eff=0.1297
bk0: 256a 136894i bk1: 256a 136713i bk2: 256a 136647i bk3: 256a 136969i bk4: 256a 136478i bk5: 256a 136585i bk6: 256a 137260i bk7: 256a 137075i bk8: 256a 136474i bk9: 256a 136398i bk10: 256a 137172i bk11: 256a 136797i bk12: 256a 137000i bk13: 256a 136698i bk14: 232a 137119i bk15: 232a 137041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764052
Row_Buffer_Locality_read = 0.849061
Row_Buffer_Locality_write = 0.415400
Bank_Level_Parallism = 1.261649
Bank_Level_Parallism_Col = 1.183097
Bank_Level_Parallism_Ready = 1.061913
write_to_read_ratio_blp_rw_average = 0.460884
GrpLevelPara = 1.130817 

BW Util details:
bwutil = 0.049004 
total_CMD = 139090 
util_bw = 6816 
Wasted_Col = 15480 
Wasted_Row = 10324 
Idle = 106470 

BW Util Bottlenecks: 
RCDc_limit = 6625 
RCDWRc_limit = 4820 
WTRc_limit = 644 
RTWc_limit = 2502 
CCDLc_limit = 4090 
rwq = 0 
CCDLc_limit_alone = 3919 
WTRc_limit_alone = 573 
RTWc_limit_alone = 2402 

Commands details: 
total_CMD = 139090 
n_nop = 130078 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2768 
n_act = 1188 
n_pre = 1172 
n_ref = 0 
n_req = 5035 
total_req = 6816 

Dual Bus Interface Util: 
issued_total_row = 2360 
issued_total_col = 6816 
Row_Bus_Util =  0.016967 
CoL_Bus_Util = 0.049004 
Either_Row_CoL_Bus_Util = 0.064793 
Issued_on_Two_Bus_Simul_Util = 0.001179 
issued_two_Eff = 0.018198 
queue_avg = 0.300697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.300697
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130103 n_act=1208 n_pre=1192 n_ref_event=0 n_req=5035 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.04857
n_activity=54059 dram_eff=0.125
bk0: 256a 136585i bk1: 256a 136711i bk2: 256a 136599i bk3: 256a 136768i bk4: 256a 136689i bk5: 256a 136594i bk6: 256a 137198i bk7: 256a 136848i bk8: 256a 136630i bk9: 256a 136352i bk10: 256a 137042i bk11: 256a 137109i bk12: 256a 136724i bk13: 256a 136922i bk14: 232a 137096i bk15: 232a 137048i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760079
Row_Buffer_Locality_read = 0.847826
Row_Buffer_Locality_write = 0.400203
Bank_Level_Parallism = 1.249850
Bank_Level_Parallism_Col = 1.183302
Bank_Level_Parallism_Ready = 1.063795
write_to_read_ratio_blp_rw_average = 0.460503
GrpLevelPara = 1.131343 

BW Util details:
bwutil = 0.048573 
total_CMD = 139090 
util_bw = 6756 
Wasted_Col = 15620 
Wasted_Row = 10876 
Idle = 105838 

BW Util Bottlenecks: 
RCDc_limit = 6709 
RCDWRc_limit = 4953 
WTRc_limit = 610 
RTWc_limit = 2510 
CCDLc_limit = 3832 
rwq = 0 
CCDLc_limit_alone = 3666 
WTRc_limit_alone = 549 
RTWc_limit_alone = 2405 

Commands details: 
total_CMD = 139090 
n_nop = 130103 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 5035 
total_req = 6756 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 6756 
Row_Bus_Util =  0.017255 
CoL_Bus_Util = 0.048573 
Either_Row_CoL_Bus_Util = 0.064613 
Issued_on_Two_Bus_Simul_Util = 0.001215 
issued_two_Eff = 0.018805 
queue_avg = 0.293400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.2934
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130010 n_act=1218 n_pre=1202 n_ref_event=0 n_req=5043 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2780 bw_util=0.04909
n_activity=53577 dram_eff=0.1274
bk0: 256a 136493i bk1: 256a 136775i bk2: 256a 136711i bk3: 256a 136665i bk4: 256a 136788i bk5: 256a 136723i bk6: 256a 136931i bk7: 256a 137146i bk8: 256a 136441i bk9: 256a 136402i bk10: 256a 137021i bk11: 256a 136807i bk12: 256a 136811i bk13: 256a 136705i bk14: 232a 137404i bk15: 232a 137146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758477
Row_Buffer_Locality_read = 0.846591
Row_Buffer_Locality_write = 0.400000
Bank_Level_Parallism = 1.249481
Bank_Level_Parallism_Col = 1.171827
Bank_Level_Parallism_Ready = 1.056825
write_to_read_ratio_blp_rw_average = 0.464349
GrpLevelPara = 1.121626 

BW Util details:
bwutil = 0.049091 
total_CMD = 139090 
util_bw = 6828 
Wasted_Col = 15786 
Wasted_Row = 10611 
Idle = 105865 

BW Util Bottlenecks: 
RCDc_limit = 6732 
RCDWRc_limit = 5075 
WTRc_limit = 773 
RTWc_limit = 2160 
CCDLc_limit = 4042 
rwq = 0 
CCDLc_limit_alone = 3842 
WTRc_limit_alone = 703 
RTWc_limit_alone = 2030 

Commands details: 
total_CMD = 139090 
n_nop = 130010 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2780 
n_act = 1218 
n_pre = 1202 
n_ref = 0 
n_req = 5043 
total_req = 6828 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 6828 
Row_Bus_Util =  0.017399 
CoL_Bus_Util = 0.049091 
Either_Row_CoL_Bus_Util = 0.065281 
Issued_on_Two_Bus_Simul_Util = 0.001208 
issued_two_Eff = 0.018502 
queue_avg = 0.305399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.305399
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130115 n_act=1182 n_pre=1166 n_ref_event=0 n_req=5038 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2729 bw_util=0.04872
n_activity=52042 dram_eff=0.1302
bk0: 256a 136681i bk1: 256a 136975i bk2: 256a 136689i bk3: 256a 136948i bk4: 256a 136798i bk5: 256a 136847i bk6: 256a 137028i bk7: 256a 137090i bk8: 256a 136385i bk9: 256a 136613i bk10: 256a 136944i bk11: 256a 136618i bk12: 256a 136754i bk13: 256a 136997i bk14: 232a 137014i bk15: 232a 137093i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765383
Row_Buffer_Locality_read = 0.850049
Row_Buffer_Locality_write = 0.419192
Bank_Level_Parallism = 1.267512
Bank_Level_Parallism_Col = 1.191449
Bank_Level_Parallism_Ready = 1.067582
write_to_read_ratio_blp_rw_average = 0.464702
GrpLevelPara = 1.132415 

BW Util details:
bwutil = 0.048724 
total_CMD = 139090 
util_bw = 6777 
Wasted_Col = 15310 
Wasted_Row = 10263 
Idle = 106740 

BW Util Bottlenecks: 
RCDc_limit = 6605 
RCDWRc_limit = 4854 
WTRc_limit = 617 
RTWc_limit = 2545 
CCDLc_limit = 3954 
rwq = 0 
CCDLc_limit_alone = 3749 
WTRc_limit_alone = 571 
RTWc_limit_alone = 2386 

Commands details: 
total_CMD = 139090 
n_nop = 130115 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2729 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 5038 
total_req = 6777 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 6777 
Row_Bus_Util =  0.016881 
CoL_Bus_Util = 0.048724 
Either_Row_CoL_Bus_Util = 0.064527 
Issued_on_Two_Bus_Simul_Util = 0.001078 
issued_two_Eff = 0.016713 
queue_avg = 0.300108 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.300108
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130111 n_act=1172 n_pre=1156 n_ref_event=0 n_req=5037 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2774 bw_util=0.04905
n_activity=51907 dram_eff=0.1314
bk0: 256a 136704i bk1: 256a 137056i bk2: 256a 136792i bk3: 256a 136752i bk4: 256a 136787i bk5: 256a 136937i bk6: 256a 137341i bk7: 256a 136656i bk8: 256a 136643i bk9: 256a 136267i bk10: 256a 136939i bk11: 256a 136741i bk12: 256a 136966i bk13: 256a 136514i bk14: 232a 137365i bk15: 232a 137137i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767322
Row_Buffer_Locality_read = 0.851038
Row_Buffer_Locality_write = 0.424671
Bank_Level_Parallism = 1.266458
Bank_Level_Parallism_Col = 1.178032
Bank_Level_Parallism_Ready = 1.066989
write_to_read_ratio_blp_rw_average = 0.464961
GrpLevelPara = 1.124375 

BW Util details:
bwutil = 0.049047 
total_CMD = 139090 
util_bw = 6822 
Wasted_Col = 15458 
Wasted_Row = 9999 
Idle = 106811 

BW Util Bottlenecks: 
RCDc_limit = 6569 
RCDWRc_limit = 4744 
WTRc_limit = 694 
RTWc_limit = 2425 
CCDLc_limit = 4019 
rwq = 0 
CCDLc_limit_alone = 3804 
WTRc_limit_alone = 641 
RTWc_limit_alone = 2263 

Commands details: 
total_CMD = 139090 
n_nop = 130111 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2774 
n_act = 1172 
n_pre = 1156 
n_ref = 0 
n_req = 5037 
total_req = 6822 

Dual Bus Interface Util: 
issued_total_row = 2328 
issued_total_col = 6822 
Row_Bus_Util =  0.016737 
CoL_Bus_Util = 0.049047 
Either_Row_CoL_Bus_Util = 0.064555 
Issued_on_Two_Bus_Simul_Util = 0.001229 
issued_two_Eff = 0.019044 
queue_avg = 0.293774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.293774
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130021 n_act=1190 n_pre=1174 n_ref_event=0 n_req=5042 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2811 bw_util=0.04931
n_activity=52763 dram_eff=0.13
bk0: 256a 136712i bk1: 256a 137103i bk2: 256a 136313i bk3: 256a 136773i bk4: 256a 136935i bk5: 256a 136844i bk6: 256a 136779i bk7: 256a 136952i bk8: 256a 136055i bk9: 256a 136698i bk10: 256a 136742i bk11: 256a 136832i bk12: 256a 136677i bk13: 256a 136582i bk14: 232a 137123i bk15: 232a 137235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763983
Row_Buffer_Locality_read = 0.850791
Row_Buffer_Locality_write = 0.410463
Bank_Level_Parallism = 1.260042
Bank_Level_Parallism_Col = 1.190341
Bank_Level_Parallism_Ready = 1.068377
write_to_read_ratio_blp_rw_average = 0.471460
GrpLevelPara = 1.131472 

BW Util details:
bwutil = 0.049313 
total_CMD = 139090 
util_bw = 6859 
Wasted_Col = 15880 
Wasted_Row = 10694 
Idle = 105657 

BW Util Bottlenecks: 
RCDc_limit = 6645 
RCDWRc_limit = 4864 
WTRc_limit = 698 
RTWc_limit = 2913 
CCDLc_limit = 4075 
rwq = 0 
CCDLc_limit_alone = 3855 
WTRc_limit_alone = 639 
RTWc_limit_alone = 2752 

Commands details: 
total_CMD = 139090 
n_nop = 130021 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2811 
n_act = 1190 
n_pre = 1174 
n_ref = 0 
n_req = 5042 
total_req = 6859 

Dual Bus Interface Util: 
issued_total_row = 2364 
issued_total_col = 6859 
Row_Bus_Util =  0.016996 
CoL_Bus_Util = 0.049313 
Either_Row_CoL_Bus_Util = 0.065202 
Issued_on_Two_Bus_Simul_Util = 0.001107 
issued_two_Eff = 0.016981 
queue_avg = 0.302732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.302732
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130101 n_act=1153 n_pre=1137 n_ref_event=0 n_req=5043 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2796 bw_util=0.04921
n_activity=52622 dram_eff=0.1301
bk0: 256a 136688i bk1: 256a 136749i bk2: 256a 136566i bk3: 256a 136956i bk4: 256a 137137i bk5: 256a 136978i bk6: 256a 137305i bk7: 256a 136705i bk8: 256a 136433i bk9: 256a 136431i bk10: 256a 137005i bk11: 256a 136985i bk12: 256a 136829i bk13: 256a 136520i bk14: 232a 137523i bk15: 232a 136969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.771366
Row_Buffer_Locality_read = 0.854496
Row_Buffer_Locality_write = 0.433166
Bank_Level_Parallism = 1.242870
Bank_Level_Parallism_Col = 1.174445
Bank_Level_Parallism_Ready = 1.066335
write_to_read_ratio_blp_rw_average = 0.475064
GrpLevelPara = 1.122962 

BW Util details:
bwutil = 0.049206 
total_CMD = 139090 
util_bw = 6844 
Wasted_Col = 15451 
Wasted_Row = 10455 
Idle = 106340 

BW Util Bottlenecks: 
RCDc_limit = 6422 
RCDWRc_limit = 4795 
WTRc_limit = 627 
RTWc_limit = 2578 
CCDLc_limit = 4061 
rwq = 0 
CCDLc_limit_alone = 3880 
WTRc_limit_alone = 592 
RTWc_limit_alone = 2432 

Commands details: 
total_CMD = 139090 
n_nop = 130101 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2796 
n_act = 1153 
n_pre = 1137 
n_ref = 0 
n_req = 5043 
total_req = 6844 

Dual Bus Interface Util: 
issued_total_row = 2290 
issued_total_col = 6844 
Row_Bus_Util =  0.016464 
CoL_Bus_Util = 0.049206 
Either_Row_CoL_Bus_Util = 0.064627 
Issued_on_Two_Bus_Simul_Util = 0.001042 
issued_two_Eff = 0.016131 
queue_avg = 0.297671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.297671
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130007 n_act=1204 n_pre=1188 n_ref_event=0 n_req=5042 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2771 bw_util=0.04903
n_activity=54309 dram_eff=0.1256
bk0: 256a 136759i bk1: 256a 136883i bk2: 256a 136824i bk3: 256a 136718i bk4: 256a 137051i bk5: 256a 136949i bk6: 256a 137078i bk7: 256a 136773i bk8: 256a 136107i bk9: 256a 136493i bk10: 256a 136952i bk11: 256a 137057i bk12: 256a 136805i bk13: 256a 136516i bk14: 232a 137232i bk15: 232a 136982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.761206
Row_Buffer_Locality_read = 0.847579
Row_Buffer_Locality_write = 0.409457
Bank_Level_Parallism = 1.234436
Bank_Level_Parallism_Col = 1.157465
Bank_Level_Parallism_Ready = 1.058073
write_to_read_ratio_blp_rw_average = 0.462193
GrpLevelPara = 1.112711 

BW Util details:
bwutil = 0.049026 
total_CMD = 139090 
util_bw = 6819 
Wasted_Col = 15922 
Wasted_Row = 10718 
Idle = 105631 

BW Util Bottlenecks: 
RCDc_limit = 6845 
RCDWRc_limit = 4978 
WTRc_limit = 580 
RTWc_limit = 2484 
CCDLc_limit = 4037 
rwq = 0 
CCDLc_limit_alone = 3849 
WTRc_limit_alone = 532 
RTWc_limit_alone = 2344 

Commands details: 
total_CMD = 139090 
n_nop = 130007 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2771 
n_act = 1204 
n_pre = 1188 
n_ref = 0 
n_req = 5042 
total_req = 6819 

Dual Bus Interface Util: 
issued_total_row = 2392 
issued_total_col = 6819 
Row_Bus_Util =  0.017197 
CoL_Bus_Util = 0.049026 
Either_Row_CoL_Bus_Util = 0.065303 
Issued_on_Two_Bus_Simul_Util = 0.000920 
issued_two_Eff = 0.014092 
queue_avg = 0.306348 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.306348
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130027 n_act=1207 n_pre=1191 n_ref_event=0 n_req=5041 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2770 bw_util=0.04902
n_activity=54111 dram_eff=0.126
bk0: 256a 136872i bk1: 256a 136763i bk2: 256a 136723i bk3: 256a 136688i bk4: 256a 137238i bk5: 256a 136982i bk6: 256a 136817i bk7: 256a 136922i bk8: 256a 136767i bk9: 256a 136232i bk10: 256a 136914i bk11: 256a 136673i bk12: 256a 136644i bk13: 256a 136472i bk14: 232a 137188i bk15: 232a 136916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760563
Row_Buffer_Locality_read = 0.847085
Row_Buffer_Locality_write = 0.407855
Bank_Level_Parallism = 1.241509
Bank_Level_Parallism_Col = 1.172234
Bank_Level_Parallism_Ready = 1.060135
write_to_read_ratio_blp_rw_average = 0.462402
GrpLevelPara = 1.126277 

BW Util details:
bwutil = 0.049019 
total_CMD = 139090 
util_bw = 6818 
Wasted_Col = 15938 
Wasted_Row = 10808 
Idle = 105526 

BW Util Bottlenecks: 
RCDc_limit = 6813 
RCDWRc_limit = 4925 
WTRc_limit = 644 
RTWc_limit = 2635 
CCDLc_limit = 4090 
rwq = 0 
CCDLc_limit_alone = 3887 
WTRc_limit_alone = 577 
RTWc_limit_alone = 2499 

Commands details: 
total_CMD = 139090 
n_nop = 130027 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2770 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 5041 
total_req = 6818 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 6818 
Row_Bus_Util =  0.017241 
CoL_Bus_Util = 0.049019 
Either_Row_CoL_Bus_Util = 0.065159 
Issued_on_Two_Bus_Simul_Util = 0.001100 
issued_two_Eff = 0.016882 
queue_avg = 0.321432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.321432
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=129965 n_act=1217 n_pre=1201 n_ref_event=0 n_req=5049 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2801 bw_util=0.04924
n_activity=53846 dram_eff=0.1272
bk0: 256a 136551i bk1: 256a 136823i bk2: 256a 136547i bk3: 256a 136768i bk4: 256a 137101i bk5: 256a 137090i bk6: 256a 137020i bk7: 256a 136956i bk8: 256a 136458i bk9: 256a 136642i bk10: 256a 136518i bk11: 256a 136757i bk12: 256a 136714i bk13: 256a 136774i bk14: 232a 136908i bk15: 232a 137208i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758962
Row_Buffer_Locality_read = 0.849061
Row_Buffer_Locality_write = 0.394605
Bank_Level_Parallism = 1.251999
Bank_Level_Parallism_Col = 1.169315
Bank_Level_Parallism_Ready = 1.059133
write_to_read_ratio_blp_rw_average = 0.463156
GrpLevelPara = 1.121144 

BW Util details:
bwutil = 0.049241 
total_CMD = 139090 
util_bw = 6849 
Wasted_Col = 15729 
Wasted_Row = 10692 
Idle = 105820 

BW Util Bottlenecks: 
RCDc_limit = 6704 
RCDWRc_limit = 5058 
WTRc_limit = 709 
RTWc_limit = 2332 
CCDLc_limit = 4041 
rwq = 0 
CCDLc_limit_alone = 3835 
WTRc_limit_alone = 636 
RTWc_limit_alone = 2199 

Commands details: 
total_CMD = 139090 
n_nop = 129965 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2801 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 5049 
total_req = 6849 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 6849 
Row_Bus_Util =  0.017384 
CoL_Bus_Util = 0.049241 
Either_Row_CoL_Bus_Util = 0.065605 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.015562 
queue_avg = 0.288152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.288152
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=129997 n_act=1191 n_pre=1175 n_ref_event=0 n_req=5051 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2821 bw_util=0.04939
n_activity=53819 dram_eff=0.1276
bk0: 256a 136690i bk1: 256a 137027i bk2: 256a 136603i bk3: 256a 136652i bk4: 256a 137231i bk5: 256a 137009i bk6: 256a 137177i bk7: 256a 136942i bk8: 256a 136552i bk9: 256a 136613i bk10: 256a 136717i bk11: 256a 136761i bk12: 256a 136777i bk13: 256a 136743i bk14: 232a 137176i bk15: 232a 136799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764205
Row_Buffer_Locality_read = 0.850543
Row_Buffer_Locality_write = 0.415753
Bank_Level_Parallism = 1.236198
Bank_Level_Parallism_Col = 1.164560
Bank_Level_Parallism_Ready = 1.058233
write_to_read_ratio_blp_rw_average = 0.462478
GrpLevelPara = 1.123085 

BW Util details:
bwutil = 0.049385 
total_CMD = 139090 
util_bw = 6869 
Wasted_Col = 15649 
Wasted_Row = 10666 
Idle = 105906 

BW Util Bottlenecks: 
RCDc_limit = 6622 
RCDWRc_limit = 4906 
WTRc_limit = 741 
RTWc_limit = 2293 
CCDLc_limit = 4061 
rwq = 0 
CCDLc_limit_alone = 3894 
WTRc_limit_alone = 684 
RTWc_limit_alone = 2183 

Commands details: 
total_CMD = 139090 
n_nop = 129997 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2821 
n_act = 1191 
n_pre = 1175 
n_ref = 0 
n_req = 5051 
total_req = 6869 

Dual Bus Interface Util: 
issued_total_row = 2366 
issued_total_col = 6869 
Row_Bus_Util =  0.017011 
CoL_Bus_Util = 0.049385 
Either_Row_CoL_Bus_Util = 0.065375 
Issued_on_Two_Bus_Simul_Util = 0.001021 
issued_two_Eff = 0.015616 
queue_avg = 0.306205 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.306205
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130044 n_act=1184 n_pre=1168 n_ref_event=0 n_req=5049 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2800 bw_util=0.04923
n_activity=53037 dram_eff=0.1291
bk0: 256a 136530i bk1: 256a 137017i bk2: 256a 136566i bk3: 256a 136967i bk4: 256a 137063i bk5: 256a 137029i bk6: 256a 136920i bk7: 256a 136921i bk8: 256a 136311i bk9: 256a 136641i bk10: 256a 136640i bk11: 256a 136961i bk12: 256a 136781i bk13: 256a 136698i bk14: 232a 137076i bk15: 232a 137110i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765498
Row_Buffer_Locality_read = 0.852767
Row_Buffer_Locality_write = 0.412587
Bank_Level_Parallism = 1.254309
Bank_Level_Parallism_Col = 1.181471
Bank_Level_Parallism_Ready = 1.066881
write_to_read_ratio_blp_rw_average = 0.470491
GrpLevelPara = 1.124686 

BW Util details:
bwutil = 0.049234 
total_CMD = 139090 
util_bw = 6848 
Wasted_Col = 15560 
Wasted_Row = 10485 
Idle = 106197 

BW Util Bottlenecks: 
RCDc_limit = 6505 
RCDWRc_limit = 4923 
WTRc_limit = 697 
RTWc_limit = 2610 
CCDLc_limit = 4003 
rwq = 0 
CCDLc_limit_alone = 3783 
WTRc_limit_alone = 605 
RTWc_limit_alone = 2482 

Commands details: 
total_CMD = 139090 
n_nop = 130044 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2800 
n_act = 1184 
n_pre = 1168 
n_ref = 0 
n_req = 5049 
total_req = 6848 

Dual Bus Interface Util: 
issued_total_row = 2352 
issued_total_col = 6848 
Row_Bus_Util =  0.016910 
CoL_Bus_Util = 0.049234 
Either_Row_CoL_Bus_Util = 0.065037 
Issued_on_Two_Bus_Simul_Util = 0.001107 
issued_two_Eff = 0.017024 
queue_avg = 0.293874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.293874
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=129988 n_act=1193 n_pre=1177 n_ref_event=0 n_req=5047 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2813 bw_util=0.04933
n_activity=53408 dram_eff=0.1285
bk0: 256a 136621i bk1: 256a 136895i bk2: 256a 136675i bk3: 256a 136731i bk4: 256a 137033i bk5: 256a 136967i bk6: 256a 137131i bk7: 256a 136764i bk8: 256a 136743i bk9: 256a 136544i bk10: 256a 136559i bk11: 256a 136761i bk12: 256a 136833i bk13: 256a 136871i bk14: 232a 137045i bk15: 232a 136775i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763622
Row_Buffer_Locality_read = 0.853755
Row_Buffer_Locality_write = 0.398398
Bank_Level_Parallism = 1.243906
Bank_Level_Parallism_Col = 1.176952
Bank_Level_Parallism_Ready = 1.068503
write_to_read_ratio_blp_rw_average = 0.478598
GrpLevelPara = 1.127295 

BW Util details:
bwutil = 0.049328 
total_CMD = 139090 
util_bw = 6861 
Wasted_Col = 15796 
Wasted_Row = 10737 
Idle = 105696 

BW Util Bottlenecks: 
RCDc_limit = 6471 
RCDWRc_limit = 5091 
WTRc_limit = 655 
RTWc_limit = 2560 
CCDLc_limit = 3993 
rwq = 0 
CCDLc_limit_alone = 3819 
WTRc_limit_alone = 590 
RTWc_limit_alone = 2451 

Commands details: 
total_CMD = 139090 
n_nop = 129988 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2813 
n_act = 1193 
n_pre = 1177 
n_ref = 0 
n_req = 5047 
total_req = 6861 

Dual Bus Interface Util: 
issued_total_row = 2370 
issued_total_col = 6861 
Row_Bus_Util =  0.017039 
CoL_Bus_Util = 0.049328 
Either_Row_CoL_Bus_Util = 0.065440 
Issued_on_Two_Bus_Simul_Util = 0.000927 
issued_two_Eff = 0.014173 
queue_avg = 0.291473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.291473
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130018 n_act=1217 n_pre=1201 n_ref_event=0 n_req=5045 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2769 bw_util=0.04901
n_activity=53204 dram_eff=0.1281
bk0: 256a 136357i bk1: 256a 136771i bk2: 256a 136764i bk3: 256a 136636i bk4: 256a 136927i bk5: 256a 136939i bk6: 256a 136645i bk7: 256a 136612i bk8: 256a 136660i bk9: 256a 136894i bk10: 256a 136643i bk11: 256a 137005i bk12: 256a 137079i bk13: 256a 136546i bk14: 232a 137120i bk15: 232a 136952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758771
Row_Buffer_Locality_read = 0.849061
Row_Buffer_Locality_write = 0.392177
Bank_Level_Parallism = 1.249553
Bank_Level_Parallism_Col = 1.168635
Bank_Level_Parallism_Ready = 1.059410
write_to_read_ratio_blp_rw_average = 0.464852
GrpLevelPara = 1.122714 

BW Util details:
bwutil = 0.049011 
total_CMD = 139090 
util_bw = 6817 
Wasted_Col = 16033 
Wasted_Row = 10710 
Idle = 105530 

BW Util Bottlenecks: 
RCDc_limit = 6713 
RCDWRc_limit = 5070 
WTRc_limit = 714 
RTWc_limit = 2525 
CCDLc_limit = 4057 
rwq = 0 
CCDLc_limit_alone = 3884 
WTRc_limit_alone = 625 
RTWc_limit_alone = 2441 

Commands details: 
total_CMD = 139090 
n_nop = 130018 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2769 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 5045 
total_req = 6817 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 6817 
Row_Bus_Util =  0.017384 
CoL_Bus_Util = 0.049011 
Either_Row_CoL_Bus_Util = 0.065224 
Issued_on_Two_Bus_Simul_Util = 0.001172 
issued_two_Eff = 0.017967 
queue_avg = 0.309728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.309728
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130021 n_act=1210 n_pre=1194 n_ref_event=0 n_req=5043 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2771 bw_util=0.04903
n_activity=52831 dram_eff=0.1291
bk0: 256a 136647i bk1: 256a 136460i bk2: 256a 136596i bk3: 256a 136714i bk4: 256a 136920i bk5: 256a 136804i bk6: 256a 136946i bk7: 256a 136605i bk8: 256a 136801i bk9: 256a 136675i bk10: 256a 136819i bk11: 256a 136776i bk12: 256a 136933i bk13: 256a 136763i bk14: 232a 137072i bk15: 232a 136897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760063
Row_Buffer_Locality_read = 0.847332
Row_Buffer_Locality_write = 0.405025
Bank_Level_Parallism = 1.249072
Bank_Level_Parallism_Col = 1.172613
Bank_Level_Parallism_Ready = 1.056900
write_to_read_ratio_blp_rw_average = 0.465956
GrpLevelPara = 1.117366 

BW Util details:
bwutil = 0.049026 
total_CMD = 139090 
util_bw = 6819 
Wasted_Col = 16080 
Wasted_Row = 10770 
Idle = 105421 

BW Util Bottlenecks: 
RCDc_limit = 6773 
RCDWRc_limit = 4971 
WTRc_limit = 796 
RTWc_limit = 2676 
CCDLc_limit = 4098 
rwq = 0 
CCDLc_limit_alone = 3872 
WTRc_limit_alone = 715 
RTWc_limit_alone = 2531 

Commands details: 
total_CMD = 139090 
n_nop = 130021 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2771 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 5043 
total_req = 6819 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 6819 
Row_Bus_Util =  0.017284 
CoL_Bus_Util = 0.049026 
Either_Row_CoL_Bus_Util = 0.065202 
Issued_on_Two_Bus_Simul_Util = 0.001107 
issued_two_Eff = 0.016981 
queue_avg = 0.309505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.309505
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130025 n_act=1226 n_pre=1210 n_ref_event=0 n_req=5028 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2759 bw_util=0.04894
n_activity=53192 dram_eff=0.128
bk0: 256a 136525i bk1: 256a 136484i bk2: 256a 136458i bk3: 256a 136890i bk4: 256a 136967i bk5: 256a 136922i bk6: 256a 136798i bk7: 256a 136761i bk8: 256a 136704i bk9: 256a 136700i bk10: 256a 136440i bk11: 256a 136788i bk12: 256a 136946i bk13: 256a 136503i bk14: 232a 137123i bk15: 232a 137163i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.756165
Row_Buffer_Locality_read = 0.846838
Row_Buffer_Locality_write = 0.381633
Bank_Level_Parallism = 1.270265
Bank_Level_Parallism_Col = 1.185015
Bank_Level_Parallism_Ready = 1.063170
write_to_read_ratio_blp_rw_average = 0.458952
GrpLevelPara = 1.127261 

BW Util details:
bwutil = 0.048940 
total_CMD = 139090 
util_bw = 6807 
Wasted_Col = 15904 
Wasted_Row = 10586 
Idle = 105793 

BW Util Bottlenecks: 
RCDc_limit = 6749 
RCDWRc_limit = 5073 
WTRc_limit = 837 
RTWc_limit = 2472 
CCDLc_limit = 4091 
rwq = 0 
CCDLc_limit_alone = 3852 
WTRc_limit_alone = 758 
RTWc_limit_alone = 2312 

Commands details: 
total_CMD = 139090 
n_nop = 130025 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2759 
n_act = 1226 
n_pre = 1210 
n_ref = 0 
n_req = 5028 
total_req = 6807 

Dual Bus Interface Util: 
issued_total_row = 2436 
issued_total_col = 6807 
Row_Bus_Util =  0.017514 
CoL_Bus_Util = 0.048940 
Either_Row_CoL_Bus_Util = 0.065174 
Issued_on_Two_Bus_Simul_Util = 0.001280 
issued_two_Eff = 0.019636 
queue_avg = 0.305450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.30545
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=129943 n_act=1233 n_pre=1217 n_ref_event=0 n_req=5034 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2794 bw_util=0.04919
n_activity=53939 dram_eff=0.1268
bk0: 256a 136595i bk1: 256a 136536i bk2: 256a 136650i bk3: 256a 136754i bk4: 256a 137052i bk5: 256a 136838i bk6: 256a 136908i bk7: 256a 136545i bk8: 256a 136623i bk9: 256a 136544i bk10: 256a 136828i bk11: 256a 136582i bk12: 256a 136836i bk13: 256a 137095i bk14: 232a 137130i bk15: 232a 137031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.755066
Row_Buffer_Locality_read = 0.845356
Row_Buffer_Locality_write = 0.384381
Bank_Level_Parallism = 1.242502
Bank_Level_Parallism_Col = 1.162913
Bank_Level_Parallism_Ready = 1.050278
write_to_read_ratio_blp_rw_average = 0.465843
GrpLevelPara = 1.121202 

BW Util details:
bwutil = 0.049191 
total_CMD = 139090 
util_bw = 6842 
Wasted_Col = 15995 
Wasted_Row = 10907 
Idle = 105346 

BW Util Bottlenecks: 
RCDc_limit = 6846 
RCDWRc_limit = 5130 
WTRc_limit = 712 
RTWc_limit = 2354 
CCDLc_limit = 4025 
rwq = 0 
CCDLc_limit_alone = 3829 
WTRc_limit_alone = 637 
RTWc_limit_alone = 2233 

Commands details: 
total_CMD = 139090 
n_nop = 129943 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2794 
n_act = 1233 
n_pre = 1217 
n_ref = 0 
n_req = 5034 
total_req = 6842 

Dual Bus Interface Util: 
issued_total_row = 2450 
issued_total_col = 6842 
Row_Bus_Util =  0.017614 
CoL_Bus_Util = 0.049191 
Either_Row_CoL_Bus_Util = 0.065763 
Issued_on_Two_Bus_Simul_Util = 0.001042 
issued_two_Eff = 0.015852 
queue_avg = 0.309045 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.309045
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130074 n_act=1217 n_pre=1201 n_ref_event=0 n_req=5029 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2694 bw_util=0.04847
n_activity=53336 dram_eff=0.1264
bk0: 256a 136493i bk1: 256a 136378i bk2: 256a 136870i bk3: 256a 136837i bk4: 256a 136917i bk5: 256a 137083i bk6: 256a 136963i bk7: 256a 136845i bk8: 256a 136370i bk9: 256a 136399i bk10: 256a 136707i bk11: 256a 136570i bk12: 256a 136911i bk13: 256a 137125i bk14: 232a 137206i bk15: 232a 137024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758004
Row_Buffer_Locality_read = 0.846097
Row_Buffer_Locality_write = 0.394495
Bank_Level_Parallism = 1.267324
Bank_Level_Parallism_Col = 1.185059
Bank_Level_Parallism_Ready = 1.056511
write_to_read_ratio_blp_rw_average = 0.457299
GrpLevelPara = 1.136675 

BW Util details:
bwutil = 0.048472 
total_CMD = 139090 
util_bw = 6742 
Wasted_Col = 15533 
Wasted_Row = 10685 
Idle = 106130 

BW Util Bottlenecks: 
RCDc_limit = 6821 
RCDWRc_limit = 4990 
WTRc_limit = 610 
RTWc_limit = 2413 
CCDLc_limit = 3917 
rwq = 0 
CCDLc_limit_alone = 3742 
WTRc_limit_alone = 573 
RTWc_limit_alone = 2275 

Commands details: 
total_CMD = 139090 
n_nop = 130074 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2694 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 5029 
total_req = 6742 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 6742 
Row_Bus_Util =  0.017384 
CoL_Bus_Util = 0.048472 
Either_Row_CoL_Bus_Util = 0.064821 
Issued_on_Two_Bus_Simul_Util = 0.001035 
issued_two_Eff = 0.015972 
queue_avg = 0.315867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.315867
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130038 n_act=1180 n_pre=1164 n_ref_event=0 n_req=5046 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=2828 bw_util=0.04944
n_activity=51450 dram_eff=0.1336
bk0: 256a 136479i bk1: 256a 136722i bk2: 256a 136994i bk3: 256a 136721i bk4: 256a 137220i bk5: 256a 136744i bk6: 256a 136897i bk7: 256a 137050i bk8: 256a 136592i bk9: 256a 136419i bk10: 256a 136469i bk11: 256a 136227i bk12: 256a 137085i bk13: 256a 136816i bk14: 232a 137397i bk15: 232a 137072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766151
Row_Buffer_Locality_read = 0.849308
Row_Buffer_Locality_write = 0.428858
Bank_Level_Parallism = 1.277677
Bank_Level_Parallism_Col = 1.197029
Bank_Level_Parallism_Ready = 1.065009
write_to_read_ratio_blp_rw_average = 0.471345
GrpLevelPara = 1.142943 

BW Util details:
bwutil = 0.049436 
total_CMD = 139090 
util_bw = 6876 
Wasted_Col = 15545 
Wasted_Row = 10124 
Idle = 106545 

BW Util Bottlenecks: 
RCDc_limit = 6586 
RCDWRc_limit = 4738 
WTRc_limit = 736 
RTWc_limit = 2691 
CCDLc_limit = 4112 
rwq = 0 
CCDLc_limit_alone = 3920 
WTRc_limit_alone = 671 
RTWc_limit_alone = 2564 

Commands details: 
total_CMD = 139090 
n_nop = 130038 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 2828 
n_act = 1180 
n_pre = 1164 
n_ref = 0 
n_req = 5046 
total_req = 6876 

Dual Bus Interface Util: 
issued_total_row = 2344 
issued_total_col = 6876 
Row_Bus_Util =  0.016852 
CoL_Bus_Util = 0.049436 
Either_Row_CoL_Bus_Util = 0.065080 
Issued_on_Two_Bus_Simul_Util = 0.001208 
issued_two_Eff = 0.018559 
queue_avg = 0.304702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.304702
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130123 n_act=1165 n_pre=1149 n_ref_event=0 n_req=5013 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2788 bw_util=0.04909
n_activity=51613 dram_eff=0.1323
bk0: 256a 136819i bk1: 256a 136745i bk2: 256a 137096i bk3: 256a 136868i bk4: 256a 136877i bk5: 256a 136888i bk6: 256a 137045i bk7: 256a 137060i bk8: 256a 136532i bk9: 256a 136875i bk10: 256a 136445i bk11: 256a 136103i bk12: 256a 137185i bk13: 256a 136909i bk14: 232a 137306i bk15: 224a 137081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767604
Row_Buffer_Locality_read = 0.850743
Row_Buffer_Locality_write = 0.422405
Bank_Level_Parallism = 1.257204
Bank_Level_Parallism_Col = 1.169837
Bank_Level_Parallism_Ready = 1.056825
write_to_read_ratio_blp_rw_average = 0.463606
GrpLevelPara = 1.118588 

BW Util details:
bwutil = 0.049091 
total_CMD = 139090 
util_bw = 6828 
Wasted_Col = 15559 
Wasted_Row = 9922 
Idle = 106781 

BW Util Bottlenecks: 
RCDc_limit = 6621 
RCDWRc_limit = 4683 
WTRc_limit = 728 
RTWc_limit = 2528 
CCDLc_limit = 4133 
rwq = 0 
CCDLc_limit_alone = 3928 
WTRc_limit_alone = 668 
RTWc_limit_alone = 2383 

Commands details: 
total_CMD = 139090 
n_nop = 130123 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2788 
n_act = 1165 
n_pre = 1149 
n_ref = 0 
n_req = 5013 
total_req = 6828 

Dual Bus Interface Util: 
issued_total_row = 2314 
issued_total_col = 6828 
Row_Bus_Util =  0.016637 
CoL_Bus_Util = 0.049091 
Either_Row_CoL_Bus_Util = 0.064469 
Issued_on_Two_Bus_Simul_Util = 0.001258 
issued_two_Eff = 0.019516 
queue_avg = 0.285858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.285858
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130124 n_act=1181 n_pre=1165 n_ref_event=0 n_req=5017 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2726 bw_util=0.04864
n_activity=52620 dram_eff=0.1286
bk0: 256a 136788i bk1: 256a 136883i bk2: 256a 137106i bk3: 256a 136924i bk4: 256a 136806i bk5: 256a 136683i bk6: 256a 136748i bk7: 256a 136863i bk8: 256a 136711i bk9: 256a 136514i bk10: 256a 136512i bk11: 256a 136380i bk12: 256a 137042i bk13: 256a 136938i bk14: 232a 137260i bk15: 224a 137324i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764600
Row_Buffer_Locality_read = 0.849752
Row_Buffer_Locality_write = 0.412487
Bank_Level_Parallism = 1.256709
Bank_Level_Parallism_Col = 1.180038
Bank_Level_Parallism_Ready = 1.060006
write_to_read_ratio_blp_rw_average = 0.463120
GrpLevelPara = 1.125006 

BW Util details:
bwutil = 0.048645 
total_CMD = 139090 
util_bw = 6766 
Wasted_Col = 15497 
Wasted_Row = 10342 
Idle = 106485 

BW Util Bottlenecks: 
RCDc_limit = 6645 
RCDWRc_limit = 4817 
WTRc_limit = 760 
RTWc_limit = 2447 
CCDLc_limit = 4037 
rwq = 0 
CCDLc_limit_alone = 3819 
WTRc_limit_alone = 694 
RTWc_limit_alone = 2295 

Commands details: 
total_CMD = 139090 
n_nop = 130124 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2726 
n_act = 1181 
n_pre = 1165 
n_ref = 0 
n_req = 5017 
total_req = 6766 

Dual Bus Interface Util: 
issued_total_row = 2346 
issued_total_col = 6766 
Row_Bus_Util =  0.016867 
CoL_Bus_Util = 0.048645 
Either_Row_CoL_Bus_Util = 0.064462 
Issued_on_Two_Bus_Simul_Util = 0.001050 
issued_two_Eff = 0.016284 
queue_avg = 0.292163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.292163
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130129 n_act=1175 n_pre=1159 n_ref_event=0 n_req=5010 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2741 bw_util=0.04875
n_activity=51511 dram_eff=0.1316
bk0: 256a 136786i bk1: 256a 136728i bk2: 256a 137074i bk3: 256a 136724i bk4: 256a 136663i bk5: 256a 137078i bk6: 256a 136792i bk7: 256a 137005i bk8: 256a 136432i bk9: 256a 136727i bk10: 256a 136698i bk11: 256a 136676i bk12: 256a 136685i bk13: 256a 136773i bk14: 232a 137305i bk15: 224a 137451i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765469
Row_Buffer_Locality_read = 0.852970
Row_Buffer_Locality_write = 0.401031
Bank_Level_Parallism = 1.258719
Bank_Level_Parallism_Col = 1.181656
Bank_Level_Parallism_Ready = 1.063118
write_to_read_ratio_blp_rw_average = 0.463202
GrpLevelPara = 1.126905 

BW Util details:
bwutil = 0.048753 
total_CMD = 139090 
util_bw = 6781 
Wasted_Col = 15365 
Wasted_Row = 10310 
Idle = 106634 

BW Util Bottlenecks: 
RCDc_limit = 6488 
RCDWRc_limit = 4877 
WTRc_limit = 711 
RTWc_limit = 2448 
CCDLc_limit = 4069 
rwq = 0 
CCDLc_limit_alone = 3853 
WTRc_limit_alone = 653 
RTWc_limit_alone = 2290 

Commands details: 
total_CMD = 139090 
n_nop = 130129 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2741 
n_act = 1175 
n_pre = 1159 
n_ref = 0 
n_req = 5010 
total_req = 6781 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 6781 
Row_Bus_Util =  0.016781 
CoL_Bus_Util = 0.048753 
Either_Row_CoL_Bus_Util = 0.064426 
Issued_on_Two_Bus_Simul_Util = 0.001107 
issued_two_Eff = 0.017186 
queue_avg = 0.297721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.297721
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130184 n_act=1168 n_pre=1152 n_ref_event=0 n_req=5009 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2686 bw_util=0.04836
n_activity=52428 dram_eff=0.1283
bk0: 256a 136452i bk1: 256a 136511i bk2: 256a 137051i bk3: 256a 136919i bk4: 256a 136870i bk5: 256a 136964i bk6: 256a 137247i bk7: 256a 136778i bk8: 256a 136657i bk9: 256a 136847i bk10: 256a 136895i bk11: 256a 136496i bk12: 256a 136813i bk13: 256a 136898i bk14: 232a 137257i bk15: 224a 137363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766820
Row_Buffer_Locality_read = 0.852723
Row_Buffer_Locality_write = 0.408669
Bank_Level_Parallism = 1.247832
Bank_Level_Parallism_Col = 1.175086
Bank_Level_Parallism_Ready = 1.064080
write_to_read_ratio_blp_rw_average = 0.461893
GrpLevelPara = 1.119758 

BW Util details:
bwutil = 0.048357 
total_CMD = 139090 
util_bw = 6726 
Wasted_Col = 15363 
Wasted_Row = 10312 
Idle = 106689 

BW Util Bottlenecks: 
RCDc_limit = 6541 
RCDWRc_limit = 4748 
WTRc_limit = 658 
RTWc_limit = 2486 
CCDLc_limit = 4041 
rwq = 0 
CCDLc_limit_alone = 3854 
WTRc_limit_alone = 595 
RTWc_limit_alone = 2362 

Commands details: 
total_CMD = 139090 
n_nop = 130184 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2686 
n_act = 1168 
n_pre = 1152 
n_ref = 0 
n_req = 5009 
total_req = 6726 

Dual Bus Interface Util: 
issued_total_row = 2320 
issued_total_col = 6726 
Row_Bus_Util =  0.016680 
CoL_Bus_Util = 0.048357 
Either_Row_CoL_Bus_Util = 0.064030 
Issued_on_Two_Bus_Simul_Util = 0.001007 
issued_two_Eff = 0.015720 
queue_avg = 0.284844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.284844
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130054 n_act=1217 n_pre=1201 n_ref_event=0 n_req=5023 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2729 bw_util=0.04867
n_activity=53111 dram_eff=0.1275
bk0: 256a 136725i bk1: 256a 136528i bk2: 256a 136857i bk3: 256a 137052i bk4: 256a 137133i bk5: 256a 136839i bk6: 256a 136701i bk7: 256a 136853i bk8: 256a 136576i bk9: 256a 136249i bk10: 256a 136848i bk11: 256a 136604i bk12: 256a 136699i bk13: 256a 136438i bk14: 232a 136822i bk15: 224a 137294i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.757715
Row_Buffer_Locality_read = 0.846535
Row_Buffer_Locality_write = 0.392675
Bank_Level_Parallism = 1.271482
Bank_Level_Parallism_Col = 1.196450
Bank_Level_Parallism_Ready = 1.066480
write_to_read_ratio_blp_rw_average = 0.456940
GrpLevelPara = 1.140235 

BW Util details:
bwutil = 0.048666 
total_CMD = 139090 
util_bw = 6769 
Wasted_Col = 15731 
Wasted_Row = 10725 
Idle = 105865 

BW Util Bottlenecks: 
RCDc_limit = 6803 
RCDWRc_limit = 4934 
WTRc_limit = 710 
RTWc_limit = 2631 
CCDLc_limit = 4042 
rwq = 0 
CCDLc_limit_alone = 3817 
WTRc_limit_alone = 626 
RTWc_limit_alone = 2490 

Commands details: 
total_CMD = 139090 
n_nop = 130054 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2729 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 5023 
total_req = 6769 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 6769 
Row_Bus_Util =  0.017384 
CoL_Bus_Util = 0.048666 
Either_Row_CoL_Bus_Util = 0.064965 
Issued_on_Two_Bus_Simul_Util = 0.001086 
issued_two_Eff = 0.016711 
queue_avg = 0.304242 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.304242
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130029 n_act=1207 n_pre=1191 n_ref_event=0 n_req=5029 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2799 bw_util=0.04917
n_activity=53491 dram_eff=0.1279
bk0: 256a 136583i bk1: 256a 136440i bk2: 256a 137266i bk3: 256a 136885i bk4: 256a 136957i bk5: 256a 136940i bk6: 256a 136759i bk7: 256a 137005i bk8: 256a 136284i bk9: 256a 136403i bk10: 256a 136607i bk11: 256a 136639i bk12: 256a 136819i bk13: 256a 136858i bk14: 232a 136919i bk15: 224a 137516i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.759992
Row_Buffer_Locality_read = 0.851980
Row_Buffer_Locality_write = 0.384227
Bank_Level_Parallism = 1.250571
Bank_Level_Parallism_Col = 1.171555
Bank_Level_Parallism_Ready = 1.063021
write_to_read_ratio_blp_rw_average = 0.469321
GrpLevelPara = 1.124024 

BW Util details:
bwutil = 0.049170 
total_CMD = 139090 
util_bw = 6839 
Wasted_Col = 15728 
Wasted_Row = 10689 
Idle = 105834 

BW Util Bottlenecks: 
RCDc_limit = 6491 
RCDWRc_limit = 5090 
WTRc_limit = 774 
RTWc_limit = 2408 
CCDLc_limit = 4042 
rwq = 0 
CCDLc_limit_alone = 3866 
WTRc_limit_alone = 710 
RTWc_limit_alone = 2296 

Commands details: 
total_CMD = 139090 
n_nop = 130029 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2799 
n_act = 1207 
n_pre = 1191 
n_ref = 0 
n_req = 5029 
total_req = 6839 

Dual Bus Interface Util: 
issued_total_row = 2398 
issued_total_col = 6839 
Row_Bus_Util =  0.017241 
CoL_Bus_Util = 0.049170 
Either_Row_CoL_Bus_Util = 0.065145 
Issued_on_Two_Bus_Simul_Util = 0.001265 
issued_two_Eff = 0.019424 
queue_avg = 0.291495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.291495
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=139090 n_nop=130105 n_act=1186 n_pre=1170 n_ref_event=0 n_req=5022 n_rd=4040 n_rd_L2_A=0 n_write=0 n_wr_bk=2742 bw_util=0.04876
n_activity=52520 dram_eff=0.1291
bk0: 256a 136508i bk1: 256a 136519i bk2: 256a 136955i bk3: 256a 136874i bk4: 256a 137018i bk5: 256a 137002i bk6: 256a 136989i bk7: 256a 137078i bk8: 256a 136295i bk9: 256a 136712i bk10: 256a 136780i bk11: 256a 136537i bk12: 256a 136963i bk13: 256a 137053i bk14: 232a 137097i bk15: 224a 137345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763839
Row_Buffer_Locality_read = 0.854455
Row_Buffer_Locality_write = 0.391039
Bank_Level_Parallism = 1.248070
Bank_Level_Parallism_Col = 1.165869
Bank_Level_Parallism_Ready = 1.050428
write_to_read_ratio_blp_rw_average = 0.461560
GrpLevelPara = 1.120482 

BW Util details:
bwutil = 0.048760 
total_CMD = 139090 
util_bw = 6782 
Wasted_Col = 15434 
Wasted_Row = 10424 
Idle = 106450 

BW Util Bottlenecks: 
RCDc_limit = 6424 
RCDWRc_limit = 5009 
WTRc_limit = 804 
RTWc_limit = 2234 
CCDLc_limit = 4001 
rwq = 0 
CCDLc_limit_alone = 3847 
WTRc_limit_alone = 741 
RTWc_limit_alone = 2143 

Commands details: 
total_CMD = 139090 
n_nop = 130105 
Read = 4040 
Write = 0 
L2_Alloc = 0 
L2_WB = 2742 
n_act = 1186 
n_pre = 1170 
n_ref = 0 
n_req = 5022 
total_req = 6782 

Dual Bus Interface Util: 
issued_total_row = 2356 
issued_total_col = 6782 
Row_Bus_Util =  0.016939 
CoL_Bus_Util = 0.048760 
Either_Row_CoL_Bus_Util = 0.064598 
Issued_on_Two_Bus_Simul_Util = 0.001100 
issued_two_Eff = 0.017028 
queue_avg = 0.301071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.301071

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7166, Miss = 6455, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7149, Miss = 6462, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7168, Miss = 6460, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7143, Miss = 6466, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7155, Miss = 6463, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7164, Miss = 6461, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7182, Miss = 6450, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7138, Miss = 6459, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7179, Miss = 6468, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7149, Miss = 6467, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7161, Miss = 6450, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7156, Miss = 6462, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 7165, Miss = 6464, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7147, Miss = 6461, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 7167, Miss = 6458, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7138, Miss = 6463, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7146, Miss = 6463, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 7152, Miss = 6458, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7173, Miss = 6463, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7137, Miss = 6467, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 7164, Miss = 6463, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 7150, Miss = 6453, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 7162, Miss = 6462, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7152, Miss = 6458, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 7174, Miss = 6466, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 7144, Miss = 6456, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 7176, Miss = 6463, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 7138, Miss = 6459, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7163, Miss = 6466, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7146, Miss = 6458, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7162, Miss = 6465, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7150, Miss = 6459, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7167, Miss = 6460, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7143, Miss = 6458, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7153, Miss = 6464, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7153, Miss = 6465, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7167, Miss = 6461, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7140, Miss = 6464, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7154, Miss = 6464, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7125, Miss = 6440, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7151, Miss = 6455, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7134, Miss = 6441, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7166, Miss = 6461, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7138, Miss = 6447, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7174, Miss = 6454, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 7127, Miss = 6438, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7150, Miss = 6454, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 7135, Miss = 6441, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7156, Miss = 6451, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7134, Miss = 6419, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7164, Miss = 6456, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7361, Miss = 6435, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 7130, Miss = 6457, Miss_rate = 0.906, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 7137, Miss = 6439, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 7145, Miss = 6453, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 7132, Miss = 6451, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7146, Miss = 6460, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7130, Miss = 6448, Miss_rate = 0.904, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7142, Miss = 6447, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7148, Miss = 6450, Miss_rate = 0.902, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7148, Miss = 6457, Miss_rate = 0.903, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7151, Miss = 6446, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7143, Miss = 6463, Miss_rate = 0.905, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7155, Miss = 6442, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 457915
L2_total_cache_misses = 413189
L2_total_cache_miss_rate = 0.9023
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 97110
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 25299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112324
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 171385
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 148907
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 309008
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=2596027
icnt_total_pkts_simt_to_mem=2596027
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2596027
Req_Network_cycles = 185236
Req_Network_injected_packets_per_cycle =      14.0147 
Req_Network_conflicts_per_cycle =       1.2379
Req_Network_conflicts_per_cycle_util =       1.3619
Req_Bank_Level_Parallism =      15.4187
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8854
Req_Network_out_buffer_full_per_cycle =       0.0246
Req_Network_out_buffer_avg_util =     115.8949

Reply_Network_injected_packets_num = 2596027
Reply_Network_cycles = 185236
Reply_Network_injected_packets_per_cycle =       14.0147
Reply_Network_conflicts_per_cycle =        3.6236
Reply_Network_conflicts_per_cycle_util =       4.0388
Reply_Bank_Level_Parallism =      15.6207
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.1486
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1752
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 10 min, 27 sec (627 sec)
gpgpu_simulation_rate = 40852 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3837288x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
event update
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a8852c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88528..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88524..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc68a88520..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88518..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a88510..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a885c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc68a885c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4057c4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z23histo_final_kernel_nvmujjjjPjS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8fc8 (histo.1.sm_70.ptx:6286) @%p1 bra BB16_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (histo.1.sm_70.ptx:6336) add.s32 %r83, %r2, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x90e8 (histo.1.sm_70.ptx:6333) @%p2 bra BB16_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (histo.1.sm_70.ptx:6336) add.s32 %r83, %r2, %r3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9118 (histo.1.sm_70.ptx:6341) @%p3 bra BB16_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9280 (histo.1.sm_70.ptx:6399) add.s32 %r84, %r2, %r8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9278 (histo.1.sm_70.ptx:6396) @%p4 bra BB16_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9280 (histo.1.sm_70.ptx:6399) add.s32 %r84, %r2, %r8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x92a0 (histo.1.sm_70.ptx:6403) @%p5 bra BB16_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93c0 (histo.1.sm_70.ptx:6452) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x93b8 (histo.1.sm_70.ptx:6449) @%p6 bra BB16_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93c0 (histo.1.sm_70.ptx:6452) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23histo_final_kernel_nvmujjjjPjS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z23histo_final_kernel_nvmujjjjPjS_S_S_' to stream 0, gridDim= (42,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z23histo_final_kernel_nvmujjjjPjS_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z23histo_final_kernel_nvmujjjjPjS_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 56229
gpu_sim_insn = 9065472
gpu_ipc =     161.2241
gpu_tot_sim_cycle = 241465
gpu_tot_sim_insn = 34679870
gpu_tot_ipc =     143.6228
gpu_tot_issued_cta = 171
gpu_occupancy = 24.2270% 
gpu_tot_occupancy = 24.2591% 
max_total_param_size = 0
gpu_stall_dramfull = 6915666
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.7061
partiton_level_parallism_total  =      13.4771
partiton_level_parallism_util =      13.9422
partiton_level_parallism_util_total  =      15.1289
L2_BW  =     424.0435 GB/Sec
L2_BW_total  =     488.1951 GB/Sec
gpu_total_sim_rate=45273
############## bottleneck_stats #############
cycles: core 56229, icnt 56229, l2 56229, dram 42221
gpu_ipc	161.224
gpu_tot_issued_cta = 171, average cycles = 329
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 66560 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 14322 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.016	42
L1D data util	0.091	42	0.230	55
L1D tag util	0.023	42	0.064	49
L2 data util	0.080	64	0.081	12
L2 tag util	0.037	64	0.038	41
n_l2_access	 133937
icnt s2m util	0.000	0	0.000	41	flits per packet: -nan
icnt m2s util	0.000	0	0.000	41	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.090	32	0.093	6

latency_l1_hit:	86060, num_l1_reqs:	4303
L1 hit latency:	20
latency_l2_hit:	1364303, num_l2_reqs:	3589
L2 hit latency:	380
latency_dram:	109075624, num_dram_reqs:	130348
DRAM latency:	836

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.625
smem size	0.000
thread slot	1.000
TB slot    	0.125
L1I tag util	0.034	42	0.074	49

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.012	42	0.027	49
sp pipe util	0.000	0	0.000	49
sfu pipe util	0.000	0	0.000	49
ldst mem cycle	0.124	42	0.271	49

smem port	0.000	0

n_reg_bank	16
reg port	0.020	16	0.023	0
L1D tag util	0.023	42	0.064	49
L1D fill util	0.015	42	0.039	55
n_l1d_mshr	4096
L1D mshr util	0.005	42
n_l1d_missq	16
L1D missq util	0.001	42
L1D hit rate	0.041
L1D miss rate	0.959
L1D rsfail rate	0.000
L2 tag util	0.037	64	0.038	41
L2 fill util	0.018	64	0.018	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.084	64	0.088	40
L2 missq util	0.001	64	0.001	34
L2 hit rate	0.027
L2 miss rate	0.973
L2 rsfail rate	0.000

dram activity	0.294	32	0.316	5

load trans eff	0.250
load trans sz	32.000
load_useful_bytes 581632, load_transaction_bytes 2326528, icnt_m2s_bytes 0
n_gmem_load_insns 8576, n_gmem_load_accesses 72704
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.185

run 0.010, fetch 0.000, sync 0.587, control 0.000, data 0.401, struct 0.001
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 7114, Miss = 6852, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 7240, Miss = 6914, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 7242, Miss = 6916, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 7242, Miss = 6917, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 7242, Miss = 6917, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 7242, Miss = 6918, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 7242, Miss = 6917, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 7242, Miss = 6913, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 7114, Miss = 6852, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 7240, Miss = 6916, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 7242, Miss = 6915, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 5130, Miss = 4809, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 5130, Miss = 4798, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 5002, Miss = 4737, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 5128, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 5130, Miss = 4805, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 5130, Miss = 4800, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 5130, Miss = 4803, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 5002, Miss = 4734, Miss_rate = 0.946, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 5130, Miss = 4801, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 5002, Miss = 4736, Miss_rate = 0.947, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 5128, Miss = 4803, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 5130, Miss = 4802, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 5130, Miss = 4799, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 5130, Miss = 4797, Miss_rate = 0.935, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 5130, Miss = 4807, Miss_rate = 0.937, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 5130, Miss = 4804, Miss_rate = 0.936, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 5002, Miss = 4742, Miss_rate = 0.948, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 4216, Miss = 3256, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 4218, Miss = 3411, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 4218, Miss = 3412, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 4218, Miss = 3251, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 4218, Miss = 3383, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 4218, Miss = 3394, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 4218, Miss = 3429, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 4090, Miss = 3291, Miss_rate = 0.805, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 3128, Miss = 2810, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 3130, Miss = 2813, Miss_rate = 0.899, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 3130, Miss = 2811, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 3130, Miss = 2811, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 2938, Miss = 2619, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 2938, Miss = 2621, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 2938, Miss = 2621, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 6800, Miss = 6789, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 6800, Miss = 6791, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 6800, Miss = 6782, Miss_rate = 0.997, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 6800, Miss = 6790, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 6800, Miss = 6787, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 6800, Miss = 6789, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 6800, Miss = 6793, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 6800, Miss = 6792, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 6800, Miss = 6794, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 6800, Miss = 6794, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 6800, Miss = 6791, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 6800, Miss = 6792, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 6800, Miss = 6789, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 6800, Miss = 6787, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 6800, Miss = 6793, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 6608, Miss = 6597, Miss_rate = 0.998, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 437248
	L1D_total_cache_misses = 412511
	L1D_total_cache_miss_rate = 0.9434
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24737
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30274
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 187208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 250040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 187208

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
1250, 1211, 1203, 1203, 1195, 1195, 1195, 1195, 1187, 1187, 1187, 1187, 1187, 1187, 1187, 1187, 
gpgpu_n_tot_thrd_icount = 36131328
gpgpu_n_tot_w_icount = 1129104
gpgpu_n_stall_shd_mem = 3128904
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 217308
gpgpu_n_mem_write_global = 3036944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1051424
gpgpu_n_store_insn = 3894208
gpgpu_n_shmem_insn = 250112
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 378312
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 362368
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2766536
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:123968	W0_Idle:20789463	W0_Scoreboard:30808633	W1:1984	W2:0	W3:0	W4:0	W5:0	W6:0	W7:1152	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:44135	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1081833
single_issue_nums: WS0:284404	WS1:281908	WS2:281396	WS3:281396	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1737440 {8:217180,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 30286208 {8:2849736,40:187208,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 5120 {40:128,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8687200 {40:217180,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 24295552 {8:3036944,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 5120 {40:128,}
maxmflatency = 4175 
max_icnt2mem_latency = 2946 
maxmrqlatency = 400 
max_icnt2sh_latency = 353 
averagemflatency = 1667 
avg_icnt2mem_latency = 442 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:95675 	44197 	6810 	10765 	44854 	33164 	4938 	1369 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	91446 	58531 	457035 	1619970 	1027069 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	735043 	155959 	53714 	209305 	98127 	159019 	255066 	385637 	674875 	514692 	12815 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2859119 	285221 	62952 	28116 	12640 	4702 	1461 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	3 	28 	374 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        47        32        64        40        32        35        32        40        24        32        48        48        56        40        24        40 
dram[1]:        40        56        48        32        34        33        25        16        32        32        45        56        56        64        40        48 
dram[2]:        40        57        37        32        64        48        37        16        48        32        41        64        56        56        32        56 
dram[3]:        24        56        37        40        64        48        16        32        24        40        48        48        47        64        48        48 
dram[4]:        55        48        48        32        37        40        37        56        48        48        40        40        62        57        40        56 
dram[5]:        32        32        40        40        31        29        16        32        40        32        32        40        40        32        32        40 
dram[6]:        31        40        64        32        56        48        29        32        40        40        32        47        43        56        48        56 
dram[7]:        32        34        64        32        48        32        37        48        40        32        32        40        29        32        48        64 
dram[8]:        39        40        40        40        48        64        37        33        41        24        48        40        56        56        40        64 
dram[9]:        24        48        37        48        41        64        29        33        32        32        48        40        33        64        17        48 
dram[10]:        32        40        37        40        37        64        40        32        40        24        48        40        56        64        24        64 
dram[11]:        32        24        37        32        64        48        33        48        24        24        48        40        56        64        48        64 
dram[12]:        32        40        25        40        40        48        16        32        32        24        48        43        40        40        27        56 
dram[13]:        24        40        29        40        56        56        32        32        32        48        48        64        56        64        39        56 
dram[14]:        40        40        48        40        64        40        16        32        40        48        48        64        56        40        24        39 
dram[15]:        32        31        48        40        64        56        16        32        32        48        48        64        56        64        25        64 
dram[16]:        32        48        37        40        47        56        24        40        24        48        48        64        56        64        48        64 
dram[17]:        35        40        29        56        56        56        24        40        24        48        40        56        56        56        32        64 
dram[18]:        33        32        16        48        56        40        39        24        32        48        40        40        56        64        41        64 
dram[19]:        36        40        29        32        32        48        48        32        24        48        40        40        56        56        41        56 
dram[20]:        32        48        64        32        25        48        37        48        40        40        40        40        25        56        32        64 
dram[21]:        16        48        56        40        32        56        40        25        32        24        32        40        56        56        48        55 
dram[22]:        32        32        40        32        48        48        56        32        40        32        48        32        64        56        24        56 
dram[23]:        25        24        24        32        25        48        32        37        24        40        48        40        64        56        40        48 
dram[24]:        25        24        26        27        24        32        48        25        24        32        40        40        40        48        39        64 
dram[25]:        24        33        32        24        40        48        48        48        32        24        40        40        56        48        64        64 
dram[26]:        25        32        17        32        40        48        48        40        32        48        40        40        64        64        48        64 
dram[27]:        28        40        33        24        48        48        24        24        40        48        39        40        40        56        48        56 
dram[28]:        25        40        40        32        48        31        32        29        40        48        40        40        56        48        48        56 
dram[29]:        32        48        40        40        48        48        48        24        40        48        40        40        48        48        32        48 
dram[30]:        32        40        32        32        48        48        48        32        48        48        40        40        41        48        40        48 
dram[31]:        32        40        32        24        48        48        33        24        48        48        37        40        40        56        24        32 
maximum service time to same row:
dram[0]:     16474     10977     14169     10524      8935      9393     11502      9634     12082     10028      9196     10227     13005     13379     10946     10668 
dram[1]:      9064     11397      9249     10042      7821      9685      9582     13944     10042     10379      9160     11851     12392     11329     10429      9261 
dram[2]:      8717     12102     12135      9347     10433      9781     10023      9067     11964      9906      9092     12773      8149      9747      9693     11486 
dram[3]:     10224     10341      8839     12424      8992      9359     10624     16283      9588     10201     10147     10806      8945     10853     10190     11349 
dram[4]:     13934      9577     10056      9886      8708      9493     10499     10167     10656     10938      9778     10616     10259      9472     10858     10044 
dram[5]:     14036      9827      9416     10657     11398      8707     10237     14148     10003      8559      9473     11810     11162     10260     10324     10880 
dram[6]:     13569     11190     12746      9860     12708     10498     12929     10582     11179     11924      9425     10714     10838     11131      9764      9532 
dram[7]:      9756     10036     13547     13210      9042     10699     17139     10789     12593     10696      8736      7803     10540     13375     10581     11501 
dram[8]:     17274      9999      9432     10822     12770     10492     10472     10385     16249     10035      8361      7986      8497      7799     11621     10700 
dram[9]:      8213      9439     11666      9793     11987     10859      9615      9826     11206      9091      8725      9505      8044      9543     11238     11041 
dram[10]:     14267      9562     10161     15163     12348     10863     11129     11319      8325      9159     10716      9058      8465      8515      9831     10076 
dram[11]:     10730     10218      7728     11744     10742      9945     11665     15845      9169      9815     10554     11926      7903      9410      8527     10409 
dram[12]:     10939     10826     10160      8641     10056     10441      8759     14966     12107      9306      7861     11694     13018      9463      8929     10403 
dram[13]:     10881      9542     10759     10049      9871     10252      8989     12156     10820     12371      9927     15823     10010      9120     10546      9299 
dram[14]:     13043      9467      9960     11362     10204     11583     13693     15745      9620     11846     12000     16622      9185      9211     12132     10897 
dram[15]:     10639     10004     10467      9587     10634     10162     11064     17558      9081     10305     11629     15284      9095     10677     10027     11838 
dram[16]:      9013      9978     11216      8747     11127     11396      9644     15282      8169     10274     10980     15841     10104     11060     10232     10890 
dram[17]:      8965     15814      9067     11654     10983      9784      9637     18489      9921     12546     10592     15745     11805     11265      9173     10420 
dram[18]:     10845     10693      8760      9926     10833      9087      9955     10118     11722     10183     11506      9765     11404     11741      8009     12804 
dram[19]:     11208     12442      9697      7349     10772     10250     10213     17505      8723     10533     11049      8551     11889     10411      8076     11149 
dram[20]:     10429     12538     10929      9075     11734      9668      9683     10872     11957      9395     11518      9275     10224     11891      9468     18055 
dram[21]:     10814      9719     11237      8551     11471     11898      8813     15379     12420      9362      8283     10134     11000     13222      8428     10954 
dram[22]:     10056     12178      8807      8690     10270      9484     10085     11391     11141      8502      8049     11851     18983     11525      9938     12304 
dram[23]:     10324      9041     12982     12458      7924     12256      8416     12598     13773      8108      9311     12806     11466      9588     13609     11584 
dram[24]:     11875     10857     12264      9389     10066     11055     10170     12249     10712     10522      9601      9071     10384      9059     10168     11401 
dram[25]:      6799      9286     11243      7910     10130     12544     10079     11413     10839     10950     10044     10449      8129     12677     10533     16824 
dram[26]:     12503     10941     12297     12356     11773      9691      8534      9453     11701     13129     13118      7529      7771     16687     10863     10728 
dram[27]:      9767      8549     10976      9681      8269      9112      9773     10374      8605     15070      9949      8666      8542      9392     10292     10200 
dram[28]:     11927     10382     11407     11481      9625     10183     13541     10635     12453     16132      8937      7871      8484     10051     11325     11361 
dram[29]:      8180     10835     10668     11132     11666     10315      8462     10589     16704     14396      9119      8211     11337     12712     11020      9888 
dram[30]:     12419      8946     10903     11996     10213     11259     12112      9848     18722     14418     11570     13134     13589     12546      9605      8675 
dram[31]:     10662     12981     11389     11245     10737     12334     10874     10553     10541     14390     11253     10620     12572     14689      9446     15651 
average row accesses per activate:
dram[0]:  4.241667  4.660551  4.734694  5.053763  4.627451  4.848485  5.686747  5.471264  3.798387  4.485148  4.650486  4.848485  4.663366  4.795918  4.943820  4.295238 
dram[1]:  4.857143  5.009804  5.076923  5.247191  5.032258  4.916667  4.611650  5.611765  4.594059  4.509804  5.141304  4.653465  4.808081  4.787879  5.116279  4.858696 
dram[2]:  4.775701  4.722222  5.272727  5.458824  4.750000  4.567307  5.031915  5.534883  5.021978  4.544554  5.021276  4.821782  5.208791  4.514286  5.261905  4.670103 
dram[3]:  4.772727  5.257732  4.452830  5.333333  5.107527  4.816327  5.032258  5.505882  4.475728  5.229885  5.107527  5.043011  4.673267  5.021276  5.365854  4.524753 
dram[4]:  4.648649  4.697248  4.865979  4.553398  4.989474  5.010526  4.572815  5.654762  4.227273  5.088889  4.621359  4.968085  5.010638  4.826530  4.815217  5.022472 
dram[5]:  4.630630  4.700000  4.348624  4.884211  4.452830  4.760000  5.208791  5.119565  4.261261  4.495146  4.848485  5.258427  5.125000  4.880000  4.836957  4.684210 
dram[6]:  5.049505  4.801887  4.588235  4.647059  4.615385  5.184783  4.676471  5.756098  4.227273  4.446602  5.397727  5.000000  5.161290  4.550459  4.836957  5.134831 
dram[7]:  4.761468  4.759259  4.630000  4.504762  4.696078  4.416667  4.833333  5.086021  4.432693  4.349057  5.413793  5.787500  4.660194  4.989474  4.944445  5.079545 
dram[8]:  4.811321  5.295918  4.717172  4.333333  4.855670  5.031915  4.373832  5.827160  4.339622  4.043478  5.482353  5.086957  4.790000  4.594340  5.152941  5.317073 
dram[9]:  4.820755  5.473118  4.656863  4.968085  4.732673  5.266667  4.514563  5.505882  4.087719  4.539216  5.571429  4.680000  4.797980  5.052631  4.376237  5.382716 
dram[10]:  5.080000  5.560440  4.958763  4.481132  5.052083  5.300000  5.164835  4.875000  4.690000  3.982906  5.086957  4.666667  5.193548  4.605769  5.289156  5.620253 
dram[11]:  5.130000  5.247423  4.311927  4.571429  5.329545  5.337079  4.653465  5.658823  4.140351  4.742268  4.968421  5.065217  4.757282  4.650943  4.943820  5.641026 
dram[12]:  4.785047  4.970588  4.558824  4.567307  5.576470  5.448276  5.476744  5.010638  4.574257  4.409524  5.576470  5.402299  4.656863  4.556604  5.730769  5.506173 
dram[13]:  4.794393  4.912621  4.650000  4.700000  5.107527  5.604651  5.130435  4.767677  3.826446  4.539216  5.402299  5.576470  4.825243  4.254386  4.731183  5.247059 
dram[14]:  5.538462  5.030000  4.663366  4.797980  6.226666  5.441861  4.680000  5.340909  4.770833  4.296296  5.219780  4.567307  4.592593  4.638095  4.869565  4.817204 
dram[15]:  4.685185  4.780952  4.627451  4.398148  5.790123  6.184210  4.797980  5.119565  4.169643  4.475728  4.429906  4.969072  4.848485  5.118279  4.346535  5.589744 
dram[16]:  5.270833  5.208333  4.740000  4.327273  6.103896  5.482353  5.284091  5.052631  4.289720  4.371428  5.175824  4.707071  4.556604  4.792079  4.890110  4.806452 
dram[17]:  4.960784  5.326316  4.398148  5.300000  4.905263  5.682927  4.576923  4.968421  3.940678  4.752577  4.734694  5.395349  5.010309  4.969388  4.597938  5.345238 
dram[18]:  4.893204  4.921568  4.767677  4.868687  5.021276  5.120879  5.804878  4.858586  5.101124  4.606061  4.795918  5.098901  4.958763  5.304348  4.880435  4.541667 
dram[19]:  4.508772  5.061856  4.865979  4.112069  4.783505  5.163043  4.439252  4.416667  4.800000  5.054945  4.835052  5.150537  5.252747  4.732673  4.870968  5.174418 
dram[20]:  4.875000  4.459459  4.683168  4.422019  4.785714  4.683168  5.095745  4.472222  5.329412  4.925532  4.927083  4.717172  5.118279  4.878788  4.639175  4.944445 
dram[21]:  4.235294  4.368421  4.256637  4.740000  4.650000  5.406977  4.666667  4.790000  5.195402  4.450980  4.327273  4.787879  5.148936  4.958333  4.912088  5.378049 
dram[22]:  4.757010  4.536364  4.710000  4.448598  5.098901  4.806122  5.010526  4.500000  4.530000  4.231482  5.031915  4.572815  4.740000  5.406977  4.691489  4.933333 
dram[23]:  4.669725  4.398230  4.989583  4.808081  4.894737  5.646341  4.897959  4.712871  4.200000  4.035088  4.476635  4.572815  4.777778  5.936709  5.162791  4.877778 
dram[24]:  4.657407  4.568807  4.816327  4.673267  5.310345  4.936842  5.072917  4.968750  4.819149  4.097345  4.742574  4.532710  5.314607  5.086957  5.325301  5.289156 
dram[25]:  4.645454  5.010101  5.141304  4.886598  5.021505  5.239130  5.107527  4.958333  4.585859  4.778947  4.425926  4.094017  5.529412  5.363636  5.402439  5.308642 
dram[26]:  4.788462  4.833333  5.292135  5.141304  4.643564  4.563107  4.858586  4.676471  4.870968  4.432693  4.547170  4.385965  5.413793  5.425287  5.127907  5.594937 
dram[27]:  4.609091  4.691589  5.208791  4.686275  4.905263  5.031915  4.840000  4.979167  4.736842  4.989011  4.722772  4.770000  4.828283  5.051547  5.226191  6.084507 
dram[28]:  4.491228  4.596330  5.211111  4.885417  4.915790  5.021505  5.710844  4.576923  4.762887  4.881721  4.740000  4.230089  4.702971  5.230769  4.988636  5.443038 
dram[29]:  4.645454  4.716981  4.578432  5.252747  5.517647  4.875000  4.886598  4.548077  4.861702  4.470588  4.823529  4.732673  4.557693  4.509615  4.549020  5.292683 
dram[30]:  4.961165  4.558558  5.306818  4.855670  5.163043  5.459770  4.877551  4.828283  4.266055  4.169643  4.547170  4.772277  4.750000  5.106383  4.405941  5.958904 
dram[31]:  4.594594  4.412281  4.594059  5.188889  4.989362  5.314607  5.197802  4.552381  4.264151  4.895833  4.728155  4.552381  4.894737  5.269663  4.693878  5.301205 
average row locality = 241996/49845 = 4.854970
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[1]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[2]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[3]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[4]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[5]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[6]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[7]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[8]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[9]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[10]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[11]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[12]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[13]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[14]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[15]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[16]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[17]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[18]:       416       416       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[19]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[20]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[21]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[22]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[23]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[24]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       368 
dram[25]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[26]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[27]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[28]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[29]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[30]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
dram[31]:       416       408       384       384       384       384       384       384       368       368       384       384       384       384       360       360 
total dram reads = 196040
bank skew: 416/360 = 1.16
chip skew: 6128/6120 = 1.00
number of total write accesses:
dram[0]:       286       285       246       268       274       291       270       283       327       284       291       291       262       277       240       297 
dram[1]:       299       287       252       270       261       273       294       279       313       294       282       269       299       283       254       265 
dram[2]:       293       301       253       243       280       287       270       290       283       281       273       308       269       284       251       297 
dram[3]:       331       295       265       256       279       266       251       259       295       278       272       266       268       275       252       294 
dram[4]:       305       301       276       271       270       285       262       297       298       293       281       271       277       284       249       279 
dram[5]:       312       301       290       240       292       268       302       248       332       287       305       254       341       312       270       269 
dram[6]:       289       302       250       289       282       296       286       287       312       290       260       271       287       335       253       318 
dram[7]:       335       288       248       273       288       276       266       271       290       275       283       243       298       271       266       255 
dram[8]:       298       316       258       282       270       275       249       279       283       300       254       261       286       325       243       243 
dram[9]:       288       277       275       257       284       269       261       268       318       283       262       263       284       297       257       241 
dram[10]:       290       287       297       302       289       289       265       276       296       313       260       257       298       324       228       263 
dram[11]:       308       286       274       294       270       271       284       298       342       271       289       245       329       331       263       239 
dram[12]:       299       299       250       288       264       284       272       289       292       304       274       274       272       315       263       269 
dram[13]:       302       279       257       265       262       288       286       275       314       295       273       274       341       311       264       246 
dram[14]:       266       283       262       296       253       264       262       273       259       308       287       286       323       331       255       273 
dram[15]:       288       261       278       279       274       252       295       263       329       273       289       281       315       275       260       226 
dram[16]:       279       275       264       292       265       276       246       302       284       297       263       270       305       315       255       259 
dram[17]:       287       274       280       277       266       256       291       280       308       275       256       240       318       319       272       262 
dram[18]:       293       270       259       304       266       258       286       306       266       289       271       248       293       311       273       239 
dram[19]:       307       278       263       287       247       279       290       288       276       284       275       276       276       286       285       232 
dram[20]:       285       262       272       305       263       276       296       297       261       306       272       269       285       308       270       224 
dram[21]:       284       285       288       285       258       256       299       283       273       264       291       263       318       279       268       230 
dram[22]:       293       304       270       293       246       276       283       296       271       285       279       273       270       255       260       232 
dram[23]:       300       270       291       283       252       246       306       262       305       275       294       260       274       259       276       203 
dram[24]:       276       288       266       281       252       260       314       293       265       309       299       317       277       269       247       222 
dram[25]:       307       284       269       287       268       305       289       281       272       289       292       290       277       273       254       229 
dram[26]:       266       270       279       264       260       264       305       286       284       290       304       336       279       264       257       241 
dram[27]:       289       285       268       308       259       283       308       301       264       266       280       308       283       317       255       222 
dram[28]:       300       309       260       264       260       258       274       287       294       279       265       294       270       286       257       214 
dram[29]:       309       284       257       290       264       257       277       275       270       289       321       286       277       272       306       247 
dram[30]:       303       302       266       276       273       274       303       287       306       312       321       291       294       288       279       213 
dram[31]:       291       300       254       274       268       278       268       289       265       313       313       294       251       268       302       252 
total dram writes = 143011
bank skew: 342/203 = 1.68
chip skew: 4623/4356 = 1.06
average mf latency per bank:
dram[0]:     100663    111927      1902      2111      1818      2071      1791      2036      1642      2156      1732      2026      1809      2149      1883      2015
dram[1]:      97300    112686      1801      2180      1855      2192      1706      2089      1658      2114      1747      2150      1685      2173      1838      2183
dram[2]:     130099     84016      2699      1514      2607      1452      2588      1361      2529      1427      2618      1268      2676      1397      2673      1375
dram[3]:      78832    135583      1380      2925      1405      2862      1440      2795      1374      2747      1340      2786      1560      2857      1423      2672
dram[4]:      89906    118515      1627      2371      1633      2398      1557      2276      1511      2358      1575      2328      1639      2387      1667      2272
dram[5]:     115649     94952      2281      1844      2319      1939      2154      1817      2183      1778      2168      1789      2242      1665      2323      1690
dram[6]:     115430     95656      2340      1751      2304      1726      2132      1603      2094      1745      2181      1737      2271      1703      2205      1561
dram[7]:      84038    123383      1550      2544      1547      2517      1478      2400      1528      2480      1513      2519      1570      2417      1479      2407
dram[8]:     133744     76574      2789      1281      2833      1364      2857      1251      2754      1245      2732      1253      2871      1176      2728      1260
dram[9]:      90303    124038      1559      2510      1575      2565      1585      2406      1455      2379      1520      2432      1653      2388      1542      2357
dram[10]:     116912    100489      2217      1725      2303      1755      2331      1752      2308      1618      2223      1831      2261      1756      2262      1768
dram[11]:     118650     95107      2434      1671      2460      1753      2354      1698      2212      1712      2289      1686      2285      1511      2357      1838
dram[12]:      95418    116283      1801      2238      1788      2253      1711      2256      1774      2183      1642      2259      1777      2213      1720      2251
dram[13]:      88409    127878      1598      2574      1641      2412      1446      2527      1445      2437      1477      2506      1501      2448      1542      2566
dram[14]:     113293    104441      2164      1891      2178      1885      1980      1875      2126      1825      2029      1943      1961      1816      2062      1866
dram[15]:     107181    111283      2034      2018      2056      2045      1876      2036      1793      1975      1874      1962      1946      2034      1963      2072
dram[16]:     117962    101160      2390      1781      2294      1732      2299      1667      2179      1679      2333      1796      2201      1766      2309      1741
dram[17]:     115061     99993      2283      1761      2182      1734      2069      1663      2080      1731      2231      1803      2049      1721      2143      1800
dram[18]:      99758    119499      1910      2185      1743      2299      1669      2112      1846      2233      1731      2299      1755      2155      1824      2266
dram[19]:     117100    100637      2393      1822      2421      1689      2282      1754      2418      1707      2331      1680      2425      1869      2272      1752
dram[20]:     124839     99521      2468      1642      2469      1683      2425      1616      2456      1606      2495      1629      2493      1640      2410      1730
dram[21]:     123820     92176      2410      1577      2461      1583      2310      1597      2456      1659      2366      1635      2353      1613      2323      1581
dram[22]:     105637    108468      2038      2004      2049      2109      1931      2075      1952      2143      1957      2025      1967      2228      1928      2139
dram[23]:     117711     97543      2284      1656      2355      1722      2237      1674      2230      1675      2347      1672      2355      1744      2076      1770
dram[24]:     121795     97287      2427      1648      2408      1859      2263      1749      2280      1662      2216      1544      2298      1766      2365      1802
dram[25]:      96292    116334      1782      2205      1767      2035      1816      2141      1754      2198      1712      2086      1868      2178      1675      2285
dram[26]:     132047     90269      2524      1536      2598      1526      2420      1448      2491      1515      2525      1295      2526      1453      2406      1485
dram[27]:     127957     85390      2544      1357      2587      1374      2419      1264      2587      1448      2583      1302      2454      1304      2449      1481
dram[28]:     111990     97369      2205      1824      2150      1856      2177      1740      2168      1811      2248      1728      2173      1724      2051      1900
dram[29]:     120933     93286      2522      1512      2464      1650      2417      1537      2492      1541      2353      1519      2490      1481      2261      1578
dram[30]:     112242     99171      2190      1764      2164      1804      2073      1747      2140      1741      2031      1814      2166      1724      2081      2042
dram[31]:     113416     99670      2152      1731      2240      1801      2186      1682      2283      1665      2034      1738      2230      1770      1974      1885
maximum mf latency per bank:
dram[0]:       4116      3585      3345      2845      3190      2897      3418      2900      3175      2872      3135      2918      3510      3127      3347      3033
dram[1]:       4141      3521      3458      2948      3171      2805      3266      2886      3186      2750      3454      2949      3461      2956      3269      2845
dram[2]:       4115      3538      3345      2360      3215      2331      3436      2337      3233      2353      3446      2352      3191      2403      3209      2503
dram[3]:       4110      3557      3094      3131      3129      3234      3069      3058      2848      3244      3098      3231      3403      3176      3065      3193
dram[4]:       4095      3533      3403      2904      3441      2913      3481      2969      3378      2967      3325      2965      3486      2924      3180      2894
dram[5]:       4122      3526      3342      3038      3199      2991      3460      2922      3262      3003      3357      3038      3468      2938      3239      3033
dram[6]:       4093      3544      3344      3083      3173      2950      3398      2787      3017      2673      3145      2805      3476      3029      3164      3013
dram[7]:       4099      3525      3290      3006      3328      3008      3439      3059      2994      3032      3134      3067      3483      2927      3152      3054
dram[8]:       4088      3563      3247      1854      3417      2277      3498      2253      3234      2268      3186      2241      3505      2415      3173      1861
dram[9]:       4123      3551      3171      2977      3164      2952      3236      3079      3183      3028      3276      3072      3453      2919      3180      2954
dram[10]:       4045      3592      3402      2959      3344      2943      3338      2841      3222      2760      3199      2968      3098      2972      3152      2987
dram[11]:       4080      3550      3369      3372      3445      2774      3402      2638      3442      3071      3230      3264      3130      3417      3463      2565
dram[12]:       4080      3552      3393      2871      3424      2907      3323      2950      3352      2819      3175      2932      3140      2940      3098      2938
dram[13]:       4089      3546      3305      3087      3179      3287      3131      3278      3393      3097      3131      3227      3119      3103      3061      3385
dram[14]:       4091      3528      3163      3082      3365      3190      3158      3140      3071      2802      3362      3089      3089      3112      3218      3086
dram[15]:       4093      3530      3069      3258      3189      3334      3155      3219      3033      3270      3158      3148      3021      3252      3165      3416
dram[16]:       4090      3535      3035      3171      3137      3281      3137      3229      3128      3013      3100      3005      3049      2964      3118      3374
dram[17]:       4111      3504      3066      2842      3052      2854      3059      2796      3192      2794      3034      2798      2946      2842      3096      2894
dram[18]:       4175      3485      3060      3008      3036      3088      2867      2948      3217      2933      2968      3087      3048      2967      3149      3073
dram[19]:       4123      3503      3456      2861      3002      2660      3246      2832      3137      2768      3458      2849      3303      2702      3389      2831
dram[20]:       4173      3492      3415      2658      3154      2782      3247      2697      3119      2816      3311      2811      3257      2824      3204      2787
dram[21]:       4131      3492      3052      2113      3007      2204      2881      2448      3020      2588      3156      2210      2960      2575      2963      2556
dram[22]:       4112      3514      3016      3056      2999      3025      2922      2966      2946      3134      3009      3087      3002      3104      2843      2969
dram[23]:       4139      3505      3295      2484      3344      2409      3231      2335      3075      2565      3241      2481      3112      2526      3012      2366
dram[24]:       4117      3522      3088      2904      3062      3045      3160      2717      3018      3073      3070      2862      3051      3121      3027      2843
dram[25]:       4167      3481      2890      2939      2928      2968      3474      2953      2886      3233      3385      3255      3366      2945      2807      2942
dram[26]:       4131      3494      3106      2201      2955      2367      3039      2241      3161      2186      3153      2295      3073      2223      3062      2328
dram[27]:       4163      3475      3294      2525      3345      2383      3058      2384      3122      2384      3084      2548      3302      2498      3134      2287
dram[28]:       4159      3478      3181      2930      3017      3174      3117      3283      3291      2929      3218      2936      3007      2878      3026      2826
dram[29]:       4168      3484      3134      2162      2950      2282      3087      2074      3087      2309      3112      2252      2894      2295      3192      2109
dram[30]:       4141      3477      3034      2645      3121      2802      3000      2840      3060      2731      3037      2761      3086      2762      2845      2787
dram[31]:       4155      3490      3177      2826      3105      2799      3393      2822      3180      2780      3352      2795      3168      2809      3174      2848
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167776 n_act=1611 n_pre=1595 n_ref_event=0 n_req=7566 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4472 bw_util=0.05846
n_activity=69920 dram_eff=0.1516
bk0: 416a 177028i bk1: 416a 177391i bk2: 384a 178050i bk3: 384a 177886i bk4: 384a 177773i bk5: 384a 177689i bk6: 384a 177952i bk7: 384a 178262i bk8: 368a 177142i bk9: 368a 177847i bk10: 384a 177791i bk11: 384a 177578i bk12: 384a 177707i bk13: 384a 177811i bk14: 360a 178235i bk15: 360a 177800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787074
Row_Buffer_Locality_read = 0.878590
Row_Buffer_Locality_write = 0.397079
Bank_Level_Parallism = 1.398874
Bank_Level_Parallism_Col = 1.339555
Bank_Level_Parallism_Ready = 1.114623
write_to_read_ratio_blp_rw_average = 0.518661
GrpLevelPara = 1.216457 

BW Util details:
bwutil = 0.058463 
total_CMD = 181311 
util_bw = 10600 
Wasted_Col = 22146 
Wasted_Row = 13434 
Idle = 135131 

BW Util Bottlenecks: 
RCDc_limit = 8038 
RCDWRc_limit = 6930 
WTRc_limit = 1380 
RTWc_limit = 6701 
CCDLc_limit = 6539 
rwq = 0 
CCDLc_limit_alone = 5827 
WTRc_limit_alone = 1233 
RTWc_limit_alone = 6136 

Commands details: 
total_CMD = 181311 
n_nop = 167776 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4472 
n_act = 1611 
n_pre = 1595 
n_ref = 0 
n_req = 7566 
total_req = 10600 

Dual Bus Interface Util: 
issued_total_row = 3206 
issued_total_col = 10600 
Row_Bus_Util =  0.017682 
CoL_Bus_Util = 0.058463 
Either_Row_CoL_Bus_Util = 0.074651 
Issued_on_Two_Bus_Simul_Util = 0.001495 
issued_two_Eff = 0.020022 
queue_avg = 0.407234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.407234
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167905 n_act=1536 n_pre=1520 n_ref_event=0 n_req=7546 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4474 bw_util=0.05847
n_activity=70054 dram_eff=0.1513
bk0: 416a 177605i bk1: 416a 177653i bk2: 384a 178148i bk3: 384a 178038i bk4: 384a 178156i bk5: 384a 178158i bk6: 384a 177732i bk7: 384a 178177i bk8: 368a 177744i bk9: 368a 177654i bk10: 384a 178256i bk11: 384a 177977i bk12: 384a 177726i bk13: 384a 177996i bk14: 360a 178343i bk15: 360a 178151i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796448
Row_Buffer_Locality_read = 0.886423
Row_Buffer_Locality_write = 0.407616
Bank_Level_Parallism = 1.352337
Bank_Level_Parallism_Col = 1.284899
Bank_Level_Parallism_Ready = 1.078098
write_to_read_ratio_blp_rw_average = 0.528663
GrpLevelPara = 1.190696 

BW Util details:
bwutil = 0.058474 
total_CMD = 181311 
util_bw = 10602 
Wasted_Col = 21500 
Wasted_Row = 13011 
Idle = 136198 

BW Util Bottlenecks: 
RCDc_limit = 7474 
RCDWRc_limit = 6793 
WTRc_limit = 1128 
RTWc_limit = 5871 
CCDLc_limit = 6435 
rwq = 0 
CCDLc_limit_alone = 5812 
WTRc_limit_alone = 995 
RTWc_limit_alone = 5381 

Commands details: 
total_CMD = 181311 
n_nop = 167905 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4474 
n_act = 1536 
n_pre = 1520 
n_ref = 0 
n_req = 7546 
total_req = 10602 

Dual Bus Interface Util: 
issued_total_row = 3056 
issued_total_col = 10602 
Row_Bus_Util =  0.016855 
CoL_Bus_Util = 0.058474 
Either_Row_CoL_Bus_Util = 0.073939 
Issued_on_Two_Bus_Simul_Util = 0.001390 
issued_two_Eff = 0.018798 
queue_avg = 0.380319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.380319
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167915 n_act=1536 n_pre=1520 n_ref_event=0 n_req=7566 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4463 bw_util=0.05841
n_activity=68929 dram_eff=0.1537
bk0: 416a 177632i bk1: 416a 177602i bk2: 384a 178365i bk3: 384a 178353i bk4: 384a 177863i bk5: 384a 177847i bk6: 384a 177937i bk7: 384a 178213i bk8: 368a 178226i bk9: 368a 177850i bk10: 384a 178036i bk11: 384a 177800i bk12: 384a 178072i bk13: 384a 177895i bk14: 360a 178494i bk15: 360a 177983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796987
Row_Buffer_Locality_read = 0.885770
Row_Buffer_Locality_write = 0.418637
Bank_Level_Parallism = 1.359254
Bank_Level_Parallism_Col = 1.283487
Bank_Level_Parallism_Ready = 1.092437
write_to_read_ratio_blp_rw_average = 0.509729
GrpLevelPara = 1.190190 

BW Util details:
bwutil = 0.058413 
total_CMD = 181311 
util_bw = 10591 
Wasted_Col = 21111 
Wasted_Row = 12715 
Idle = 136894 

BW Util Bottlenecks: 
RCDc_limit = 7558 
RCDWRc_limit = 6746 
WTRc_limit = 1233 
RTWc_limit = 5504 
CCDLc_limit = 6292 
rwq = 0 
CCDLc_limit_alone = 5777 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 5146 

Commands details: 
total_CMD = 181311 
n_nop = 167915 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4463 
n_act = 1536 
n_pre = 1520 
n_ref = 0 
n_req = 7566 
total_req = 10591 

Dual Bus Interface Util: 
issued_total_row = 3056 
issued_total_col = 10591 
Row_Bus_Util =  0.016855 
CoL_Bus_Util = 0.058413 
Either_Row_CoL_Bus_Util = 0.073884 
Issued_on_Two_Bus_Simul_Util = 0.001384 
issued_two_Eff = 0.018737 
queue_avg = 0.397621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.397621
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=168022 n_act=1523 n_pre=1507 n_ref_event=0 n_req=7555 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4402 bw_util=0.05808
n_activity=68626 dram_eff=0.1534
bk0: 416a 177344i bk1: 416a 177800i bk2: 384a 177838i bk3: 384a 178189i bk4: 384a 177566i bk5: 384a 177856i bk6: 384a 178028i bk7: 384a 178365i bk8: 368a 177808i bk9: 368a 178153i bk10: 384a 178194i bk11: 384a 178156i bk12: 384a 177836i bk13: 384a 178180i bk14: 360a 178364i bk15: 360a 177818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798412
Row_Buffer_Locality_read = 0.883812
Row_Buffer_Locality_write = 0.431675
Bank_Level_Parallism = 1.370302
Bank_Level_Parallism_Col = 1.307471
Bank_Level_Parallism_Ready = 1.101140
write_to_read_ratio_blp_rw_average = 0.512902
GrpLevelPara = 1.192481 

BW Util details:
bwutil = 0.058077 
total_CMD = 181311 
util_bw = 10530 
Wasted_Col = 21439 
Wasted_Row = 12573 
Idle = 136769 

BW Util Bottlenecks: 
RCDc_limit = 7719 
RCDWRc_limit = 6525 
WTRc_limit = 1300 
RTWc_limit = 6250 
CCDLc_limit = 6317 
rwq = 0 
CCDLc_limit_alone = 5741 
WTRc_limit_alone = 1171 
RTWc_limit_alone = 5803 

Commands details: 
total_CMD = 181311 
n_nop = 168022 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4402 
n_act = 1523 
n_pre = 1507 
n_ref = 0 
n_req = 7555 
total_req = 10530 

Dual Bus Interface Util: 
issued_total_row = 3030 
issued_total_col = 10530 
Row_Bus_Util =  0.016712 
CoL_Bus_Util = 0.058077 
Either_Row_CoL_Bus_Util = 0.073294 
Issued_on_Two_Bus_Simul_Util = 0.001495 
issued_two_Eff = 0.020393 
queue_avg = 0.353481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.353481
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167831 n_act=1567 n_pre=1551 n_ref_event=0 n_req=7565 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4499 bw_util=0.05861
n_activity=69120 dram_eff=0.1537
bk0: 416a 177519i bk1: 416a 177629i bk2: 384a 178028i bk3: 384a 177994i bk4: 384a 178101i bk5: 384a 178037i bk6: 384a 177669i bk7: 384a 178256i bk8: 368a 177610i bk9: 368a 178153i bk10: 384a 177802i bk11: 384a 177873i bk12: 384a 178014i bk13: 384a 177957i bk14: 360a 178382i bk15: 360a 178120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792862
Row_Buffer_Locality_read = 0.879569
Row_Buffer_Locality_write = 0.423104
Bank_Level_Parallism = 1.358641
Bank_Level_Parallism_Col = 1.275184
Bank_Level_Parallism_Ready = 1.083561
write_to_read_ratio_blp_rw_average = 0.506455
GrpLevelPara = 1.192035 

BW Util details:
bwutil = 0.058612 
total_CMD = 181311 
util_bw = 10627 
Wasted_Col = 21638 
Wasted_Row = 12925 
Idle = 136121 

BW Util Bottlenecks: 
RCDc_limit = 7962 
RCDWRc_limit = 6664 
WTRc_limit = 1275 
RTWc_limit = 5574 
CCDLc_limit = 6398 
rwq = 0 
CCDLc_limit_alone = 5926 
WTRc_limit_alone = 1178 
RTWc_limit_alone = 5199 

Commands details: 
total_CMD = 181311 
n_nop = 167831 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4499 
n_act = 1567 
n_pre = 1551 
n_ref = 0 
n_req = 7565 
total_req = 10627 

Dual Bus Interface Util: 
issued_total_row = 3118 
issued_total_col = 10627 
Row_Bus_Util =  0.017197 
CoL_Bus_Util = 0.058612 
Either_Row_CoL_Bus_Util = 0.074347 
Issued_on_Two_Bus_Simul_Util = 0.001462 
issued_two_Eff = 0.019659 
queue_avg = 0.440872 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.440872
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167640 n_act=1599 n_pre=1583 n_ref_event=0 n_req=7616 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4623 bw_util=0.0593
n_activity=69965 dram_eff=0.1537
bk0: 416a 177223i bk1: 416a 177705i bk2: 384a 177823i bk3: 384a 178118i bk4: 384a 177935i bk5: 384a 177908i bk6: 384a 178303i bk7: 384a 178093i bk8: 368a 177446i bk9: 368a 177874i bk10: 384a 177792i bk11: 384a 178002i bk12: 384a 177863i bk13: 384a 177838i bk14: 360a 178082i bk15: 360a 178085i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790047
Row_Buffer_Locality_read = 0.879732
Row_Buffer_Locality_write = 0.420699
Bank_Level_Parallism = 1.353326
Bank_Level_Parallism_Col = 1.269536
Bank_Level_Parallism_Ready = 1.068366
write_to_read_ratio_blp_rw_average = 0.519291
GrpLevelPara = 1.194654 

BW Util details:
bwutil = 0.059296 
total_CMD = 181311 
util_bw = 10751 
Wasted_Col = 22236 
Wasted_Row = 13197 
Idle = 135127 

BW Util Bottlenecks: 
RCDc_limit = 7971 
RCDWRc_limit = 6956 
WTRc_limit = 1322 
RTWc_limit = 6019 
CCDLc_limit = 6447 
rwq = 0 
CCDLc_limit_alone = 5999 
WTRc_limit_alone = 1192 
RTWc_limit_alone = 5701 

Commands details: 
total_CMD = 181311 
n_nop = 167640 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4623 
n_act = 1599 
n_pre = 1583 
n_ref = 0 
n_req = 7616 
total_req = 10751 

Dual Bus Interface Util: 
issued_total_row = 3182 
issued_total_col = 10751 
Row_Bus_Util =  0.017550 
CoL_Bus_Util = 0.059296 
Either_Row_CoL_Bus_Util = 0.075401 
Issued_on_Two_Bus_Simul_Util = 0.001445 
issued_two_Eff = 0.019165 
queue_avg = 0.417917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417917
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167718 n_act=1569 n_pre=1553 n_ref_event=0 n_req=7613 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4607 bw_util=0.05921
n_activity=70154 dram_eff=0.153
bk0: 416a 177882i bk1: 416a 177718i bk2: 384a 177867i bk3: 384a 177852i bk4: 384a 177783i bk5: 384a 177897i bk6: 384a 177694i bk7: 384a 178181i bk8: 368a 177506i bk9: 368a 177758i bk10: 384a 178422i bk11: 384a 177876i bk12: 384a 178099i bk13: 384a 177467i bk14: 360a 178280i bk15: 360a 178204i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793905
Row_Buffer_Locality_read = 0.880385
Row_Buffer_Locality_write = 0.437037
Bank_Level_Parallism = 1.352241
Bank_Level_Parallism_Col = 1.283266
Bank_Level_Parallism_Ready = 1.076199
write_to_read_ratio_blp_rw_average = 0.521169
GrpLevelPara = 1.194862 

BW Util details:
bwutil = 0.059208 
total_CMD = 181311 
util_bw = 10735 
Wasted_Col = 22061 
Wasted_Row = 13130 
Idle = 135385 

BW Util Bottlenecks: 
RCDc_limit = 7916 
RCDWRc_limit = 6720 
WTRc_limit = 1107 
RTWc_limit = 6299 
CCDLc_limit = 6539 
rwq = 0 
CCDLc_limit_alone = 5976 
WTRc_limit_alone = 967 
RTWc_limit_alone = 5876 

Commands details: 
total_CMD = 181311 
n_nop = 167718 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4607 
n_act = 1569 
n_pre = 1553 
n_ref = 0 
n_req = 7613 
total_req = 10735 

Dual Bus Interface Util: 
issued_total_row = 3122 
issued_total_col = 10735 
Row_Bus_Util =  0.017219 
CoL_Bus_Util = 0.059208 
Either_Row_CoL_Bus_Util = 0.074971 
Issued_on_Two_Bus_Simul_Util = 0.001456 
issued_two_Eff = 0.019422 
queue_avg = 0.415866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.415866
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167922 n_act=1574 n_pre=1558 n_ref_event=0 n_req=7564 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4426 bw_util=0.05821
n_activity=70505 dram_eff=0.1497
bk0: 416a 177349i bk1: 416a 177530i bk2: 384a 177979i bk3: 384a 177797i bk4: 384a 177872i bk5: 384a 177456i bk6: 384a 177852i bk7: 384a 178206i bk8: 368a 177914i bk9: 368a 177649i bk10: 384a 177995i bk11: 384a 178434i bk12: 384a 177696i bk13: 384a 177857i bk14: 360a 178259i bk15: 360a 178508i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791909
Row_Buffer_Locality_read = 0.880385
Row_Buffer_Locality_write = 0.414345
Bank_Level_Parallism = 1.360022
Bank_Level_Parallism_Col = 1.299068
Bank_Level_Parallism_Ready = 1.091434
write_to_read_ratio_blp_rw_average = 0.509998
GrpLevelPara = 1.186922 

BW Util details:
bwutil = 0.058209 
total_CMD = 181311 
util_bw = 10554 
Wasted_Col = 21917 
Wasted_Row = 13254 
Idle = 135586 

BW Util Bottlenecks: 
RCDc_limit = 7937 
RCDWRc_limit = 6749 
WTRc_limit = 1274 
RTWc_limit = 6135 
CCDLc_limit = 6457 
rwq = 0 
CCDLc_limit_alone = 5819 
WTRc_limit_alone = 1138 
RTWc_limit_alone = 5633 

Commands details: 
total_CMD = 181311 
n_nop = 167922 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4426 
n_act = 1574 
n_pre = 1558 
n_ref = 0 
n_req = 7564 
total_req = 10554 

Dual Bus Interface Util: 
issued_total_row = 3132 
issued_total_col = 10554 
Row_Bus_Util =  0.017274 
CoL_Bus_Util = 0.058209 
Either_Row_CoL_Bus_Util = 0.073845 
Issued_on_Two_Bus_Simul_Util = 0.001638 
issued_two_Eff = 0.022182 
queue_avg = 0.426472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.426472
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167934 n_act=1561 n_pre=1545 n_ref_event=0 n_req=7547 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4422 bw_util=0.05819
n_activity=69172 dram_eff=0.1525
bk0: 416a 177622i bk1: 416a 177749i bk2: 384a 177926i bk3: 384a 177798i bk4: 384a 177930i bk5: 384a 178080i bk6: 384a 177561i bk7: 384a 178416i bk8: 368a 177531i bk9: 368a 177362i bk10: 384a 178308i bk11: 384a 177973i bk12: 384a 178124i bk13: 384a 177794i bk14: 360a 178217i bk15: 360a 178497i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793163
Row_Buffer_Locality_read = 0.881691
Row_Buffer_Locality_write = 0.410853
Bank_Level_Parallism = 1.369606
Bank_Level_Parallism_Col = 1.302617
Bank_Level_Parallism_Ready = 1.077630
write_to_read_ratio_blp_rw_average = 0.511451
GrpLevelPara = 1.195904 

BW Util details:
bwutil = 0.058187 
total_CMD = 181311 
util_bw = 10550 
Wasted_Col = 21673 
Wasted_Row = 12779 
Idle = 136309 

BW Util Bottlenecks: 
RCDc_limit = 7804 
RCDWRc_limit = 6737 
WTRc_limit = 1305 
RTWc_limit = 6156 
CCDLc_limit = 6448 
rwq = 0 
CCDLc_limit_alone = 5781 
WTRc_limit_alone = 1172 
RTWc_limit_alone = 5622 

Commands details: 
total_CMD = 181311 
n_nop = 167934 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4422 
n_act = 1561 
n_pre = 1545 
n_ref = 0 
n_req = 7547 
total_req = 10550 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 10550 
Row_Bus_Util =  0.017131 
CoL_Bus_Util = 0.058187 
Either_Row_CoL_Bus_Util = 0.073779 
Issued_on_Two_Bus_Simul_Util = 0.001539 
issued_two_Eff = 0.020857 
queue_avg = 0.395122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.395122
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167959 n_act=1550 n_pre=1534 n_ref_event=0 n_req=7545 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4384 bw_util=0.05798
n_activity=68208 dram_eff=0.1541
bk0: 416a 177664i bk1: 416a 178055i bk2: 384a 177818i bk3: 384a 178105i bk4: 384a 177753i bk5: 384a 178203i bk6: 384a 178015i bk7: 384a 178338i bk8: 368a 177144i bk9: 368a 177882i bk10: 384a 178236i bk11: 384a 177927i bk12: 384a 177804i bk13: 384a 177897i bk14: 360a 178023i bk15: 360a 178541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794566
Row_Buffer_Locality_read = 0.880875
Row_Buffer_Locality_write = 0.421313
Bank_Level_Parallism = 1.364227
Bank_Level_Parallism_Col = 1.286000
Bank_Level_Parallism_Ready = 1.079528
write_to_read_ratio_blp_rw_average = 0.508482
GrpLevelPara = 1.193901 

BW Util details:
bwutil = 0.057978 
total_CMD = 181311 
util_bw = 10512 
Wasted_Col = 21606 
Wasted_Row = 12681 
Idle = 136512 

BW Util Bottlenecks: 
RCDc_limit = 7901 
RCDWRc_limit = 6615 
WTRc_limit = 1302 
RTWc_limit = 5854 
CCDLc_limit = 6383 
rwq = 0 
CCDLc_limit_alone = 5802 
WTRc_limit_alone = 1152 
RTWc_limit_alone = 5423 

Commands details: 
total_CMD = 181311 
n_nop = 167959 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4384 
n_act = 1550 
n_pre = 1534 
n_ref = 0 
n_req = 7545 
total_req = 10512 

Dual Bus Interface Util: 
issued_total_row = 3084 
issued_total_col = 10512 
Row_Bus_Util =  0.017009 
CoL_Bus_Util = 0.057978 
Either_Row_CoL_Bus_Util = 0.073641 
Issued_on_Two_Bus_Simul_Util = 0.001346 
issued_two_Eff = 0.018274 
queue_avg = 0.417460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41746
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167871 n_act=1534 n_pre=1518 n_ref_event=0 n_req=7580 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4534 bw_util=0.05881
n_activity=68288 dram_eff=0.1561
bk0: 416a 177607i bk1: 416a 177837i bk2: 384a 177941i bk3: 384a 177673i bk4: 384a 177594i bk5: 384a 178116i bk6: 384a 178013i bk7: 384a 177995i bk8: 368a 177928i bk9: 368a 177398i bk10: 384a 178186i bk11: 384a 177753i bk12: 384a 178116i bk13: 384a 177716i bk14: 360a 178538i bk15: 360a 178489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797625
Row_Buffer_Locality_read = 0.883975
Row_Buffer_Locality_write = 0.433196
Bank_Level_Parallism = 1.375820
Bank_Level_Parallism_Col = 1.301760
Bank_Level_Parallism_Ready = 1.082442
write_to_read_ratio_blp_rw_average = 0.526781
GrpLevelPara = 1.200172 

BW Util details:
bwutil = 0.058805 
total_CMD = 181311 
util_bw = 10662 
Wasted_Col = 21745 
Wasted_Row = 12407 
Idle = 136497 

BW Util Bottlenecks: 
RCDc_limit = 7681 
RCDWRc_limit = 6633 
WTRc_limit = 1170 
RTWc_limit = 6669 
CCDLc_limit = 6445 
rwq = 0 
CCDLc_limit_alone = 5805 
WTRc_limit_alone = 1030 
RTWc_limit_alone = 6169 

Commands details: 
total_CMD = 181311 
n_nop = 167871 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4534 
n_act = 1534 
n_pre = 1518 
n_ref = 0 
n_req = 7580 
total_req = 10662 

Dual Bus Interface Util: 
issued_total_row = 3052 
issued_total_col = 10662 
Row_Bus_Util =  0.016833 
CoL_Bus_Util = 0.058805 
Either_Row_CoL_Bus_Util = 0.074127 
Issued_on_Two_Bus_Simul_Util = 0.001511 
issued_two_Eff = 0.020387 
queue_avg = 0.383887 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.383887
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167760 n_act=1548 n_pre=1532 n_ref_event=0 n_req=7600 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4594 bw_util=0.05914
n_activity=69749 dram_eff=0.1537
bk0: 416a 177557i bk1: 416a 177893i bk2: 384a 177446i bk3: 384a 177685i bk4: 384a 178063i bk5: 384a 178120i bk6: 384a 177729i bk7: 384a 178059i bk8: 368a 177232i bk9: 368a 177916i bk10: 384a 177959i bk11: 384a 178053i bk12: 384a 177779i bk13: 384a 177786i bk14: 360a 178159i bk15: 360a 178729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796316
Row_Buffer_Locality_read = 0.883159
Row_Buffer_Locality_write = 0.434783
Bank_Level_Parallism = 1.351677
Bank_Level_Parallism_Col = 1.286010
Bank_Level_Parallism_Ready = 1.079649
write_to_read_ratio_blp_rw_average = 0.521918
GrpLevelPara = 1.187347 

BW Util details:
bwutil = 0.059136 
total_CMD = 181311 
util_bw = 10722 
Wasted_Col = 22244 
Wasted_Row = 13207 
Idle = 135138 

BW Util Bottlenecks: 
RCDc_limit = 7784 
RCDWRc_limit = 6673 
WTRc_limit = 1325 
RTWc_limit = 6384 
CCDLc_limit = 6615 
rwq = 0 
CCDLc_limit_alone = 6039 
WTRc_limit_alone = 1184 
RTWc_limit_alone = 5949 

Commands details: 
total_CMD = 181311 
n_nop = 167760 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4594 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 7600 
total_req = 10722 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 10722 
Row_Bus_Util =  0.016987 
CoL_Bus_Util = 0.059136 
Either_Row_CoL_Bus_Util = 0.074739 
Issued_on_Two_Bus_Simul_Util = 0.001384 
issued_two_Eff = 0.018523 
queue_avg = 0.418149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=0.418149
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167915 n_act=1512 n_pre=1496 n_ref_event=0 n_req=7569 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4508 bw_util=0.05866
n_activity=68504 dram_eff=0.1553
bk0: 416a 177359i bk1: 416a 177671i bk2: 384a 177797i bk3: 384a 177909i bk4: 384a 178285i bk5: 384a 178024i bk6: 384a 178129i bk7: 384a 177893i bk8: 368a 177894i bk9: 368a 177484i bk10: 384a 178249i bk11: 384a 178391i bk12: 384a 177757i bk13: 384a 177666i bk14: 360a 178678i bk15: 360a 178446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800238
Row_Buffer_Locality_read = 0.884628
Row_Buffer_Locality_write = 0.441360
Bank_Level_Parallism = 1.350801
Bank_Level_Parallism_Col = 1.287469
Bank_Level_Parallism_Ready = 1.077943
write_to_read_ratio_blp_rw_average = 0.525240
GrpLevelPara = 1.184066 

BW Util details:
bwutil = 0.058662 
total_CMD = 181311 
util_bw = 10636 
Wasted_Col = 21628 
Wasted_Row = 12830 
Idle = 136217 

BW Util Bottlenecks: 
RCDc_limit = 7649 
RCDWRc_limit = 6509 
WTRc_limit = 1192 
RTWc_limit = 5997 
CCDLc_limit = 6528 
rwq = 0 
CCDLc_limit_alone = 5994 
WTRc_limit_alone = 1076 
RTWc_limit_alone = 5579 

Commands details: 
total_CMD = 181311 
n_nop = 167915 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4508 
n_act = 1512 
n_pre = 1496 
n_ref = 0 
n_req = 7569 
total_req = 10636 

Dual Bus Interface Util: 
issued_total_row = 3008 
issued_total_col = 10636 
Row_Bus_Util =  0.016590 
CoL_Bus_Util = 0.058662 
Either_Row_CoL_Bus_Util = 0.073884 
Issued_on_Two_Bus_Simul_Util = 0.001368 
issued_two_Eff = 0.018513 
queue_avg = 0.399490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.39949
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167767 n_act=1570 n_pre=1554 n_ref_event=0 n_req=7593 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4532 bw_util=0.05879
n_activity=70836 dram_eff=0.1505
bk0: 416a 177628i bk1: 416a 177581i bk2: 384a 177971i bk3: 384a 178063i bk4: 384a 177853i bk5: 384a 178048i bk6: 384a 178149i bk7: 384a 177973i bk8: 368a 177441i bk9: 368a 177682i bk10: 384a 178218i bk11: 384a 178342i bk12: 384a 177772i bk13: 384a 177690i bk14: 360a 178308i bk15: 360a 178439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793231
Row_Buffer_Locality_read = 0.881201
Row_Buffer_Locality_write = 0.425256
Bank_Level_Parallism = 1.333456
Bank_Level_Parallism_Col = 1.260674
Bank_Level_Parallism_Ready = 1.068293
write_to_read_ratio_blp_rw_average = 0.517075
GrpLevelPara = 1.169207 

BW Util details:
bwutil = 0.058794 
total_CMD = 181311 
util_bw = 10660 
Wasted_Col = 22235 
Wasted_Row = 13159 
Idle = 135257 

BW Util Bottlenecks: 
RCDc_limit = 7992 
RCDWRc_limit = 6800 
WTRc_limit = 1173 
RTWc_limit = 5782 
CCDLc_limit = 6535 
rwq = 0 
CCDLc_limit_alone = 5965 
WTRc_limit_alone = 1061 
RTWc_limit_alone = 5324 

Commands details: 
total_CMD = 181311 
n_nop = 167767 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4532 
n_act = 1570 
n_pre = 1554 
n_ref = 0 
n_req = 7593 
total_req = 10660 

Dual Bus Interface Util: 
issued_total_row = 3124 
issued_total_col = 10660 
Row_Bus_Util =  0.017230 
CoL_Bus_Util = 0.058794 
Either_Row_CoL_Bus_Util = 0.074700 
Issued_on_Two_Bus_Simul_Util = 0.001324 
issued_two_Eff = 0.017720 
queue_avg = 0.401498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=44 avg=0.401498
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167908 n_act=1537 n_pre=1521 n_ref_event=0 n_req=7577 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4481 bw_util=0.05851
n_activity=70481 dram_eff=0.1505
bk0: 416a 177950i bk1: 416a 177751i bk2: 384a 177904i bk3: 384a 177796i bk4: 384a 178358i bk5: 384a 178235i bk6: 384a 177765i bk7: 384a 178185i bk8: 368a 178218i bk9: 368a 177446i bk10: 384a 178286i bk11: 384a 177989i bk12: 384a 177648i bk13: 384a 177456i bk14: 360a 178225i bk15: 360a 178248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797149
Row_Buffer_Locality_read = 0.882343
Row_Buffer_Locality_write = 0.436853
Bank_Level_Parallism = 1.337500
Bank_Level_Parallism_Col = 1.279737
Bank_Level_Parallism_Ready = 1.081252
write_to_read_ratio_blp_rw_average = 0.516116
GrpLevelPara = 1.180026 

BW Util details:
bwutil = 0.058513 
total_CMD = 181311 
util_bw = 10609 
Wasted_Col = 21962 
Wasted_Row = 13106 
Idle = 135634 

BW Util Bottlenecks: 
RCDc_limit = 7865 
RCDWRc_limit = 6617 
WTRc_limit = 1196 
RTWc_limit = 5915 
CCDLc_limit = 6543 
rwq = 0 
CCDLc_limit_alone = 5968 
WTRc_limit_alone = 1066 
RTWc_limit_alone = 5470 

Commands details: 
total_CMD = 181311 
n_nop = 167908 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4481 
n_act = 1537 
n_pre = 1521 
n_ref = 0 
n_req = 7577 
total_req = 10609 

Dual Bus Interface Util: 
issued_total_row = 3058 
issued_total_col = 10609 
Row_Bus_Util =  0.016866 
CoL_Bus_Util = 0.058513 
Either_Row_CoL_Bus_Util = 0.073923 
Issued_on_Two_Bus_Simul_Util = 0.001456 
issued_two_Eff = 0.019697 
queue_avg = 0.416676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.416676
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167864 n_act=1561 n_pre=1545 n_ref_event=0 n_req=7555 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4438 bw_util=0.05828
n_activity=70545 dram_eff=0.1498
bk0: 416a 177548i bk1: 416a 177849i bk2: 384a 177805i bk3: 384a 177863i bk4: 384a 178285i bk5: 384a 178598i bk6: 384a 177471i bk7: 384a 178140i bk8: 368a 177668i bk9: 368a 177625i bk10: 384a 177742i bk11: 384a 177986i bk12: 384a 177798i bk13: 384a 178059i bk14: 360a 178131i bk15: 360a 178693i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793382
Row_Buffer_Locality_read = 0.883159
Row_Buffer_Locality_write = 0.407849
Bank_Level_Parallism = 1.333116
Bank_Level_Parallism_Col = 1.262069
Bank_Level_Parallism_Ready = 1.067386
write_to_read_ratio_blp_rw_average = 0.516692
GrpLevelPara = 1.173273 

BW Util details:
bwutil = 0.058276 
total_CMD = 181311 
util_bw = 10566 
Wasted_Col = 22273 
Wasted_Row = 13121 
Idle = 135351 

BW Util Bottlenecks: 
RCDc_limit = 7848 
RCDWRc_limit = 6831 
WTRc_limit = 1328 
RTWc_limit = 6335 
CCDLc_limit = 6544 
rwq = 0 
CCDLc_limit_alone = 5890 
WTRc_limit_alone = 1145 
RTWc_limit_alone = 5864 

Commands details: 
total_CMD = 181311 
n_nop = 167864 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4438 
n_act = 1561 
n_pre = 1545 
n_ref = 0 
n_req = 7555 
total_req = 10566 

Dual Bus Interface Util: 
issued_total_row = 3106 
issued_total_col = 10566 
Row_Bus_Util =  0.017131 
CoL_Bus_Util = 0.058276 
Either_Row_CoL_Bus_Util = 0.074165 
Issued_on_Two_Bus_Simul_Util = 0.001241 
issued_two_Eff = 0.016732 
queue_avg = 0.368378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.368378
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167903 n_act=1540 n_pre=1524 n_ref_event=0 n_req=7551 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4447 bw_util=0.05833
n_activity=70554 dram_eff=0.1499
bk0: 416a 177754i bk1: 416a 177837i bk2: 384a 177887i bk3: 384a 177642i bk4: 384a 178466i bk5: 384a 178362i bk6: 384a 178141i bk7: 384a 178097i bk8: 368a 177865i bk9: 368a 177859i bk10: 384a 177982i bk11: 384a 177973i bk12: 384a 177798i bk13: 384a 177982i bk14: 360a 178203i bk15: 360a 178309i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.796054
Row_Buffer_Locality_read = 0.884791
Row_Buffer_Locality_write = 0.413914
Bank_Level_Parallism = 1.327981
Bank_Level_Parallism_Col = 1.250854
Bank_Level_Parallism_Ready = 1.066383
write_to_read_ratio_blp_rw_average = 0.515936
GrpLevelPara = 1.177941 

BW Util details:
bwutil = 0.058325 
total_CMD = 181311 
util_bw = 10575 
Wasted_Col = 21857 
Wasted_Row = 13028 
Idle = 135851 

BW Util Bottlenecks: 
RCDc_limit = 7681 
RCDWRc_limit = 6720 
WTRc_limit = 1209 
RTWc_limit = 5969 
CCDLc_limit = 6399 
rwq = 0 
CCDLc_limit_alone = 5925 
WTRc_limit_alone = 1082 
RTWc_limit_alone = 5622 

Commands details: 
total_CMD = 181311 
n_nop = 167903 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4447 
n_act = 1540 
n_pre = 1524 
n_ref = 0 
n_req = 7551 
total_req = 10575 

Dual Bus Interface Util: 
issued_total_row = 3064 
issued_total_col = 10575 
Row_Bus_Util =  0.016899 
CoL_Bus_Util = 0.058325 
Either_Row_CoL_Bus_Util = 0.073950 
Issued_on_Two_Bus_Simul_Util = 0.001274 
issued_two_Eff = 0.017229 
queue_avg = 0.394747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.394747
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167901 n_act=1546 n_pre=1530 n_ref_event=0 n_req=7566 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4461 bw_util=0.0584
n_activity=69362 dram_eff=0.1527
bk0: 416a 177591i bk1: 416a 178153i bk2: 384a 177743i bk3: 384a 178231i bk4: 384a 178180i bk5: 384a 178457i bk6: 384a 177656i bk7: 384a 178190i bk8: 368a 177289i bk9: 368a 177980i bk10: 384a 177904i bk11: 384a 178304i bk12: 384a 177773i bk13: 384a 177869i bk14: 360a 178039i bk15: 360a 178299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795665
Row_Buffer_Locality_read = 0.884465
Row_Buffer_Locality_write = 0.417246
Bank_Level_Parallism = 1.349918
Bank_Level_Parallism_Col = 1.274966
Bank_Level_Parallism_Ready = 1.073661
write_to_read_ratio_blp_rw_average = 0.514927
GrpLevelPara = 1.181660 

BW Util details:
bwutil = 0.058402 
total_CMD = 181311 
util_bw = 10589 
Wasted_Col = 21621 
Wasted_Row = 12892 
Idle = 136209 

BW Util Bottlenecks: 
RCDc_limit = 7659 
RCDWRc_limit = 6726 
WTRc_limit = 1282 
RTWc_limit = 6137 
CCDLc_limit = 6421 
rwq = 0 
CCDLc_limit_alone = 5833 
WTRc_limit_alone = 1123 
RTWc_limit_alone = 5708 

Commands details: 
total_CMD = 181311 
n_nop = 167901 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4461 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 7566 
total_req = 10589 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 10589 
Row_Bus_Util =  0.016965 
CoL_Bus_Util = 0.058402 
Either_Row_CoL_Bus_Util = 0.073961 
Issued_on_Two_Bus_Simul_Util = 0.001406 
issued_two_Eff = 0.019016 
queue_avg = 0.402800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=0.4028
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167930 n_act=1523 n_pre=1507 n_ref_event=0 n_req=7553 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4432 bw_util=0.05824
n_activity=70060 dram_eff=0.1507
bk0: 416a 177632i bk1: 416a 177660i bk2: 384a 177808i bk3: 384a 177888i bk4: 384a 178266i bk5: 384a 178309i bk6: 384a 178193i bk7: 384a 177829i bk8: 368a 178047i bk9: 368a 177868i bk10: 384a 177974i bk11: 384a 178265i bk12: 384a 178113i bk13: 384a 178178i bk14: 360a 178232i bk15: 360a 178268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.798358
Row_Buffer_Locality_read = 0.888381
Row_Buffer_Locality_write = 0.411228
Bank_Level_Parallism = 1.318543
Bank_Level_Parallism_Col = 1.255152
Bank_Level_Parallism_Ready = 1.072159
write_to_read_ratio_blp_rw_average = 0.525558
GrpLevelPara = 1.176459 

BW Util details:
bwutil = 0.058242 
total_CMD = 181311 
util_bw = 10560 
Wasted_Col = 21857 
Wasted_Row = 13087 
Idle = 135807 

BW Util Bottlenecks: 
RCDc_limit = 7451 
RCDWRc_limit = 6865 
WTRc_limit = 1136 
RTWc_limit = 6198 
CCDLc_limit = 6257 
rwq = 0 
CCDLc_limit_alone = 5795 
WTRc_limit_alone = 1010 
RTWc_limit_alone = 5862 

Commands details: 
total_CMD = 181311 
n_nop = 167930 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4432 
n_act = 1523 
n_pre = 1507 
n_ref = 0 
n_req = 7553 
total_req = 10560 

Dual Bus Interface Util: 
issued_total_row = 3030 
issued_total_col = 10560 
Row_Bus_Util =  0.016712 
CoL_Bus_Util = 0.058242 
Either_Row_CoL_Bus_Util = 0.073801 
Issued_on_Two_Bus_Simul_Util = 0.001153 
issued_two_Eff = 0.015619 
queue_avg = 0.371577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371577
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167879 n_act=1575 n_pre=1559 n_ref_event=0 n_req=7563 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4429 bw_util=0.05823
n_activity=69529 dram_eff=0.1518
bk0: 416a 177413i bk1: 408a 177734i bk2: 384a 177909i bk3: 384a 177688i bk4: 384a 177916i bk5: 384a 177910i bk6: 384a 177525i bk7: 384a 177544i bk8: 368a 177971i bk9: 368a 178066i bk10: 384a 177988i bk11: 384a 178192i bk12: 384a 178212i bk13: 384a 177902i bk14: 360a 178105i bk15: 368a 178246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791749
Row_Buffer_Locality_read = 0.882180
Row_Buffer_Locality_write = 0.405575
Bank_Level_Parallism = 1.359600
Bank_Level_Parallism_Col = 1.292503
Bank_Level_Parallism_Ready = 1.090556
write_to_read_ratio_blp_rw_average = 0.509944
GrpLevelPara = 1.180178 

BW Util details:
bwutil = 0.058226 
total_CMD = 181311 
util_bw = 10557 
Wasted_Col = 22045 
Wasted_Row = 13160 
Idle = 135549 

BW Util Bottlenecks: 
RCDc_limit = 7875 
RCDWRc_limit = 6907 
WTRc_limit = 1241 
RTWc_limit = 6019 
CCDLc_limit = 6513 
rwq = 0 
CCDLc_limit_alone = 5930 
WTRc_limit_alone = 1074 
RTWc_limit_alone = 5603 

Commands details: 
total_CMD = 181311 
n_nop = 167879 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4429 
n_act = 1575 
n_pre = 1559 
n_ref = 0 
n_req = 7563 
total_req = 10557 

Dual Bus Interface Util: 
issued_total_row = 3134 
issued_total_col = 10557 
Row_Bus_Util =  0.017285 
CoL_Bus_Util = 0.058226 
Either_Row_CoL_Bus_Util = 0.074083 
Issued_on_Two_Bus_Simul_Util = 0.001428 
issued_two_Eff = 0.019282 
queue_avg = 0.396143 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.396143
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167853 n_act=1579 n_pre=1563 n_ref_event=0 n_req=7571 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4451 bw_util=0.05835
n_activity=69000 dram_eff=0.1533
bk0: 416a 177701i bk1: 408a 177589i bk2: 384a 177738i bk3: 384a 177839i bk4: 384a 177835i bk5: 384a 177808i bk6: 384a 178045i bk7: 384a 177561i bk8: 368a 178257i bk9: 368a 177772i bk10: 384a 177906i bk11: 384a 178066i bk12: 384a 177975i bk13: 384a 177870i bk14: 360a 178036i bk15: 368a 178161i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791441
Row_Buffer_Locality_read = 0.879406
Row_Buffer_Locality_write = 0.417879
Bank_Level_Parallism = 1.357825
Bank_Level_Parallism_Col = 1.288502
Bank_Level_Parallism_Ready = 1.094432
write_to_read_ratio_blp_rw_average = 0.511981
GrpLevelPara = 1.178649 

BW Util details:
bwutil = 0.058347 
total_CMD = 181311 
util_bw = 10579 
Wasted_Col = 22160 
Wasted_Row = 13208 
Idle = 135364 

BW Util Bottlenecks: 
RCDc_limit = 8046 
RCDWRc_limit = 6734 
WTRc_limit = 1309 
RTWc_limit = 5948 
CCDLc_limit = 6654 
rwq = 0 
CCDLc_limit_alone = 6004 
WTRc_limit_alone = 1132 
RTWc_limit_alone = 5475 

Commands details: 
total_CMD = 181311 
n_nop = 167853 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4451 
n_act = 1579 
n_pre = 1563 
n_ref = 0 
n_req = 7571 
total_req = 10579 

Dual Bus Interface Util: 
issued_total_row = 3142 
issued_total_col = 10579 
Row_Bus_Util =  0.017329 
CoL_Bus_Util = 0.058347 
Either_Row_CoL_Bus_Util = 0.074226 
Issued_on_Two_Bus_Simul_Util = 0.001451 
issued_two_Eff = 0.019542 
queue_avg = 0.441468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.441468
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167864 n_act=1595 n_pre=1579 n_ref_event=0 n_req=7546 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4424 bw_util=0.0582
n_activity=69808 dram_eff=0.1512
bk0: 416a 177157i bk1: 408a 177622i bk2: 384a 177376i bk3: 384a 177792i bk4: 384a 177895i bk5: 384a 178165i bk6: 384a 177880i bk7: 384a 177774i bk8: 368a 177859i bk9: 368a 177811i bk10: 384a 177585i bk11: 384a 178083i bk12: 384a 178142i bk13: 384a 177938i bk14: 360a 178261i bk15: 368a 178190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788630
Row_Buffer_Locality_read = 0.879732
Row_Buffer_Locality_write = 0.394922
Bank_Level_Parallism = 1.382465
Bank_Level_Parallism_Col = 1.313379
Bank_Level_Parallism_Ready = 1.096096
write_to_read_ratio_blp_rw_average = 0.514755
GrpLevelPara = 1.200128 

BW Util details:
bwutil = 0.058198 
total_CMD = 181311 
util_bw = 10552 
Wasted_Col = 21935 
Wasted_Row = 13078 
Idle = 135746 

BW Util Bottlenecks: 
RCDc_limit = 7936 
RCDWRc_limit = 6888 
WTRc_limit = 1322 
RTWc_limit = 6315 
CCDLc_limit = 6443 
rwq = 0 
CCDLc_limit_alone = 5742 
WTRc_limit_alone = 1178 
RTWc_limit_alone = 5758 

Commands details: 
total_CMD = 181311 
n_nop = 167864 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4424 
n_act = 1595 
n_pre = 1579 
n_ref = 0 
n_req = 7546 
total_req = 10552 

Dual Bus Interface Util: 
issued_total_row = 3174 
issued_total_col = 10552 
Row_Bus_Util =  0.017506 
CoL_Bus_Util = 0.058198 
Either_Row_CoL_Bus_Util = 0.074165 
Issued_on_Two_Bus_Simul_Util = 0.001539 
issued_two_Eff = 0.020748 
queue_avg = 0.392480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=46 avg=0.39248
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167881 n_act=1589 n_pre=1573 n_ref_event=0 n_req=7521 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4386 bw_util=0.05799
n_activity=69791 dram_eff=0.1506
bk0: 416a 177685i bk1: 408a 177517i bk2: 384a 177733i bk3: 384a 177652i bk4: 384a 178200i bk5: 384a 177860i bk6: 384a 178061i bk7: 384a 177564i bk8: 368a 177909i bk9: 368a 177657i bk10: 384a 177912i bk11: 384a 177837i bk12: 384a 178057i bk13: 384a 178307i bk14: 360a 178085i bk15: 368a 178303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788725
Row_Buffer_Locality_read = 0.878916
Row_Buffer_Locality_write = 0.391960
Bank_Level_Parallism = 1.361919
Bank_Level_Parallism_Col = 1.291216
Bank_Level_Parallism_Ready = 1.099867
write_to_read_ratio_blp_rw_average = 0.508459
GrpLevelPara = 1.194908 

BW Util details:
bwutil = 0.057989 
total_CMD = 181311 
util_bw = 10514 
Wasted_Col = 22038 
Wasted_Row = 13088 
Idle = 135671 

BW Util Bottlenecks: 
RCDc_limit = 8060 
RCDWRc_limit = 6829 
WTRc_limit = 1329 
RTWc_limit = 6014 
CCDLc_limit = 6368 
rwq = 0 
CCDLc_limit_alone = 5789 
WTRc_limit_alone = 1198 
RTWc_limit_alone = 5566 

Commands details: 
total_CMD = 181311 
n_nop = 167881 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4386 
n_act = 1589 
n_pre = 1573 
n_ref = 0 
n_req = 7521 
total_req = 10514 

Dual Bus Interface Util: 
issued_total_row = 3162 
issued_total_col = 10514 
Row_Bus_Util =  0.017440 
CoL_Bus_Util = 0.057989 
Either_Row_CoL_Bus_Util = 0.074072 
Issued_on_Two_Bus_Simul_Util = 0.001357 
issued_two_Eff = 0.018317 
queue_avg = 0.411398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=0.411398
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167928 n_act=1581 n_pre=1565 n_ref_event=0 n_req=7542 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4356 bw_util=0.05782
n_activity=69738 dram_eff=0.1503
bk0: 416a 177597i bk1: 408a 177561i bk2: 384a 177980i bk3: 384a 178077i bk4: 384a 178089i bk5: 384a 178179i bk6: 384a 177894i bk7: 384a 177884i bk8: 368a 177401i bk9: 368a 177659i bk10: 384a 177763i bk11: 384a 177724i bk12: 384a 178098i bk13: 384a 178420i bk14: 360a 178350i bk15: 368a 178308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790374
Row_Buffer_Locality_read = 0.879896
Row_Buffer_Locality_write = 0.402405
Bank_Level_Parallism = 1.369675
Bank_Level_Parallism_Col = 1.291820
Bank_Level_Parallism_Ready = 1.074113
write_to_read_ratio_blp_rw_average = 0.506795
GrpLevelPara = 1.201523 

BW Util details:
bwutil = 0.057823 
total_CMD = 181311 
util_bw = 10484 
Wasted_Col = 21359 
Wasted_Row = 13083 
Idle = 136385 

BW Util Bottlenecks: 
RCDc_limit = 8018 
RCDWRc_limit = 6776 
WTRc_limit = 1068 
RTWc_limit = 5780 
CCDLc_limit = 6192 
rwq = 0 
CCDLc_limit_alone = 5648 
WTRc_limit_alone = 948 
RTWc_limit_alone = 5356 

Commands details: 
total_CMD = 181311 
n_nop = 167928 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4356 
n_act = 1581 
n_pre = 1565 
n_ref = 0 
n_req = 7542 
total_req = 10484 

Dual Bus Interface Util: 
issued_total_row = 3146 
issued_total_col = 10484 
Row_Bus_Util =  0.017351 
CoL_Bus_Util = 0.057823 
Either_Row_CoL_Bus_Util = 0.073812 
Issued_on_Two_Bus_Simul_Util = 0.001362 
issued_two_Eff = 0.018456 
queue_avg = 0.412623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.412623
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167942 n_act=1552 n_pre=1536 n_ref_event=0 n_req=7542 n_rd=6128 n_rd_L2_A=0 n_write=0 n_wr_bk=4435 bw_util=0.05826
n_activity=67452 dram_eff=0.1566
bk0: 416a 177556i bk1: 408a 177549i bk2: 384a 177968i bk3: 384a 177787i bk4: 384a 178288i bk5: 384a 177865i bk6: 384a 177995i bk7: 384a 177963i bk8: 368a 177958i bk9: 368a 177281i bk10: 384a 177719i bk11: 384a 177513i bk12: 384a 178244i bk13: 384a 177729i bk14: 360a 178446i bk15: 368a 178467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794219
Row_Buffer_Locality_read = 0.880222
Row_Buffer_Locality_write = 0.421499
Bank_Level_Parallism = 1.386777
Bank_Level_Parallism_Col = 1.308560
Bank_Level_Parallism_Ready = 1.108776
write_to_read_ratio_blp_rw_average = 0.510897
GrpLevelPara = 1.192594 

BW Util details:
bwutil = 0.058259 
total_CMD = 181311 
util_bw = 10563 
Wasted_Col = 21745 
Wasted_Row = 12537 
Idle = 136466 

BW Util Bottlenecks: 
RCDc_limit = 7886 
RCDWRc_limit = 6569 
WTRc_limit = 1374 
RTWc_limit = 6146 
CCDLc_limit = 6600 
rwq = 0 
CCDLc_limit_alone = 5967 
WTRc_limit_alone = 1181 
RTWc_limit_alone = 5706 

Commands details: 
total_CMD = 181311 
n_nop = 167942 
Read = 6128 
Write = 0 
L2_Alloc = 0 
L2_WB = 4435 
n_act = 1552 
n_pre = 1536 
n_ref = 0 
n_req = 7542 
total_req = 10563 

Dual Bus Interface Util: 
issued_total_row = 3088 
issued_total_col = 10563 
Row_Bus_Util =  0.017032 
CoL_Bus_Util = 0.058259 
Either_Row_CoL_Bus_Util = 0.073735 
Issued_on_Two_Bus_Simul_Util = 0.001555 
issued_two_Eff = 0.021094 
queue_avg = 0.436068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.436068
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167958 n_act=1527 n_pre=1511 n_ref_event=0 n_req=7534 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4466 bw_util=0.05839
n_activity=68462 dram_eff=0.1546
bk0: 416a 177557i bk1: 408a 177746i bk2: 384a 178192i bk3: 384a 177759i bk4: 384a 178004i bk5: 384a 178043i bk6: 384a 178172i bk7: 384a 178092i bk8: 368a 177890i bk9: 368a 178071i bk10: 384a 177629i bk11: 384a 177453i bk12: 384a 178464i bk13: 384a 178186i bk14: 360a 178463i bk15: 360a 178191i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797319
Row_Buffer_Locality_read = 0.883007
Row_Buffer_Locality_write = 0.426450
Bank_Level_Parallism = 1.352483
Bank_Level_Parallism_Col = 1.276756
Bank_Level_Parallism_Ready = 1.088608
write_to_read_ratio_blp_rw_average = 0.510963
GrpLevelPara = 1.172382 

BW Util details:
bwutil = 0.058386 
total_CMD = 181311 
util_bw = 10586 
Wasted_Col = 21835 
Wasted_Row = 12384 
Idle = 136506 

BW Util Bottlenecks: 
RCDc_limit = 7799 
RCDWRc_limit = 6532 
WTRc_limit = 1334 
RTWc_limit = 5955 
CCDLc_limit = 6686 
rwq = 0 
CCDLc_limit_alone = 6098 
WTRc_limit_alone = 1190 
RTWc_limit_alone = 5511 

Commands details: 
total_CMD = 181311 
n_nop = 167958 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4466 
n_act = 1527 
n_pre = 1511 
n_ref = 0 
n_req = 7534 
total_req = 10586 

Dual Bus Interface Util: 
issued_total_row = 3038 
issued_total_col = 10586 
Row_Bus_Util =  0.016756 
CoL_Bus_Util = 0.058386 
Either_Row_CoL_Bus_Util = 0.073647 
Issued_on_Two_Bus_Simul_Util = 0.001495 
issued_two_Eff = 0.020295 
queue_avg = 0.389905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.389905
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167893 n_act=1548 n_pre=1532 n_ref_event=0 n_req=7554 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4449 bw_util=0.05829
n_activity=69186 dram_eff=0.1528
bk0: 416a 177671i bk1: 408a 177770i bk2: 384a 178152i bk3: 384a 178186i bk4: 384a 177918i bk5: 384a 177901i bk6: 384a 177900i bk7: 384a 177769i bk8: 368a 178142i bk9: 368a 177529i bk10: 384a 177669i bk11: 384a 177524i bk12: 384a 178172i bk13: 384a 178236i bk14: 360a 178312i bk15: 360a 178729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795075
Row_Buffer_Locality_read = 0.881536
Row_Buffer_Locality_write = 0.426081
Bank_Level_Parallism = 1.345653
Bank_Level_Parallism_Col = 1.271345
Bank_Level_Parallism_Ready = 1.071341
write_to_read_ratio_blp_rw_average = 0.513033
GrpLevelPara = 1.179544 

BW Util details:
bwutil = 0.058292 
total_CMD = 181311 
util_bw = 10569 
Wasted_Col = 21848 
Wasted_Row = 12877 
Idle = 136017 

BW Util Bottlenecks: 
RCDc_limit = 7902 
RCDWRc_limit = 6609 
WTRc_limit = 1363 
RTWc_limit = 5711 
CCDLc_limit = 6510 
rwq = 0 
CCDLc_limit_alone = 5956 
WTRc_limit_alone = 1197 
RTWc_limit_alone = 5323 

Commands details: 
total_CMD = 181311 
n_nop = 167893 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4449 
n_act = 1548 
n_pre = 1532 
n_ref = 0 
n_req = 7554 
total_req = 10569 

Dual Bus Interface Util: 
issued_total_row = 3080 
issued_total_col = 10569 
Row_Bus_Util =  0.016987 
CoL_Bus_Util = 0.058292 
Either_Row_CoL_Bus_Util = 0.074005 
Issued_on_Two_Bus_Simul_Util = 0.001274 
issued_two_Eff = 0.017216 
queue_avg = 0.421756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.421756
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167915 n_act=1533 n_pre=1517 n_ref_event=0 n_req=7559 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4496 bw_util=0.05855
n_activity=67797 dram_eff=0.1566
bk0: 416a 177746i bk1: 408a 177698i bk2: 384a 177979i bk3: 384a 177878i bk4: 384a 178067i bk5: 384a 177944i bk6: 384a 177700i bk7: 384a 178011i bk8: 368a 177976i bk9: 368a 177976i bk10: 384a 177838i bk11: 384a 177959i bk12: 384a 177826i bk13: 384a 177807i bk14: 360a 178485i bk15: 360a 178555i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797195
Row_Buffer_Locality_read = 0.884314
Row_Buffer_Locality_write = 0.426685
Bank_Level_Parallism = 1.364530
Bank_Level_Parallism_Col = 1.295639
Bank_Level_Parallism_Ready = 1.084495
write_to_read_ratio_blp_rw_average = 0.510638
GrpLevelPara = 1.196554 

BW Util details:
bwutil = 0.058551 
total_CMD = 181311 
util_bw = 10616 
Wasted_Col = 21400 
Wasted_Row = 12754 
Idle = 136541 

BW Util Bottlenecks: 
RCDc_limit = 7681 
RCDWRc_limit = 6623 
WTRc_limit = 1263 
RTWc_limit = 5764 
CCDLc_limit = 6569 
rwq = 0 
CCDLc_limit_alone = 5962 
WTRc_limit_alone = 1103 
RTWc_limit_alone = 5317 

Commands details: 
total_CMD = 181311 
n_nop = 167915 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4496 
n_act = 1533 
n_pre = 1517 
n_ref = 0 
n_req = 7559 
total_req = 10616 

Dual Bus Interface Util: 
issued_total_row = 3050 
issued_total_col = 10616 
Row_Bus_Util =  0.016822 
CoL_Bus_Util = 0.058551 
Either_Row_CoL_Bus_Util = 0.073884 
Issued_on_Two_Bus_Simul_Util = 0.001489 
issued_two_Eff = 0.020155 
queue_avg = 0.424971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.424971
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167996 n_act=1546 n_pre=1530 n_ref_event=0 n_req=7523 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4371 bw_util=0.05786
n_activity=68977 dram_eff=0.1521
bk0: 416a 177280i bk1: 408a 177300i bk2: 384a 178017i bk3: 384a 177920i bk4: 384a 177874i bk5: 384a 178017i bk6: 384a 178473i bk7: 384a 177607i bk8: 368a 178089i bk9: 368a 178174i bk10: 384a 178062i bk11: 384a 177641i bk12: 384a 178033i bk13: 384a 177920i bk14: 360a 178370i bk15: 360a 178741i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794497
Row_Buffer_Locality_read = 0.881863
Row_Buffer_Locality_write = 0.413400
Bank_Level_Parallism = 1.359150
Bank_Level_Parallism_Col = 1.290758
Bank_Level_Parallism_Ready = 1.086455
write_to_read_ratio_blp_rw_average = 0.501128
GrpLevelPara = 1.179842 

BW Util details:
bwutil = 0.057862 
total_CMD = 181311 
util_bw = 10491 
Wasted_Col = 21423 
Wasted_Row = 12953 
Idle = 136444 

BW Util Bottlenecks: 
RCDc_limit = 7881 
RCDWRc_limit = 6574 
WTRc_limit = 1309 
RTWc_limit = 5416 
CCDLc_limit = 6593 
rwq = 0 
CCDLc_limit_alone = 6031 
WTRc_limit_alone = 1136 
RTWc_limit_alone = 5027 

Commands details: 
total_CMD = 181311 
n_nop = 167996 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4371 
n_act = 1546 
n_pre = 1530 
n_ref = 0 
n_req = 7523 
total_req = 10491 

Dual Bus Interface Util: 
issued_total_row = 3076 
issued_total_col = 10491 
Row_Bus_Util =  0.016965 
CoL_Bus_Util = 0.057862 
Either_Row_CoL_Bus_Util = 0.073437 
Issued_on_Two_Bus_Simul_Util = 0.001390 
issued_two_Eff = 0.018926 
queue_avg = 0.401774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.401774
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167829 n_act=1582 n_pre=1566 n_ref_event=0 n_req=7564 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4481 bw_util=0.05847
n_activity=69418 dram_eff=0.1527
bk0: 416a 177384i bk1: 408a 177532i bk2: 384a 177660i bk3: 384a 178244i bk4: 384a 178124i bk5: 384a 177904i bk6: 384a 177835i bk7: 384a 177867i bk8: 368a 177928i bk9: 368a 177698i bk10: 384a 177917i bk11: 384a 177929i bk12: 384a 177869i bk13: 384a 177421i bk14: 360a 177778i bk15: 360a 178403i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790851
Row_Buffer_Locality_read = 0.879085
Row_Buffer_Locality_write = 0.416898
Bank_Level_Parallism = 1.380249
Bank_Level_Parallism_Col = 1.310597
Bank_Level_Parallism_Ready = 1.090746
write_to_read_ratio_blp_rw_average = 0.512186
GrpLevelPara = 1.202049 

BW Util details:
bwutil = 0.058469 
total_CMD = 181311 
util_bw = 10601 
Wasted_Col = 21952 
Wasted_Row = 13125 
Idle = 135633 

BW Util Bottlenecks: 
RCDc_limit = 7998 
RCDWRc_limit = 6735 
WTRc_limit = 1396 
RTWc_limit = 5940 
CCDLc_limit = 6542 
rwq = 0 
CCDLc_limit_alone = 5886 
WTRc_limit_alone = 1179 
RTWc_limit_alone = 5501 

Commands details: 
total_CMD = 181311 
n_nop = 167829 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4481 
n_act = 1582 
n_pre = 1566 
n_ref = 0 
n_req = 7564 
total_req = 10601 

Dual Bus Interface Util: 
issued_total_row = 3148 
issued_total_col = 10601 
Row_Bus_Util =  0.017362 
CoL_Bus_Util = 0.058469 
Either_Row_CoL_Bus_Util = 0.074358 
Issued_on_Two_Bus_Simul_Util = 0.001473 
issued_two_Eff = 0.019804 
queue_avg = 0.404967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=29 avg=0.404967
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167758 n_act=1571 n_pre=1555 n_ref_event=0 n_req=7592 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4588 bw_util=0.05906
n_activity=70331 dram_eff=0.1523
bk0: 416a 177834i bk1: 408a 177648i bk2: 384a 178054i bk3: 384a 178159i bk4: 384a 177877i bk5: 384a 177988i bk6: 384a 177874i bk7: 384a 177955i bk8: 368a 177815i bk9: 368a 177669i bk10: 384a 177645i bk11: 384a 177960i bk12: 384a 177849i bk13: 384a 177805i bk14: 360a 178033i bk15: 360a 178440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.793072
Row_Buffer_Locality_read = 0.883987
Row_Buffer_Locality_write = 0.415082
Bank_Level_Parallism = 1.357736
Bank_Level_Parallism_Col = 1.293176
Bank_Level_Parallism_Ready = 1.088812
write_to_read_ratio_blp_rw_average = 0.514797
GrpLevelPara = 1.192013 

BW Util details:
bwutil = 0.059059 
total_CMD = 181311 
util_bw = 10708 
Wasted_Col = 21639 
Wasted_Row = 13290 
Idle = 135674 

BW Util Bottlenecks: 
RCDc_limit = 7631 
RCDWRc_limit = 6915 
WTRc_limit = 1313 
RTWc_limit = 5719 
CCDLc_limit = 6552 
rwq = 0 
CCDLc_limit_alone = 6029 
WTRc_limit_alone = 1159 
RTWc_limit_alone = 5350 

Commands details: 
total_CMD = 181311 
n_nop = 167758 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4588 
n_act = 1571 
n_pre = 1555 
n_ref = 0 
n_req = 7592 
total_req = 10708 

Dual Bus Interface Util: 
issued_total_row = 3126 
issued_total_col = 10708 
Row_Bus_Util =  0.017241 
CoL_Bus_Util = 0.059059 
Either_Row_CoL_Bus_Util = 0.074750 
Issued_on_Two_Bus_Simul_Util = 0.001550 
issued_two_Eff = 0.020733 
queue_avg = 0.408514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.408514
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=181311 n_nop=167851 n_act=1570 n_pre=1554 n_ref_event=0 n_req=7558 n_rd=6120 n_rd_L2_A=0 n_write=0 n_wr_bk=4480 bw_util=0.05846
n_activity=69573 dram_eff=0.1524
bk0: 416a 177410i bk1: 408a 177326i bk2: 384a 177820i bk3: 384a 178236i bk4: 384a 178058i bk5: 384a 178241i bk6: 384a 178164i bk7: 384a 177739i bk8: 368a 177793i bk9: 368a 177924i bk10: 384a 177590i bk11: 384a 177724i bk12: 384a 178069i bk13: 384a 178258i bk14: 360a 178123i bk15: 360a 178254i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792273
Row_Buffer_Locality_read = 0.883497
Row_Buffer_Locality_write = 0.404033
Bank_Level_Parallism = 1.364289
Bank_Level_Parallism_Col = 1.291593
Bank_Level_Parallism_Ready = 1.093868
write_to_read_ratio_blp_rw_average = 0.512719
GrpLevelPara = 1.190493 

BW Util details:
bwutil = 0.058463 
total_CMD = 181311 
util_bw = 10600 
Wasted_Col = 21697 
Wasted_Row = 13005 
Idle = 136009 

BW Util Bottlenecks: 
RCDc_limit = 7740 
RCDWRc_limit = 6937 
WTRc_limit = 1303 
RTWc_limit = 6168 
CCDLc_limit = 6437 
rwq = 0 
CCDLc_limit_alone = 5943 
WTRc_limit_alone = 1177 
RTWc_limit_alone = 5800 

Commands details: 
total_CMD = 181311 
n_nop = 167851 
Read = 6120 
Write = 0 
L2_Alloc = 0 
L2_WB = 4480 
n_act = 1570 
n_pre = 1554 
n_ref = 0 
n_req = 7558 
total_req = 10600 

Dual Bus Interface Util: 
issued_total_row = 3124 
issued_total_col = 10600 
Row_Bus_Util =  0.017230 
CoL_Bus_Util = 0.058463 
Either_Row_CoL_Bus_Util = 0.074237 
Issued_on_Two_Bus_Simul_Util = 0.001456 
issued_two_Eff = 0.019614 
queue_avg = 0.424254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.424254

========= L2 cache stats =========
L2_cache_bank[0]: Access = 9262, Miss = 8499, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 9253, Miss = 8498, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 9241, Miss = 8508, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 9218, Miss = 8510, Miss_rate = 0.923, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 9227, Miss = 8511, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 9234, Miss = 8485, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 9285, Miss = 8494, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9235, Miss = 8515, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 9285, Miss = 8500, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 9261, Miss = 8511, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 9267, Miss = 8462, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 9260, Miss = 8494, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9277, Miss = 8484, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 9243, Miss = 8473, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 9271, Miss = 8502, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9226, Miss = 8499, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 9256, Miss = 8519, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 9240, Miss = 8494, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 9269, Miss = 8511, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9250, Miss = 8515, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9248, Miss = 8479, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9246, Miss = 8505, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9242, Miss = 8490, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 9237, Miss = 8478, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 9254, Miss = 8506, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 9232, Miss = 8496, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 9264, Miss = 8487, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 9218, Miss = 8483, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 9259, Miss = 8490, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 9242, Miss = 8490, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 9250, Miss = 8505, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 9254, Miss = 8503, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 9255, Miss = 8504, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 9247, Miss = 8506, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 9241, Miss = 8500, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 9238, Miss = 8501, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 9255, Miss = 8497, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 9219, Miss = 8504, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 9218, Miss = 8500, Miss_rate = 0.922, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 9235, Miss = 8472, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 9215, Miss = 8491, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 9249, Miss = 8465, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 9266, Miss = 8493, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 9234, Miss = 8491, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 9279, Miss = 8510, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 9231, Miss = 8490, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 9235, Miss = 8486, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 9223, Miss = 8493, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 9228, Miss = 8495, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 9222, Miss = 8467, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 9260, Miss = 8496, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 9449, Miss = 8471, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 9226, Miss = 8501, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 9225, Miss = 8455, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 9249, Miss = 8493, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 9236, Miss = 8463, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 9248, Miss = 8504, Miss_rate = 0.920, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 9232, Miss = 8500, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 9235, Miss = 8467, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 9235, Miss = 8502, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 9248, Miss = 8481, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 9223, Miss = 8462, Miss_rate = 0.917, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 9232, Miss = 8503, Miss_rate = 0.921, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 9258, Miss = 8478, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 591852
L2_total_cache_misses = 543537
L2_total_cache_miss_rate = 0.9184
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 147030
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27047
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 151444
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196053
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 217308
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 374544
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3254252
icnt_total_pkts_simt_to_mem=3254252
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3254252
Req_Network_cycles = 241465
Req_Network_injected_packets_per_cycle =      13.4771 
Req_Network_conflicts_per_cycle =       1.1562
Req_Network_conflicts_per_cycle_util =       1.2876
Req_Bank_Level_Parallism =      15.0091
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8233
Req_Network_out_buffer_full_per_cycle =       0.0189
Req_Network_out_buffer_avg_util =      91.4885

Reply_Network_injected_packets_num = 3254252
Reply_Network_cycles = 241465
Reply_Network_injected_packets_per_cycle =       13.4771
Reply_Network_conflicts_per_cycle =        4.5125
Reply_Network_conflicts_per_cycle_util =       5.0685
Reply_Bank_Level_Parallism =      15.1377
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2303
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1685
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 46 sec (766 sec)
gpgpu_simulation_rate = 45273 (inst/sec)
gpgpu_simulation_rate = 315 (cycle/sec)
gpgpu_silicon_slowdown = 3593650x
