<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1035" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1035{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1035{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1035{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1035{left:122px;bottom:401px;}
#t5_1035{left:148px;bottom:403px;letter-spacing:-0.19px;word-spacing:-1.33px;}
#t6_1035{left:307px;bottom:403px;letter-spacing:-0.15px;word-spacing:-1.35px;}
#t7_1035{left:148px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_1035{left:122px;bottom:360px;}
#t9_1035{left:148px;bottom:362px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#ta_1035{left:148px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tb_1035{left:122px;bottom:319px;}
#tc_1035{left:148px;bottom:321px;letter-spacing:-0.15px;word-spacing:-1px;}
#td_1035{left:148px;bottom:304px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#te_1035{left:122px;bottom:277px;}
#tf_1035{left:148px;bottom:279px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#tg_1035{left:148px;bottom:263px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#th_1035{left:148px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_1035{left:122px;bottom:219px;}
#tj_1035{left:148px;bottom:221px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#tk_1035{left:148px;bottom:205px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tl_1035{left:148px;bottom:188px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_1035{left:122px;bottom:163px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tn_1035{left:122px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#to_1035{left:122px;bottom:130px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_1035{left:252px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#tq_1035{left:338px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#tr_1035{left:81px;bottom:1054px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#ts_1035{left:184px;bottom:1054px;letter-spacing:-0.14px;}
#tt_1035{left:81px;bottom:1025px;letter-spacing:-0.14px;}
#tu_1035{left:184px;bottom:1025px;letter-spacing:-0.11px;}
#tv_1035{left:184px;bottom:1008px;letter-spacing:-0.11px;}
#tw_1035{left:81px;bottom:979px;letter-spacing:-0.12px;}
#tx_1035{left:184px;bottom:979px;letter-spacing:-0.12px;}
#ty_1035{left:196px;bottom:958px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tz_1035{left:196px;bottom:941px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_1035{left:196px;bottom:924px;letter-spacing:-0.14px;word-spacing:0.04px;}
#t11_1035{left:196px;bottom:907px;letter-spacing:-0.15px;word-spacing:0.04px;}
#t12_1035{left:81px;bottom:878px;}
#t13_1035{left:184px;bottom:878px;letter-spacing:-0.13px;}
#t14_1035{left:196px;bottom:857px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t15_1035{left:196px;bottom:840px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t16_1035{left:184px;bottom:802px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_1035{left:81px;bottom:773px;}
#t18_1035{left:184px;bottom:773px;letter-spacing:-0.11px;}
#t19_1035{left:81px;bottom:744px;letter-spacing:-0.13px;}
#t1a_1035{left:184px;bottom:744px;letter-spacing:-0.11px;}
#t1b_1035{left:196px;bottom:723px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1c_1035{left:196px;bottom:706px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1d_1035{left:196px;bottom:689px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_1035{left:196px;bottom:672px;letter-spacing:-0.14px;word-spacing:0.03px;}
#t1f_1035{left:196px;bottom:655px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1g_1035{left:196px;bottom:639px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1h_1035{left:196px;bottom:622px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1i_1035{left:196px;bottom:605px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1j_1035{left:196px;bottom:588px;letter-spacing:-0.12px;}
#t1k_1035{left:184px;bottom:550px;letter-spacing:-0.12px;}
#t1l_1035{left:81px;bottom:521px;letter-spacing:-0.13px;}
#t1m_1035{left:184px;bottom:521px;letter-spacing:-0.12px;}
#t1n_1035{left:81px;bottom:492px;letter-spacing:-0.13px;}
#t1o_1035{left:184px;bottom:492px;letter-spacing:-0.13px;}
#t1p_1035{left:184px;bottom:470px;letter-spacing:-0.12px;}
#t1q_1035{left:81px;bottom:441px;letter-spacing:-0.13px;}
#t1r_1035{left:184px;bottom:441px;letter-spacing:-0.11px;}

.s1_1035{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1035{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1035{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_1035{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1035{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1035{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_1035{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1035" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1035Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1035" style="-webkit-user-select: none;"><object width="935" height="1210" data="1035/1035.svg" type="image/svg+xml" id="pdf1035" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1035" class="t s1_1035">Vol. 3C </span><span id="t2_1035" class="t s1_1035">28-7 </span>
<span id="t3_1035" class="t s2_1035">VM EXITS </span>
<span id="t4_1035" class="t s3_1035">• </span><span id="t5_1035" class="t s4_1035">For an APIC-access VM </span><span id="t6_1035" class="t s4_1035">exit caused by the MASKMOVQ instruction or the MASKMOVDQU instruction, the </span>
<span id="t7_1035" class="t s4_1035">access type is “data write during instruction execution.” </span>
<span id="t8_1035" class="t s3_1035">• </span><span id="t9_1035" class="t s4_1035">For an APIC-access VM exit caused by the MONITOR instruction, the access type is “data read during </span>
<span id="ta_1035" class="t s4_1035">instruction execution.” </span>
<span id="tb_1035" class="t s3_1035">• </span><span id="tc_1035" class="t s4_1035">For an APIC-access VM exit caused directly by an access to a linear address in the DS save area (BTS or </span>
<span id="td_1035" class="t s4_1035">PEBS), the access type is “linear access for monitoring.” </span>
<span id="te_1035" class="t s3_1035">• </span><span id="tf_1035" class="t s4_1035">For an APIC-access VM exit caused by a guest-physical access performed for an access to the DS save </span>
<span id="tg_1035" class="t s4_1035">area (e.g., to access a paging structure to translate a linear address), the access type is “guest-physical </span>
<span id="th_1035" class="t s4_1035">access for monitoring or trace.” </span>
<span id="ti_1035" class="t s3_1035">• </span><span id="tj_1035" class="t s4_1035">For an APIC-access VM exit caused by trace-address pre-translation (TAPT) when the “Intel PT uses </span>
<span id="tk_1035" class="t s4_1035">guest physical addresses” VM-execution control is 1, the access type is “guest-physical access for </span>
<span id="tl_1035" class="t s4_1035">monitoring or trace.” </span>
<span id="tm_1035" class="t s4_1035">Such a VM exit stores 1 for bit 31 for IDT-vectoring information field (see Section 28.2.4) if and only if it </span>
<span id="tn_1035" class="t s4_1035">sets bits 15:12 of the exit qualification to 0011b (linear access during event delivery) or 1010b (guest- </span>
<span id="to_1035" class="t s4_1035">physical access during event delivery). </span>
<span id="tp_1035" class="t s5_1035">Table 28-3. </span><span id="tq_1035" class="t s5_1035">Exit Qualification for Control-Register Accesses </span>
<span id="tr_1035" class="t s6_1035">Bit Positions </span><span id="ts_1035" class="t s6_1035">Contents </span>
<span id="tt_1035" class="t s7_1035">3:0 </span><span id="tu_1035" class="t s7_1035">Number of control register (0 for CLTS and LMSW). Bit 3 is always 0 on processors that do not support Intel 64 </span>
<span id="tv_1035" class="t s7_1035">architecture as they do not support CR8. </span>
<span id="tw_1035" class="t s7_1035">5:4 </span><span id="tx_1035" class="t s7_1035">Access type: </span>
<span id="ty_1035" class="t s7_1035">0 = MOV to CR </span>
<span id="tz_1035" class="t s7_1035">1 = MOV from CR </span>
<span id="t10_1035" class="t s7_1035">2 = CLTS </span>
<span id="t11_1035" class="t s7_1035">3 = LMSW </span>
<span id="t12_1035" class="t s7_1035">6 </span><span id="t13_1035" class="t s7_1035">LMSW operand type: </span>
<span id="t14_1035" class="t s7_1035">0 = register </span>
<span id="t15_1035" class="t s7_1035">1 = memory </span>
<span id="t16_1035" class="t s7_1035">For CLTS and MOV CR, cleared to 0 </span>
<span id="t17_1035" class="t s7_1035">7 </span><span id="t18_1035" class="t s7_1035">Not currently defined </span>
<span id="t19_1035" class="t s7_1035">11:8 </span><span id="t1a_1035" class="t s7_1035">For MOV CR, the general-purpose register: </span>
<span id="t1b_1035" class="t s7_1035">0 = RAX </span>
<span id="t1c_1035" class="t s7_1035">1 = RCX </span>
<span id="t1d_1035" class="t s7_1035">2 = RDX </span>
<span id="t1e_1035" class="t s7_1035">3 = RBX </span>
<span id="t1f_1035" class="t s7_1035">4 = RSP </span>
<span id="t1g_1035" class="t s7_1035">5 = RBP </span>
<span id="t1h_1035" class="t s7_1035">6 = RSI </span>
<span id="t1i_1035" class="t s7_1035">7 = RDI </span>
<span id="t1j_1035" class="t s7_1035">8–15 represent R8–R15, respectively (used only on processors that support Intel 64 architecture) </span>
<span id="t1k_1035" class="t s7_1035">For CLTS and LMSW, cleared to 0 </span>
<span id="t1l_1035" class="t s7_1035">15:12 </span><span id="t1m_1035" class="t s7_1035">Not currently defined </span>
<span id="t1n_1035" class="t s7_1035">31:16 </span><span id="t1o_1035" class="t s7_1035">For LMSW, the LMSW source data </span>
<span id="t1p_1035" class="t s7_1035">For CLTS and MOV CR, cleared to 0 </span>
<span id="t1q_1035" class="t s7_1035">63:32 </span><span id="t1r_1035" class="t s7_1035">Not currently defined. These bits exist only on processors that support Intel 64 architecture. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
