

================================================================
== Vivado HLS Report for 'p_memmove'
================================================================
* Date:           Sat Jun  3 22:30:13 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_i)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.66ns
ST_1: empty (3)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([64 x i8]* %dst, [1 x i8]* @p_str12, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str12, i32 -1, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12, [1 x i8]* @p_str12)

ST_1: StgValue_5 (4)  [1/1] 0.66ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:1  br label %1


 <State 2>: 1.11ns
ST_2: i_i (6)  [1/1] 0.00ns
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

ST_2: exitcond_i (7)  [1/1] 0.71ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:1  %exitcond_i = icmp eq i6 %i_i, -32

ST_2: empty_244 (8)  [1/1] 0.00ns
:2  %empty_244 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_2: i (9)  [1/1] 1.11ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:3  %i = add i6 %i_i, 1

ST_2: StgValue_10 (10)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:4  br i1 %exitcond_i, label %_memcpy.1.exit, label %2

ST_2: tmp_i (12)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:0  %tmp_i = zext i6 %i_i to i64

ST_2: src_addr (13)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:1  %src_addr = getelementptr [32 x i8]* %src, i64 0, i64 %tmp_i

ST_2: src_load (14)  [2/2] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:2  %src_load = load i8* %src_addr, align 1

ST_2: StgValue_14 (21)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:36
_memcpy.1.exit:0  ret void


 <State 3>: 1.35ns
ST_3: src_load (14)  [1/2] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:2  %src_load = load i8* %src_addr, align 1

ST_3: sum_i (15)  [1/1] 0.05ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:3  %sum_i = xor i6 %i_i, -32

ST_3: sum_i_cast (16)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:4  %sum_i_cast = zext i6 %sum_i to i64

ST_3: dst_addr (17)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:5  %dst_addr = getelementptr [64 x i8]* %dst, i64 0, i64 %sum_i_cast

ST_3: StgValue_19 (18)  [1/1] 0.68ns  loc: ed25519_ref/src/sign.c:16->ed25519_ref/src/sign.c:35
:6  store i8 %src_load, i8* %dst_addr, align 1

ST_3: StgValue_20 (19)  [1/1] 0.00ns  loc: ed25519_ref/src/sign.c:15->ed25519_ref/src/sign.c:35
:7  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty       (specmemcore      ) [ 0000]
StgValue_5  (br               ) [ 0111]
i_i         (phi              ) [ 0011]
exitcond_i  (icmp             ) [ 0011]
empty_244   (speclooptripcount) [ 0000]
i           (add              ) [ 0111]
StgValue_10 (br               ) [ 0000]
tmp_i       (zext             ) [ 0000]
src_addr    (getelementptr    ) [ 0001]
StgValue_14 (ret              ) [ 0000]
src_load    (load             ) [ 0000]
sum_i       (xor              ) [ 0000]
sum_i_cast  (zext             ) [ 0000]
dst_addr    (getelementptr    ) [ 0000]
StgValue_19 (store            ) [ 0000]
StgValue_20 (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="src_addr_gep_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="8" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="0" index="2" bw="6" slack="0"/>
<pin id="28" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/2 "/>
</bind>
</comp>

<comp id="31" class="1004" name="grp_access_fu_31">
<pin_list>
<pin id="32" dir="0" index="0" bw="5" slack="0"/>
<pin id="33" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="34" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 "/>
</bind>
</comp>

<comp id="36" class="1004" name="dst_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="6" slack="0"/>
<pin id="40" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/3 "/>
</bind>
</comp>

<comp id="43" class="1004" name="StgValue_19_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="6" slack="0"/>
<pin id="45" dir="0" index="1" bw="8" slack="0"/>
<pin id="46" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_19/3 "/>
</bind>
</comp>

<comp id="49" class="1005" name="i_i_reg_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="6" slack="1"/>
<pin id="51" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="53" class="1004" name="i_i_phi_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="1" slack="1"/>
<pin id="55" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="6" slack="0"/>
<pin id="57" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="61" class="1004" name="exitcond_i_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="6" slack="0"/>
<pin id="63" dir="0" index="1" bw="6" slack="0"/>
<pin id="64" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="i_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="tmp_i_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="6" slack="0"/>
<pin id="75" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sum_i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="0" index="1" bw="6" slack="0"/>
<pin id="81" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sum_i/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sum_i_cast_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="6" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/3 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="97" class="1005" name="src_addr_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="5" slack="1"/>
<pin id="99" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="30"><net_src comp="22" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="24" pin="3"/><net_sink comp="31" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="22" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="47"><net_src comp="31" pin="2"/><net_sink comp="43" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="59"><net_src comp="49" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="60"><net_src comp="53" pin="4"/><net_sink comp="49" pin=0"/></net>

<net id="65"><net_src comp="53" pin="4"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="71"><net_src comp="53" pin="4"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="53" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="77"><net_src comp="73" pin="1"/><net_sink comp="24" pin=2"/></net>

<net id="82"><net_src comp="49" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="95"><net_src comp="67" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="100"><net_src comp="24" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="31" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: _memmove : src | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_i : 1
		i : 1
		StgValue_10 : 2
		tmp_i : 1
		src_addr : 2
		src_load : 3
	State 3
		dst_addr : 1
		StgValue_19 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |      i_fu_67     |    0    |    15   |
|----------|------------------|---------|---------|
|    xor   |    sum_i_fu_78   |    0    |    6    |
|----------|------------------|---------|---------|
|   icmp   | exitcond_i_fu_61 |    0    |    3    |
|----------|------------------|---------|---------|
|   zext   |    tmp_i_fu_73   |    0    |    0    |
|          | sum_i_cast_fu_84 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    24   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|   i_i_reg_49  |    6   |
|    i_reg_92   |    6   |
|src_addr_reg_97|    5   |
+---------------+--------+
|     Total     |   17   |
+---------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_31 |  p0  |   2  |   5  |   10   ||    9    |
|    i_i_reg_49    |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  1.312  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   18   |
|  Register |    -   |   17   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   17   |   42   |
+-----------+--------+--------+--------+
