version 3
C:/Documents and Settings/s169s4b1/Desktop/Experiment7/Procedure4.vhd
Procedure4
VHDL
VHDL
C:/Documents and Settings/s169s4b1/Desktop/Experiment7/test.xwv
Comb
50000000
50000000
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
A_equals_B_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
9987775229
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
