# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1a.srcs/sources_1/imports/Module1/clkdivider.vhd" \
"../../../../lab1a.srcs/sources_1/new/toplevel.vhd" \
"../../../../lab1a.srcs/sim_1/new/tb_toplevel.vhd" \

# Do not sort compile order
nosort
