verilog xil_defaultlib --include "../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/b65a" --include "../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/ec67/hdl" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/rgbpwm.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/sevensegment.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/src/debounce.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0_S00_AXI.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/5bf9/hdl/nexys4IO_v2_0.v" \
"../../../bd/embsys/ip/embsys_nexys4IO_0_0/sim/embsys_nexys4IO_0_0.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/src/pmod_concat.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_pmod_bridge_0_0/sim/PmodENC_pmod_bridge_0_0.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_0/sim/PmodENC_xlslice_0_0.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_1/sim/PmodENC_xlslice_0_1.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_0_2/sim/PmodENC_xlslice_0_2.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlslice_t_0_0/sim/PmodENC_xlslice_t_0_0.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/src/PmodENC_xlconcat_0_0/sim/PmodENC_xlconcat_0_0.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/4239/src/PmodENC.v" \
"../../../bd/embsys/ip/embsys_PmodENC_0_0/sim/embsys_PmodENC_0_0.v" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/ip/PmodOLEDrgb_pmod_bridge_0_0/sim/PmodOLEDrgb_pmod_bridge_0_0.v" \
"../../../../ece544_proj_final.srcs/sources_1/bd/embsys/ipshared/d9e9/hdl/PmodOLEDrgb_v1_0.v" \
"../../../bd/embsys/ip/embsys_PmodOLEDrgb_0_0/sim/embsys_PmodOLEDrgb_0_0.v" \
"../../../bd/embsys/ip/embsys_microblaze_0_xlconcat_0/sim/embsys_microblaze_0_xlconcat_0.v" \
"../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/embsys/ip/embsys_clk_wiz_1_0/embsys_clk_wiz_1_0.v" \
"../../../bd/embsys/ip/embsys_xbar_0/sim/embsys_xbar_0.v" \
"../../../bd/embsys/ip/embsys_lmb_bram_0/sim/embsys_lmb_bram_0.v" \
"../../../bd/embsys/ipshared/6264/hdl/motor_measure_control_v1_0_S00_AXI.v" \
"../../../bd/embsys/ipshared/6264/src/Motor_control.v" \
"../../../bd/embsys/ipshared/6264/src/RPM_measure.v" \
"../../../bd/embsys/ipshared/6264/src/motor_wrapper.v" \
"../../../bd/embsys/ipshared/6264/hdl/motor_measure_control_v1_0.v" \
"../../../bd/embsys/ip/embsys_motor_measure_control_0_0/sim/embsys_motor_measure_control_0_0.v" \
"../../../bd/embsys/sim/embsys.v" \

verilog xil_defaultlib "glbl.v"

nosort
