Loading plugins phase: Elapsed time ==> 0s.268ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Cmod.analog_0" on TopDesign is unconnected.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_285)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_283.1)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_284)

ADD: sdb.M0065: information: Analog terminal "Ref1.analog_0" on TopDesign is unconnected.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_283)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_278.1)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_282)

ADD: sdb.M0065: information: Analog terminal "Sar1.analog_0" on TopDesign is unconnected.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_282)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_277.1)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_281)

ADD: sdb.M0065: information: Analog terminal "Ref0.analog_0" on TopDesign is unconnected.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_281)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_276.1)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_280)

ADD: sdb.M0065: information: Analog terminal "Sar0.analog_0" on TopDesign is unconnected.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Signal: Net_280)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_275.1)
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch (Shape_279)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.420ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.240ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 09 13:51:38 2018


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 09 13:51:39 2018

Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Design01.v (line 2775, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
Design01.v (line 3054, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 09 13:51:39 2018

Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 09 13:51:40 2018

Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_1003
	Net_1002
	Net_619
	Net_387
	Net_388
	Net_389
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\BasicCounter_2:MODULE_1:b_31\
	\BasicCounter_2:MODULE_1:b_30\
	\BasicCounter_2:MODULE_1:b_29\
	\BasicCounter_2:MODULE_1:b_28\
	\BasicCounter_2:MODULE_1:b_27\
	\BasicCounter_2:MODULE_1:b_26\
	\BasicCounter_2:MODULE_1:b_25\
	\BasicCounter_2:MODULE_1:b_24\
	\BasicCounter_2:MODULE_1:b_23\
	\BasicCounter_2:MODULE_1:b_22\
	\BasicCounter_2:MODULE_1:b_21\
	\BasicCounter_2:MODULE_1:b_20\
	\BasicCounter_2:MODULE_1:b_19\
	\BasicCounter_2:MODULE_1:b_18\
	\BasicCounter_2:MODULE_1:b_17\
	\BasicCounter_2:MODULE_1:b_16\
	\BasicCounter_2:MODULE_1:b_15\
	\BasicCounter_2:MODULE_1:b_14\
	\BasicCounter_2:MODULE_1:b_13\
	\BasicCounter_2:MODULE_1:b_12\
	\BasicCounter_2:MODULE_1:b_11\
	\BasicCounter_2:MODULE_1:b_10\
	\BasicCounter_2:MODULE_1:b_9\
	\BasicCounter_2:MODULE_1:b_8\
	\BasicCounter_2:MODULE_1:b_7\
	\BasicCounter_2:MODULE_1:b_6\
	\BasicCounter_2:MODULE_1:b_5\
	\BasicCounter_2:MODULE_1:b_4\
	\BasicCounter_2:MODULE_1:b_3\
	\BasicCounter_2:MODULE_1:b_2\
	\BasicCounter_2:MODULE_1:b_1\
	\BasicCounter_2:MODULE_1:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:a_31\
	\BasicCounter_2:MODULE_1:g2:a0:a_30\
	\BasicCounter_2:MODULE_1:g2:a0:a_29\
	\BasicCounter_2:MODULE_1:g2:a0:a_28\
	\BasicCounter_2:MODULE_1:g2:a0:a_27\
	\BasicCounter_2:MODULE_1:g2:a0:a_26\
	\BasicCounter_2:MODULE_1:g2:a0:a_25\
	\BasicCounter_2:MODULE_1:g2:a0:a_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_31\
	\BasicCounter_2:MODULE_1:g2:a0:b_30\
	\BasicCounter_2:MODULE_1:g2:a0:b_29\
	\BasicCounter_2:MODULE_1:g2:a0:b_28\
	\BasicCounter_2:MODULE_1:g2:a0:b_27\
	\BasicCounter_2:MODULE_1:g2:a0:b_26\
	\BasicCounter_2:MODULE_1:g2:a0:b_25\
	\BasicCounter_2:MODULE_1:g2:a0:b_24\
	\BasicCounter_2:MODULE_1:g2:a0:b_23\
	\BasicCounter_2:MODULE_1:g2:a0:b_22\
	\BasicCounter_2:MODULE_1:g2:a0:b_21\
	\BasicCounter_2:MODULE_1:g2:a0:b_20\
	\BasicCounter_2:MODULE_1:g2:a0:b_19\
	\BasicCounter_2:MODULE_1:g2:a0:b_18\
	\BasicCounter_2:MODULE_1:g2:a0:b_17\
	\BasicCounter_2:MODULE_1:g2:a0:b_16\
	\BasicCounter_2:MODULE_1:g2:a0:b_15\
	\BasicCounter_2:MODULE_1:g2:a0:b_14\
	\BasicCounter_2:MODULE_1:g2:a0:b_13\
	\BasicCounter_2:MODULE_1:g2:a0:b_12\
	\BasicCounter_2:MODULE_1:g2:a0:b_11\
	\BasicCounter_2:MODULE_1:g2:a0:b_10\
	\BasicCounter_2:MODULE_1:g2:a0:b_9\
	\BasicCounter_2:MODULE_1:g2:a0:b_8\
	\BasicCounter_2:MODULE_1:g2:a0:b_7\
	\BasicCounter_2:MODULE_1:g2:a0:b_6\
	\BasicCounter_2:MODULE_1:g2:a0:b_5\
	\BasicCounter_2:MODULE_1:g2:a0:b_4\
	\BasicCounter_2:MODULE_1:g2:a0:b_3\
	\BasicCounter_2:MODULE_1:g2:a0:b_2\
	\BasicCounter_2:MODULE_1:g2:a0:b_1\
	\BasicCounter_2:MODULE_1:g2:a0:b_0\
	\BasicCounter_2:MODULE_1:g2:a0:s_31\
	\BasicCounter_2:MODULE_1:g2:a0:s_30\
	\BasicCounter_2:MODULE_1:g2:a0:s_29\
	\BasicCounter_2:MODULE_1:g2:a0:s_28\
	\BasicCounter_2:MODULE_1:g2:a0:s_27\
	\BasicCounter_2:MODULE_1:g2:a0:s_26\
	\BasicCounter_2:MODULE_1:g2:a0:s_25\
	\BasicCounter_2:MODULE_1:g2:a0:s_24\
	\BasicCounter_2:MODULE_1:g2:a0:s_23\
	\BasicCounter_2:MODULE_1:g2:a0:s_22\
	\BasicCounter_2:MODULE_1:g2:a0:s_21\
	\BasicCounter_2:MODULE_1:g2:a0:s_20\
	\BasicCounter_2:MODULE_1:g2:a0:s_19\
	\BasicCounter_2:MODULE_1:g2:a0:s_18\
	\BasicCounter_2:MODULE_1:g2:a0:s_17\
	\BasicCounter_2:MODULE_1:g2:a0:s_16\
	\BasicCounter_2:MODULE_1:g2:a0:s_15\
	\BasicCounter_2:MODULE_1:g2:a0:s_14\
	\BasicCounter_2:MODULE_1:g2:a0:s_13\
	\BasicCounter_2:MODULE_1:g2:a0:s_12\
	\BasicCounter_2:MODULE_1:g2:a0:s_11\
	\BasicCounter_2:MODULE_1:g2:a0:s_10\
	\BasicCounter_2:MODULE_1:g2:a0:s_9\
	\BasicCounter_2:MODULE_1:g2:a0:s_8\
	\BasicCounter_2:MODULE_1:g2:a0:s_7\
	\BasicCounter_2:MODULE_1:g2:a0:s_6\
	\BasicCounter_2:MODULE_1:g2:a0:s_5\
	\BasicCounter_2:MODULE_1:g2:a0:s_4\
	\BasicCounter_2:MODULE_1:g2:a0:s_3\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\Sel_Gen:control_bus_7\
	\Sel_Gen:control_bus_6\
	\Sel_Gen:control_bus_5\
	\Sel_Gen:control_bus_4\
	\Sel_Gen:control_bus_3\
	Net_1512
	Net_1513
	Net_1514
	Net_1516
	Net_1517
	Net_1518
	Net_1519
	\ShiftReg_5:Net_1\
	\ShiftReg_5:Net_2\
	\ShiftReg_5:bSR:ctrl_f0_full\
	EN_CTR
	Net_1458
	\STOP_Reg:control_out_0\
	Net_1426
	Net_1427
	Net_1428
	Net_1430
	Net_1431
	Net_1432
	Net_1433
	\Timer_1:Net_260\
	Net_1624
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_1628
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\ShiftReg_6:Net_1\
	\ShiftReg_6:Net_2\
	\ShiftReg_6:bSR:ctrl_f0_full\
	\ShiftReg_7:Net_1\
	\ShiftReg_7:Net_2\
	\ShiftReg_7:bSR:ctrl_f0_full\
	\ShiftReg_8:Net_1\
	\ShiftReg_8:Net_2\
	\ShiftReg_8:bSR:ctrl_f0_full\
	CLK_GEN_Ext
	RST
	Net_1669
	Net_1670
	Net_1671
	Net_1672
	Net_1673
	Net_1674
	\MODULE_2:g1:a0:gx:u0:albi_1\
	\MODULE_2:g1:a0:gx:u0:agbi_1\
	\MODULE_2:g1:a0:gx:u0:lt_0\
	\MODULE_2:g1:a0:gx:u0:gt_0\
	\MODULE_2:g1:a0:gx:u0:lt_1\
	\MODULE_2:g1:a0:gx:u0:gt_1\
	\MODULE_2:g1:a0:gx:u0:lt_2\
	\MODULE_2:g1:a0:gx:u0:gt_2\
	\MODULE_2:g1:a0:gx:u0:lti_0\
	\MODULE_2:g1:a0:gx:u0:gti_0\
	\MODULE_2:g1:a0:gx:u0:albi_0\
	\MODULE_2:g1:a0:gx:u0:agbi_0\
	\MODULE_2:g1:a0:xneq\
	\MODULE_2:g1:a0:xlt\
	\MODULE_2:g1:a0:xlte\
	\MODULE_2:g1:a0:xgt\
	\MODULE_2:g1:a0:xgte\
	\MODULE_2:lt\
	\MODULE_2:gt\
	\MODULE_2:gte\
	\MODULE_2:lte\
	\MODULE_2:neq\
	\MODULE_3:g1:a0:gx:u0:albi_3\
	\MODULE_3:g1:a0:gx:u0:agbi_3\
	\MODULE_3:g1:a0:gx:u0:lt_6\
	\MODULE_3:g1:a0:gx:u0:gt_6\
	\MODULE_3:g1:a0:gx:u0:lti_2\
	\MODULE_3:g1:a0:gx:u0:gti_2\
	\MODULE_3:g1:a0:gx:u0:albi_2\
	\MODULE_3:g1:a0:gx:u0:agbi_2\
	\MODULE_3:g1:a0:gx:u0:albi_1\
	\MODULE_3:g1:a0:gx:u0:agbi_1\
	\MODULE_3:g1:a0:gx:u0:albi_0\
	\MODULE_3:g1:a0:gx:u0:agbi_0\
	\MODULE_3:g1:a0:xneq\
	\MODULE_3:g1:a0:xlt\
	\MODULE_3:g1:a0:xlte\
	\MODULE_3:g1:a0:xgt\
	\MODULE_3:g1:a0:xgte\
	\MODULE_3:lt\
	\MODULE_3:gt\
	\MODULE_3:gte\
	\MODULE_3:lte\
	\MODULE_3:neq\

    Synthesized names
	\BasicCounter_2:add_vi_vv_MODGEN_1_31\
	\BasicCounter_2:add_vi_vv_MODGEN_1_30\
	\BasicCounter_2:add_vi_vv_MODGEN_1_29\
	\BasicCounter_2:add_vi_vv_MODGEN_1_28\
	\BasicCounter_2:add_vi_vv_MODGEN_1_27\
	\BasicCounter_2:add_vi_vv_MODGEN_1_26\
	\BasicCounter_2:add_vi_vv_MODGEN_1_25\
	\BasicCounter_2:add_vi_vv_MODGEN_1_24\
	\BasicCounter_2:add_vi_vv_MODGEN_1_23\
	\BasicCounter_2:add_vi_vv_MODGEN_1_22\
	\BasicCounter_2:add_vi_vv_MODGEN_1_21\
	\BasicCounter_2:add_vi_vv_MODGEN_1_20\
	\BasicCounter_2:add_vi_vv_MODGEN_1_19\
	\BasicCounter_2:add_vi_vv_MODGEN_1_18\
	\BasicCounter_2:add_vi_vv_MODGEN_1_17\
	\BasicCounter_2:add_vi_vv_MODGEN_1_16\
	\BasicCounter_2:add_vi_vv_MODGEN_1_15\
	\BasicCounter_2:add_vi_vv_MODGEN_1_14\
	\BasicCounter_2:add_vi_vv_MODGEN_1_13\
	\BasicCounter_2:add_vi_vv_MODGEN_1_12\
	\BasicCounter_2:add_vi_vv_MODGEN_1_11\
	\BasicCounter_2:add_vi_vv_MODGEN_1_10\
	\BasicCounter_2:add_vi_vv_MODGEN_1_9\
	\BasicCounter_2:add_vi_vv_MODGEN_1_8\
	\BasicCounter_2:add_vi_vv_MODGEN_1_7\
	\BasicCounter_2:add_vi_vv_MODGEN_1_6\
	\BasicCounter_2:add_vi_vv_MODGEN_1_5\
	\BasicCounter_2:add_vi_vv_MODGEN_1_4\
	\BasicCounter_2:add_vi_vv_MODGEN_1_3\

Deleted 228 User equations/components.
Deleted 29 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \VDAC8_1:Net_81\ to \VDAC8_1:Net_83\
Aliasing \VDAC8_1:Net_82\ to \VDAC8_1:Net_83\
Aliasing zero to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vp_ctl_0\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vp_ctl_2\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vn_ctl_1\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vn_ctl_3\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vp_ctl_1\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vp_ctl_3\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vn_ctl_0\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:vn_ctl_2\ to \VDAC8_1:Net_83\
Aliasing \ADC_SAR_1:Net_381\ to \VDAC8_1:Net_83\
Aliasing one to tmpOE__In1_net_0
Aliasing \Upr1:clk\ to \VDAC8_1:Net_83\
Aliasing \Upr1:rst\ to \VDAC8_1:Net_83\
Aliasing tmpOE__SW2_EN_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__SW_C1_net_0 to tmpOE__In1_net_0
Aliasing Net_306 to tmpOE__In1_net_0
Aliasing tmpOE__SW_C2_net_0 to tmpOE__In1_net_0
Aliasing Net_53 to tmpOE__In1_net_0
Aliasing tmpOE__SW1_EN_net_0 to tmpOE__In1_net_0
Aliasing Net_572 to tmpOE__In1_net_0
Aliasing tmpOE__ButtonSW1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Led1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Pin_7_net_0 to tmpOE__In1_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__In1_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__In1_net_0
Aliasing tmpOE__Sar0_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Ref0_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Sar1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Ref1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__Cmod_net_0 to tmpOE__In1_net_0
Aliasing Net_1471 to \VDAC8_1:Net_83\
Aliasing Net_613 to tmpOE__In1_net_0
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_23\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_22\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_21\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_20\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_19\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_18\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_17\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_16\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_15\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_14\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_13\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_12\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_11\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_10\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_9\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_8\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_7\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_6\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_5\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_4\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:a_3\ to \VDAC8_1:Net_83\
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__In1_net_0
Aliasing Net_1484_2 to tmpOE__In1_net_0
Aliasing Net_1484_1 to tmpOE__In1_net_0
Aliasing Net_1484_0 to tmpOE__In1_net_0
Aliasing tmpOE__SW_1_net_2 to tmpOE__In1_net_0
Aliasing tmpOE__SW_1_net_1 to tmpOE__In1_net_0
Aliasing tmpOE__SW_1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__SW_2_net_2 to tmpOE__In1_net_0
Aliasing tmpOE__SW_2_net_1 to tmpOE__In1_net_0
Aliasing tmpOE__SW_2_net_0 to tmpOE__In1_net_0
Aliasing \Sel_Gen:clk\ to \VDAC8_1:Net_83\
Aliasing \Sel_Gen:rst\ to \VDAC8_1:Net_83\
Aliasing \PGA_Inv_1:Net_36\ to \VDAC8_1:Net_83\
Aliasing \PGA_Inv_1:Net_40\ to \VDAC8_1:Net_83\
Aliasing \PGA_Inv_1:Net_37\ to \VDAC8_1:Net_83\
Aliasing \PGA_Inv_1:Net_38\ to \VDAC8_1:Net_83\
Aliasing \Stop_ADC:clk\ to \VDAC8_1:Net_83\
Aliasing \Stop_ADC:rst\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_5:bSR:status_2\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_5:bSR:status_1\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_5:bSR:reset\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_5:bSR:store\ to \VDAC8_1:Net_83\
Aliasing tmpOE__Out1_net_0 to tmpOE__In1_net_0
Aliasing tmpOE__GEN_ext_net_0 to tmpOE__In1_net_0
Aliasing \SWReg:status_7\ to \VDAC8_1:Net_83\
Aliasing \SWReg:status_6\ to \VDAC8_1:Net_83\
Aliasing \SWReg:status_5\ to \VDAC8_1:Net_83\
Aliasing \SWReg:status_4\ to \VDAC8_1:Net_83\
Aliasing \SWReg:status_3\ to \VDAC8_1:Net_83\
Aliasing \SWReg:status_2\ to \BasicCounter_2:MODIN1_2\
Aliasing \SWReg:status_1\ to \BasicCounter_2:MODIN1_1\
Aliasing \SWReg:status_0\ to \BasicCounter_2:MODIN1_0\
Aliasing \STOP_Reg:clk\ to \VDAC8_1:Net_83\
Aliasing \STOP_Reg:rst\ to \VDAC8_1:Net_83\
Aliasing Net_1623 to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__In1_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:status_5\ to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:status_4\ to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \ShiftReg_6:bSR:status_2\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_6:bSR:status_1\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_6:bSR:reset\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_6:bSR:store\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_7:bSR:status_2\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_7:bSR:status_1\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_7:bSR:reset\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_7:bSR:store\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_8:bSR:status_2\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_8:bSR:status_1\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_8:bSR:reset\ to \VDAC8_1:Net_83\
Aliasing \ShiftReg_8:bSR:store\ to \VDAC8_1:Net_83\
Aliasing \LUT_1:tmp__LUT_1_ins_0\ to \ShiftReg_5:Net_350\
Aliasing \Control_Reg_1:clk\ to \VDAC8_1:Net_83\
Aliasing \Control_Reg_1:rst\ to \VDAC8_1:Net_83\
Aliasing Net_871_6 to \VDAC8_1:Net_83\
Aliasing Net_871_5 to \VDAC8_1:Net_83\
Aliasing Net_871_4 to \VDAC8_1:Net_83\
Aliasing Net_871_3 to \VDAC8_1:Net_83\
Aliasing Net_871_2 to \VDAC8_1:Net_83\
Aliasing Net_871_1 to tmpOE__In1_net_0
Aliasing Net_871_0 to tmpOE__In1_net_0
Aliasing MODIN3_2 to \BasicCounter_2:MODIN1_2\
Aliasing MODIN3_1 to \BasicCounter_2:MODIN1_1\
Aliasing MODIN3_0 to \BasicCounter_2:MODIN1_0\
Aliasing \MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__In1_net_0
Aliasing \MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__In1_net_0
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to \VDAC8_1:Net_83\
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \ShiftReg_6:bSR:load_reg\\D\ to \ShiftReg_5:bSR:load_reg\\D\
Aliasing \ShiftReg_8:bSR:load_reg\\D\ to \ShiftReg_7:bSR:load_reg\\D\
Aliasing cydff_1D to \ShiftReg_7:Net_350\
Aliasing cydff_2D to \LUT_1:tmp__LUT_1_ins_2\
Removing Lhs of wire \VDAC8_1:Net_81\[2] = \VDAC8_1:Net_83\[1]
Removing Lhs of wire \VDAC8_1:Net_82\[3] = \VDAC8_1:Net_83\[1]
Removing Rhs of wire zero[4] = \VDAC8_1:Net_83\[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[13] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[14] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[15] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[16] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[17] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[18] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[19] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[20] = zero[4]
Removing Rhs of wire \ADC_SAR_1:Net_188\[23] = \ADC_SAR_1:Net_221\[24]
Removing Lhs of wire \ADC_SAR_1:Net_381\[56] = zero[4]
Removing Lhs of wire one[63] = tmpOE__In1_net_0[58]
Removing Lhs of wire \Upr1:clk\[65] = zero[4]
Removing Lhs of wire \Upr1:rst\[66] = zero[4]
Removing Rhs of wire Net_301[67] = \Upr1:control_out_0\[68]
Removing Rhs of wire Net_301[67] = \Upr1:control_0\[91]
Removing Rhs of wire Net_42[69] = \Upr1:control_out_1\[70]
Removing Rhs of wire Net_42[69] = \Upr1:control_1\[90]
Removing Lhs of wire tmpOE__SW2_EN_net_0[93] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_C1_net_0[99] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_306[100] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_C2_net_0[106] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_53[107] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW1_EN_net_0[113] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_572[118] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__ButtonSW1_net_0[120] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Led1_net_0[126] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Pin_7_net_0[132] = tmpOE__In1_net_0[58]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[153] = tmpOE__In1_net_0[58]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[160] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Sar0_net_0[207] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Ref0_net_0[214] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Sar1_net_0[221] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Ref1_net_0[228] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__Cmod_net_0[235] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_1471[243] = zero[4]
Removing Lhs of wire Net_613[244] = tmpOE__In1_net_0[58]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_2\[245] = \BasicCounter_2:MODULE_1:g2:a0:s_2\[407]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_1\[247] = \BasicCounter_2:MODULE_1:g2:a0:s_1\[408]
Removing Lhs of wire \BasicCounter_2:add_vi_vv_MODGEN_1_0\[249] = \BasicCounter_2:MODULE_1:g2:a0:s_0\[409]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_23\[290] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_22\[291] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_21\[292] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_20\[293] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_19\[294] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_18\[295] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_17\[296] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_16\[297] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_15\[298] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_14\[299] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_13\[300] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_12\[301] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_11\[302] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_10\[303] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_9\[304] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_8\[305] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_7\[306] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_6\[307] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_5\[308] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_4\[309] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_3\[310] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_2\[311] = \BasicCounter_2:MODIN1_2\[312]
Removing Lhs of wire \BasicCounter_2:MODIN1_2\[312] = SW1_2[242]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_1\[313] = \BasicCounter_2:MODIN1_1\[314]
Removing Lhs of wire \BasicCounter_2:MODIN1_1\[314] = SW1_1[246]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:a_0\[315] = \BasicCounter_2:MODIN1_0\[316]
Removing Lhs of wire \BasicCounter_2:MODIN1_0\[316] = SW1_0[248]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[447] = tmpOE__In1_net_0[58]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[448] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_1484_2[449] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_1484_1[450] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_1484_0[451] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_1_net_2[453] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_1_net_1[454] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_1_net_0[455] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_2_net_2[465] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_2_net_1[466] = tmpOE__In1_net_0[58]
Removing Lhs of wire tmpOE__SW_2_net_0[467] = tmpOE__In1_net_0[58]
Removing Lhs of wire \Sel_Gen:clk\[476] = zero[4]
Removing Lhs of wire \Sel_Gen:rst\[477] = zero[4]
Removing Rhs of wire ln_2[488] = \Sel_Gen:control_out_2\[489]
Removing Rhs of wire ln_2[488] = \Sel_Gen:control_2\[500]
Removing Rhs of wire ln_1[490] = \Sel_Gen:control_out_1\[491]
Removing Rhs of wire ln_1[490] = \Sel_Gen:control_1\[501]
Removing Rhs of wire ln_0[492] = \Sel_Gen:control_out_0\[493]
Removing Rhs of wire ln_0[492] = \Sel_Gen:control_0\[502]
Removing Lhs of wire \PGA_Inv_1:Net_36\[506] = zero[4]
Removing Lhs of wire \PGA_Inv_1:Net_40\[507] = zero[4]
Removing Lhs of wire \PGA_Inv_1:Net_37\[508] = zero[4]
Removing Lhs of wire \PGA_Inv_1:Net_38\[509] = zero[4]
Removing Lhs of wire \Stop_ADC:clk\[511] = zero[4]
Removing Lhs of wire \Stop_ADC:rst\[512] = zero[4]
Removing Rhs of wire Net_1522[513] = \Stop_ADC:control_out_0\[514]
Removing Rhs of wire Net_1522[513] = \Stop_ADC:control_0\[537]
Removing Lhs of wire \ShiftReg_5:Net_350\[538] = Net_660[539]
Removing Rhs of wire Net_660[539] = \ShiftReg_6:bSR:so_24_0\[992]
Removing Rhs of wire \ShiftReg_5:bSR:ctrl_clk_enable\[542] = \ShiftReg_5:bSR:control_0\[543]
Removing Lhs of wire \ShiftReg_5:bSR:status_2\[556] = zero[4]
Removing Rhs of wire \ShiftReg_5:bSR:status_0\[557] = \ShiftReg_5:bSR:final_load\[558]
Removing Lhs of wire \ShiftReg_5:bSR:status_1\[559] = zero[4]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[560] = \ShiftReg_5:bSR:f0_blk_stat_final\[561]
Removing Rhs of wire \ShiftReg_5:bSR:status_3\[560] = \ShiftReg_5:bSR:f0_blk_stat_24_2\[572]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[562] = \ShiftReg_5:bSR:f0_bus_stat_final\[563]
Removing Rhs of wire \ShiftReg_5:bSR:status_4\[562] = \ShiftReg_5:bSR:f0_bus_stat_24_2\[573]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[564] = \ShiftReg_5:bSR:f1_blk_stat_final\[565]
Removing Rhs of wire \ShiftReg_5:bSR:status_5\[564] = \ShiftReg_5:bSR:f1_blk_stat_24_2\[574]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[566] = \ShiftReg_5:bSR:f1_bus_stat_final\[567]
Removing Rhs of wire \ShiftReg_5:bSR:status_6\[566] = \ShiftReg_5:bSR:f1_bus_stat_24_2\[575]
Removing Rhs of wire Net_703[571] = cydff_3[1456]
Removing Lhs of wire \ShiftReg_5:bSR:reset\[577] = zero[4]
Removing Lhs of wire \ShiftReg_5:bSR:store\[578] = zero[4]
Removing Rhs of wire Net_667[703] = \ShiftReg_5:bSR:so_24_0\[590]
Removing Lhs of wire tmpOE__Out1_net_0[705] = tmpOE__In1_net_0[58]
Removing Rhs of wire Net_1529[712] = \Timer_1:Net_53\[762]
Removing Rhs of wire Net_1529[712] = \Timer_1:TimerUDB:tc_reg_i\[794]
Removing Rhs of wire Net_1175[713] = cmp_vv_vv_MODGEN_2[714]
Removing Rhs of wire Net_1175[713] = \MODULE_2:g1:a0:xeq\[1539]
Removing Rhs of wire Net_1175[713] = \MODULE_2:g1:a0:gx:u0:aeqb_1\[1526]
Removing Lhs of wire tmpOE__GEN_ext_net_0[716] = tmpOE__In1_net_0[58]
Removing Lhs of wire \SWReg:status_7\[720] = zero[4]
Removing Lhs of wire \SWReg:status_6\[721] = zero[4]
Removing Lhs of wire \SWReg:status_5\[722] = zero[4]
Removing Lhs of wire \SWReg:status_4\[723] = zero[4]
Removing Lhs of wire \SWReg:status_3\[724] = zero[4]
Removing Lhs of wire \SWReg:status_2\[725] = SW1_2[242]
Removing Lhs of wire \SWReg:status_1\[726] = SW1_1[246]
Removing Lhs of wire \SWReg:status_0\[727] = SW1_0[248]
Removing Lhs of wire \STOP_Reg:clk\[729] = zero[4]
Removing Lhs of wire \STOP_Reg:rst\[730] = zero[4]
Removing Lhs of wire Net_1623[758] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[776] = \Timer_1:TimerUDB:control_7\[768]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[778] = zero[4]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[787] = \Timer_1:TimerUDB:runmode_enable\[799]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[788] = \Timer_1:TimerUDB:hwEnable\[789]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[788] = \Timer_1:TimerUDB:control_7\[768]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[791] = tmpOE__In1_net_0[58]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[793] = \Timer_1:TimerUDB:status_tc\[790]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[798] = \Timer_1:TimerUDB:capt_fifo_load\[786]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[801] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[802] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[803] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[804] = \Timer_1:TimerUDB:status_tc\[790]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[805] = \Timer_1:TimerUDB:capt_fifo_load\[786]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[806] = \Timer_1:TimerUDB:fifo_full\[807]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[808] = \Timer_1:TimerUDB:fifo_nempty\[809]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[811] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[812] = \Timer_1:TimerUDB:trig_reg\[800]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[813] = \Timer_1:TimerUDB:per_zero\[792]
Removing Lhs of wire \ShiftReg_6:Net_350\[943] = Net_667[703]
Removing Rhs of wire \ShiftReg_6:bSR:ctrl_clk_enable\[946] = \ShiftReg_6:bSR:control_0\[947]
Removing Lhs of wire \ShiftReg_6:bSR:status_2\[959] = zero[4]
Removing Rhs of wire \ShiftReg_6:bSR:status_0\[960] = \ShiftReg_6:bSR:final_load\[961]
Removing Lhs of wire \ShiftReg_6:bSR:status_1\[962] = zero[4]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[963] = \ShiftReg_6:bSR:f0_blk_stat_final\[964]
Removing Rhs of wire \ShiftReg_6:bSR:status_3\[963] = \ShiftReg_6:bSR:f0_blk_stat_24_2\[974]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[965] = \ShiftReg_6:bSR:f0_bus_stat_final\[966]
Removing Rhs of wire \ShiftReg_6:bSR:status_4\[965] = \ShiftReg_6:bSR:f0_bus_stat_24_2\[975]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[967] = \ShiftReg_6:bSR:f1_blk_stat_final\[968]
Removing Rhs of wire \ShiftReg_6:bSR:status_5\[967] = \ShiftReg_6:bSR:f1_blk_stat_24_2\[976]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[969] = \ShiftReg_6:bSR:f1_bus_stat_final\[970]
Removing Rhs of wire \ShiftReg_6:bSR:status_6\[969] = \ShiftReg_6:bSR:f1_bus_stat_24_2\[977]
Removing Lhs of wire \ShiftReg_6:bSR:reset\[979] = zero[4]
Removing Lhs of wire \ShiftReg_6:bSR:store\[980] = zero[4]
Removing Lhs of wire \ShiftReg_7:Net_350\[1105] = Net_697[1106]
Removing Rhs of wire Net_697[1106] = \LUT_1:tmp__LUT_1_reg_0\[1439]
Removing Rhs of wire \ShiftReg_7:bSR:ctrl_clk_enable\[1109] = \ShiftReg_7:bSR:control_0\[1110]
Removing Lhs of wire \ShiftReg_7:bSR:status_2\[1122] = zero[4]
Removing Rhs of wire \ShiftReg_7:bSR:status_0\[1123] = \ShiftReg_7:bSR:final_load\[1124]
Removing Lhs of wire \ShiftReg_7:bSR:status_1\[1125] = zero[4]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[1126] = \ShiftReg_7:bSR:f0_blk_stat_final\[1127]
Removing Rhs of wire \ShiftReg_7:bSR:status_3\[1126] = \ShiftReg_7:bSR:f0_blk_stat_24_2\[1138]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[1128] = \ShiftReg_7:bSR:f0_bus_stat_final\[1129]
Removing Rhs of wire \ShiftReg_7:bSR:status_4\[1128] = \ShiftReg_7:bSR:f0_bus_stat_24_2\[1139]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[1130] = \ShiftReg_7:bSR:f1_blk_stat_final\[1131]
Removing Rhs of wire \ShiftReg_7:bSR:status_5\[1130] = \ShiftReg_7:bSR:f1_blk_stat_24_2\[1140]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[1132] = \ShiftReg_7:bSR:f1_bus_stat_final\[1133]
Removing Rhs of wire \ShiftReg_7:bSR:status_6\[1132] = \ShiftReg_7:bSR:f1_bus_stat_24_2\[1141]
Removing Rhs of wire Net_917[1137] = cydff_4[1493]
Removing Lhs of wire \ShiftReg_7:bSR:reset\[1143] = zero[4]
Removing Lhs of wire \ShiftReg_7:bSR:store\[1144] = zero[4]
Removing Rhs of wire Net_679[1269] = \ShiftReg_7:bSR:so_24_0\[1156]
Removing Lhs of wire \ShiftReg_8:Net_350\[1270] = Net_679[1269]
Removing Rhs of wire \ShiftReg_8:bSR:ctrl_clk_enable\[1273] = \ShiftReg_8:bSR:control_0\[1274]
Removing Lhs of wire \ShiftReg_8:bSR:status_2\[1286] = zero[4]
Removing Rhs of wire \ShiftReg_8:bSR:status_0\[1287] = \ShiftReg_8:bSR:final_load\[1288]
Removing Lhs of wire \ShiftReg_8:bSR:status_1\[1289] = zero[4]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[1290] = \ShiftReg_8:bSR:f0_blk_stat_final\[1291]
Removing Rhs of wire \ShiftReg_8:bSR:status_3\[1290] = \ShiftReg_8:bSR:f0_blk_stat_24_2\[1301]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[1292] = \ShiftReg_8:bSR:f0_bus_stat_final\[1293]
Removing Rhs of wire \ShiftReg_8:bSR:status_4\[1292] = \ShiftReg_8:bSR:f0_bus_stat_24_2\[1302]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[1294] = \ShiftReg_8:bSR:f1_blk_stat_final\[1295]
Removing Rhs of wire \ShiftReg_8:bSR:status_5\[1294] = \ShiftReg_8:bSR:f1_blk_stat_24_2\[1303]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[1296] = \ShiftReg_8:bSR:f1_bus_stat_final\[1297]
Removing Rhs of wire \ShiftReg_8:bSR:status_6\[1296] = \ShiftReg_8:bSR:f1_bus_stat_24_2\[1304]
Removing Lhs of wire \ShiftReg_8:bSR:reset\[1306] = zero[4]
Removing Lhs of wire \ShiftReg_8:bSR:store\[1307] = zero[4]
Removing Rhs of wire Net_698[1432] = \ShiftReg_8:bSR:so_24_0\[1319]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_2\[1433] = Net_686[1434]
Removing Rhs of wire Net_686[1434] = \LUT_1:tmp__LUT_1_reg_1\[1438]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_1\[1435] = Net_698[1432]
Removing Lhs of wire \LUT_1:tmp__LUT_1_ins_0\[1436] = Net_660[539]
Removing Rhs of wire Net_860[1457] = \Control_Reg_1:control_out_0\[1462]
Removing Rhs of wire Net_860[1457] = \Control_Reg_1:control_0\[1485]
Removing Rhs of wire Net_896[1458] = cmp_vv_vv_MODGEN_3[1459]
Removing Rhs of wire Net_896[1458] = \MODULE_3:g1:a0:xeq\[1655]
Removing Rhs of wire Net_896[1458] = \MODULE_3:g1:a0:gx:u0:aeqb_1\[1622]
Removing Lhs of wire \Control_Reg_1:clk\[1460] = zero[4]
Removing Lhs of wire \Control_Reg_1:rst\[1461] = zero[4]
Removing Rhs of wire Net_914[1463] = \Control_Reg_1:control_out_1\[1464]
Removing Rhs of wire Net_914[1463] = \Control_Reg_1:control_1\[1484]
Removing Lhs of wire Net_871_6[1486] = zero[4]
Removing Lhs of wire Net_871_5[1487] = zero[4]
Removing Lhs of wire Net_871_4[1488] = zero[4]
Removing Lhs of wire Net_871_3[1489] = zero[4]
Removing Lhs of wire Net_871_2[1490] = zero[4]
Removing Lhs of wire Net_871_1[1491] = tmpOE__In1_net_0[58]
Removing Lhs of wire Net_871_0[1492] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_2:g1:a0:newa_2\[1494] = MODIN2_2[1495]
Removing Lhs of wire MODIN2_2[1495] = ln_2[488]
Removing Lhs of wire \MODULE_2:g1:a0:newa_1\[1496] = MODIN2_1[1497]
Removing Lhs of wire MODIN2_1[1497] = ln_1[490]
Removing Lhs of wire \MODULE_2:g1:a0:newa_0\[1498] = MODIN2_0[1499]
Removing Lhs of wire MODIN2_0[1499] = ln_0[492]
Removing Lhs of wire \MODULE_2:g1:a0:newb_2\[1500] = SW1_2[242]
Removing Lhs of wire MODIN3_2[1501] = SW1_2[242]
Removing Lhs of wire \MODULE_2:g1:a0:newb_1\[1502] = SW1_1[246]
Removing Lhs of wire MODIN3_1[1503] = SW1_1[246]
Removing Lhs of wire \MODULE_2:g1:a0:newb_0\[1504] = SW1_0[248]
Removing Lhs of wire MODIN3_0[1505] = SW1_0[248]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_2\[1506] = ln_2[488]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_1\[1507] = ln_1[490]
Removing Lhs of wire \MODULE_2:g1:a0:dataa_0\[1508] = ln_0[492]
Removing Lhs of wire \MODULE_2:g1:a0:datab_2\[1509] = SW1_2[242]
Removing Lhs of wire \MODULE_2:g1:a0:datab_1\[1510] = SW1_1[246]
Removing Lhs of wire \MODULE_2:g1:a0:datab_0\[1511] = SW1_0[248]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_2\[1512] = ln_2[488]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_1\[1513] = ln_1[490]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:a_0\[1514] = ln_0[492]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_2\[1515] = SW1_2[242]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_1\[1516] = SW1_1[246]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:b_0\[1517] = SW1_0[248]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:aeqb_0\[1521] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eq_0\[1522] = \MODULE_2:g1:a0:gx:u0:xnor_array_0\[1520]
Removing Lhs of wire \MODULE_2:g1:a0:gx:u0:eqi_0\[1525] = \MODULE_2:g1:a0:gx:u0:eq_2\[1524]
Removing Lhs of wire \MODULE_3:g1:a0:newa_6\[1550] = MODIN4_6[1551]
Removing Lhs of wire MODIN4_6[1551] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:newa_5\[1552] = MODIN4_5[1553]
Removing Lhs of wire MODIN4_5[1553] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:newa_4\[1554] = MODIN4_4[1555]
Removing Lhs of wire MODIN4_4[1555] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:newa_3\[1556] = MODIN4_3[1557]
Removing Lhs of wire MODIN4_3[1557] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:newa_2\[1558] = MODIN4_2[1559]
Removing Lhs of wire MODIN4_2[1559] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:newa_1\[1560] = MODIN4_1[1561]
Removing Lhs of wire MODIN4_1[1561] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:newa_0\[1562] = MODIN4_0[1563]
Removing Lhs of wire MODIN4_0[1563] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:newb_6\[1564] = MODIN5_6[1565]
Removing Lhs of wire MODIN5_6[1565] = Net_872_6[1448]
Removing Lhs of wire \MODULE_3:g1:a0:newb_5\[1566] = MODIN5_5[1567]
Removing Lhs of wire MODIN5_5[1567] = Net_872_5[1449]
Removing Lhs of wire \MODULE_3:g1:a0:newb_4\[1568] = MODIN5_4[1569]
Removing Lhs of wire MODIN5_4[1569] = Net_872_4[1450]
Removing Lhs of wire \MODULE_3:g1:a0:newb_3\[1570] = MODIN5_3[1571]
Removing Lhs of wire MODIN5_3[1571] = Net_872_3[1451]
Removing Lhs of wire \MODULE_3:g1:a0:newb_2\[1572] = MODIN5_2[1573]
Removing Lhs of wire MODIN5_2[1573] = Net_872_2[1452]
Removing Lhs of wire \MODULE_3:g1:a0:newb_1\[1574] = MODIN5_1[1575]
Removing Lhs of wire MODIN5_1[1575] = Net_872_1[1453]
Removing Lhs of wire \MODULE_3:g1:a0:newb_0\[1576] = MODIN5_0[1577]
Removing Lhs of wire MODIN5_0[1577] = Net_872_0[1454]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_6\[1578] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_5\[1579] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_4\[1580] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_3\[1581] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_2\[1582] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_1\[1583] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:dataa_0\[1584] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:datab_6\[1585] = Net_872_6[1448]
Removing Lhs of wire \MODULE_3:g1:a0:datab_5\[1586] = Net_872_5[1449]
Removing Lhs of wire \MODULE_3:g1:a0:datab_4\[1587] = Net_872_4[1450]
Removing Lhs of wire \MODULE_3:g1:a0:datab_3\[1588] = Net_872_3[1451]
Removing Lhs of wire \MODULE_3:g1:a0:datab_2\[1589] = Net_872_2[1452]
Removing Lhs of wire \MODULE_3:g1:a0:datab_1\[1590] = Net_872_1[1453]
Removing Lhs of wire \MODULE_3:g1:a0:datab_0\[1591] = Net_872_0[1454]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_6\[1592] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_5\[1593] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_4\[1594] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_3\[1595] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_2\[1596] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_1\[1597] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:a_0\[1598] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_6\[1599] = Net_872_6[1448]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_5\[1600] = Net_872_5[1449]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_4\[1601] = Net_872_4[1450]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_3\[1602] = Net_872_3[1451]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_2\[1603] = Net_872_2[1452]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_1\[1604] = Net_872_1[1453]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:b_0\[1605] = Net_872_0[1454]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:aeqb_0\[1613] = tmpOE__In1_net_0[58]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eq_0\[1614] = \MODULE_3:g1:a0:gx:u0:xnor_array_0\[1612]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:eqi_0\[1621] = \MODULE_3:g1:a0:gx:u0:eq_6\[1620]
Removing Lhs of wire \ShiftReg_5:bSR:load_reg\\D\[1669] = Net_703[571]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[1670] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[1671] = \Timer_1:TimerUDB:status_tc\[790]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[1672] = \Timer_1:TimerUDB:control_7\[768]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[1673] = \Timer_1:TimerUDB:capt_fifo_load\[786]
Removing Lhs of wire \ShiftReg_6:bSR:load_reg\\D\[1674] = Net_703[571]
Removing Lhs of wire \ShiftReg_7:bSR:load_reg\\D\[1675] = Net_917[1137]
Removing Lhs of wire \ShiftReg_8:bSR:load_reg\\D\[1676] = Net_917[1137]
Removing Lhs of wire cydff_1D[1679] = Net_697[1106]
Removing Lhs of wire cydff_2D[1680] = Net_686[1434]
Removing Lhs of wire cydff_3D[1681] = Net_860[1457]
Removing Lhs of wire cydff_4D[1682] = Net_914[1463]

------------------------------------------------------
Aliased 0 equations, 317 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__In1_net_0' (cost = 0):
tmpOE__In1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (SW1_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:s_0\ <= (not SW1_0);

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not SW1_2 and not ln_2)
	OR (SW1_2 and ln_2));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not SW1_1 and not ln_1)
	OR (SW1_1 and ln_1));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not SW1_0 and not ln_0)
	OR (SW1_0 and ln_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not SW1_1 and not SW1_0 and not ln_1 and not ln_0)
	OR (not SW1_1 and not ln_1 and SW1_0 and ln_0)
	OR (not SW1_0 and not ln_0 and SW1_1 and ln_1)
	OR (SW1_1 and SW1_0 and ln_1 and ln_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_6\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_6\ <= (not Net_872_6);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_5\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_5\ <= (not Net_872_5);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_4\ <= (not Net_872_4);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_3\ <= (not Net_872_3);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_2\ <= (not Net_872_2);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_1\ <= (Net_872_1);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= (Net_872_0);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_1\ <= ((Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_2\ <= ((not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_3\ <= ((not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_4\ <= ((not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_5\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_5\ <= ((not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_3\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:lt_3\ <= (Net_872_3);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_3\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:gt_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_4\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:lt_4\ <= (Net_872_3
	OR Net_872_4);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_4\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:gt_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:lt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:gt_0\ <= (not Net_872_0);

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:lt_1\' (cost = 0):
\MODULE_3:g1:a0:gx:u0:lt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:gt_1\' (cost = 2):
\MODULE_3:g1:a0:gx:u0:gt_1\ <= (not Net_872_0
	OR not Net_872_1);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((SW1_1 and SW1_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_2:MODULE_1:g2:a0:s_1\ <= ((not SW1_0 and SW1_1)
	OR (not SW1_1 and SW1_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((SW1_2 and SW1_1 and SW1_0));

Note:  Expanding virtual equation for '\MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 8):
\MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not SW1_2 and not SW1_1 and not SW1_0 and not ln_2 and not ln_1 and not ln_0)
	OR (not SW1_2 and not SW1_1 and not ln_2 and not ln_1 and SW1_0 and ln_0)
	OR (not SW1_2 and not SW1_0 and not ln_2 and not ln_0 and SW1_1 and ln_1)
	OR (not SW1_2 and not ln_2 and SW1_1 and SW1_0 and ln_1 and ln_0)
	OR (not SW1_1 and not SW1_0 and not ln_1 and not ln_0 and SW1_2 and ln_2)
	OR (not SW1_1 and not ln_1 and SW1_2 and SW1_0 and ln_2 and ln_0)
	OR (not SW1_0 and not ln_0 and SW1_2 and SW1_1 and ln_2 and ln_1)
	OR (SW1_2 and SW1_1 and SW1_0 and ln_2 and ln_1 and ln_0));

Note:  Expanding virtual equation for '\MODULE_3:g1:a0:gx:u0:eq_6\' (cost = 1):
\MODULE_3:g1:a0:gx:u0:eq_6\ <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_1175' (cost = 8):
Net_1175 <= ((not SW1_2 and not SW1_1 and not SW1_0 and not ln_2 and not ln_1 and not ln_0)
	OR (not SW1_2 and not SW1_1 and not ln_2 and not ln_1 and SW1_0 and ln_0)
	OR (not SW1_2 and not SW1_0 and not ln_2 and not ln_0 and SW1_1 and ln_1)
	OR (not SW1_2 and not ln_2 and SW1_1 and SW1_0 and ln_1 and ln_0)
	OR (not SW1_1 and not SW1_0 and not ln_1 and not ln_0 and SW1_2 and ln_2)
	OR (not SW1_1 and not ln_1 and SW1_2 and SW1_0 and ln_2 and ln_0)
	OR (not SW1_0 and not ln_0 and SW1_2 and SW1_1 and ln_2 and ln_1)
	OR (SW1_2 and SW1_1 and SW1_0 and ln_2 and ln_1 and ln_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_2:MODULE_1:g2:a0:s_2\ <= ((not SW1_1 and SW1_2)
	OR (not SW1_0 and SW1_2)
	OR (not SW1_2 and SW1_1 and SW1_0));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_896' (cost = 1):
Net_896 <= ((not Net_872_6 and not Net_872_5 and not Net_872_4 and not Net_872_3 and not Net_872_2 and Net_872_1 and Net_872_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'CLK_ADC' (cost = 64):
CLK_ADC <= ((not SW1_2 and not SW1_1 and not SW1_0 and not ln_2 and not ln_1 and not ln_0 and Net_1522)
	OR (not SW1_2 and not SW1_1 and not ln_2 and not ln_1 and SW1_0 and ln_0 and Net_1522)
	OR (not SW1_2 and not SW1_0 and not ln_2 and not ln_0 and SW1_1 and ln_1 and Net_1522)
	OR (not SW1_2 and not ln_2 and SW1_1 and SW1_0 and ln_1 and ln_0 and Net_1522)
	OR (not SW1_1 and not SW1_0 and not ln_1 and not ln_0 and SW1_2 and ln_2 and Net_1522)
	OR (not SW1_1 and not ln_1 and SW1_2 and SW1_0 and ln_2 and ln_0 and Net_1522)
	OR (not SW1_0 and not ln_0 and SW1_2 and SW1_1 and ln_2 and ln_1 and Net_1522)
	OR (SW1_2 and SW1_1 and SW1_0 and ln_2 and ln_1 and ln_0 and Net_1522));

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \MODULE_3:g1:a0:gx:u0:gt_5\ to zero
Removing Lhs of wire \ADC_SAR_1:Net_188\[23] = \ADC_SAR_1:Net_376\[22]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[418] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[428] = zero[4]
Removing Lhs of wire \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[438] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[786] = zero[4]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[800] = \Timer_1:TimerUDB:control_7\[768]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:gt_5\[1636] = zero[4]
Removing Lhs of wire \MODULE_3:g1:a0:gx:u0:lt_2\[1647] = Net_872_2[1452]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.450ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.2686, Family: PSoC3, Started at: Monday, 09 April 2018 13:51:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_2:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_1\ kept \MODULE_3:g1:a0:gx:u0:lt_5\
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_1\ kept zero
    Removed wire end \MODULE_3:g1:a0:gx:u0:lti_0\ kept Net_872_2
    Removed wire end \MODULE_3:g1:a0:gx:u0:gti_0\ kept \MODULE_3:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\STOP_Reg:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \ShiftReg_5:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_6:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_7:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ShiftReg_8:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: GEN_ext(0):iocell.fb
        Effective Clock: GEN_ext(0):iocell.fb
        Enable Signal: True
    Routed Clock: \Count7_1:Counter7\:count7cell.tc
        Effective Clock: BUS_CLK
        Enable Signal: \Count7_1:Counter7\:count7cell.tc
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ShiftReg_8:bSR:load_reg\, Duplicate of \ShiftReg_7:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_8:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_8:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_6:bSR:load_reg\, Duplicate of \ShiftReg_5:bSR:load_reg\ 
    MacroCell: Name=\ShiftReg_6:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_6:bSR:load_reg\ (fanout=1)

    Removing \ShiftReg_8:bSR:status_0\, Duplicate of \ShiftReg_7:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_8:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_8:bSR:status_0\ (fanout=4)

    Removing \ShiftReg_6:bSR:status_0\, Duplicate of \ShiftReg_5:bSR:status_0\ 
    MacroCell: Name=\ShiftReg_6:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_6:bSR:status_0\ (fanout=4)

End removing duplicate macrocells: used 2 passes
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = In1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In1(0)__PA ,
            analog_term => Net_672 ,
            pad => In1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2_EN(0)__PA ,
            pin_input => Net_42 ,
            pad => SW2_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_C1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_C1(0)__PA ,
            pin_input => __ONE__ ,
            pad => SW_C1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_C2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_C2(0)__PA ,
            pin_input => __ONE__ ,
            pad => SW_C2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1_EN(0)__PA ,
            pin_input => Net_301 ,
            pad => SW1_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ButtonSW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ButtonSW1(0)__PA ,
            pad => ButtonSW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Led1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Led1(0)__PA ,
            pin_input => __ONE__ ,
            pad => Led1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_7(0)__PA ,
            pin_input => CLK_ADC ,
            pad => Pin_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Sar0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sar0(0)__PA ,
            pad => Sar0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ref0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ref0(0)__PA ,
            pad => Ref0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Sar1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Sar1(0)__PA ,
            pad => Sar1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Ref1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Ref1(0)__PA ,
            pad => Ref1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Cmod(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Cmod(0)__PA ,
            pad => Cmod(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_1(0)__PA ,
            pin_input => SW1_0 ,
            pad => SW_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_1(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_1(1)__PA ,
            pin_input => SW1_1 ,
            pad => SW_1(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_1(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_1(2)__PA ,
            pin_input => SW1_2 ,
            pad => SW_1(2)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_2(0)__PA ,
            pin_input => __ONE__ ,
            pad => SW_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_2(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_2(1)__PA ,
            pin_input => __ONE__ ,
            pad => SW_2(1)_PAD );
        Properties:
        {
        }

    Pin : Name = SW_2(2)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW_2(2)__PA ,
            pin_input => __ONE__ ,
            pad => SW_2(2)_PAD );
        Properties:
        {
        }

    Pin : Name = Out1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Out1(0)__PA ,
            analog_term => Net_1117 ,
            pad => Out1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GEN_ext(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => GEN_ext(0)__PA ,
            fb => Net_1043 ,
            pad => GEN_ext(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)

    MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)

    MacroCell: Name=CLK_ADC, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !SW1_2 * ln_2
            + SW1_2 * !ln_2
            + !SW1_1 * ln_1
            + SW1_1 * !ln_1
            + !SW1_0 * ln_0
            + SW1_0 * !ln_0
            + !Net_1522
        );
        Output = CLK_ADC (fanout=1)

    MacroCell: Name=Net_9, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !SW1_2 * ln_2
            + SW1_2 * !ln_2
            + !SW1_1 * ln_1
            + SW1_1 * !ln_1
            + !SW1_0 * ln_0
            + SW1_0 * !ln_0
            + !Net_1522
        );
        Output = Net_9 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)

    MacroCell: Name=SW1_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SW1_1 * SW1_0
        );
        Output = SW1_2 (fanout=4)

    MacroCell: Name=SW1_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SW1_0
        );
        Output = SW1_1 (fanout=5)

    MacroCell: Name=SW1_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = SW1_0 (fanout=6)

    MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_1529, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_1529 (fanout=1)

    MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)

    MacroCell: Name=Net_686, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=2)

    MacroCell: Name=Net_697, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=3)

    MacroCell: Name=Net_703, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)

    MacroCell: Name=Net_917, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            so_comb => Net_667 ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_660 ,
            f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
            chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            so_comb => Net_660 ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
            route_si => Net_667 ,
            f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
            chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            so_comb => Net_679 ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_697 ,
            f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
            chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            so_comb => Net_698 ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
            chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
        Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

    datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
            cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
            route_si => Net_679 ,
            f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
            f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
            f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
            f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
            chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SWReg:sts:sts_reg\
        PORT MAP (
            status_2 => SW1_2 ,
            status_1 => SW1_1 ,
            status_0 => SW1_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\ShiftReg_5:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_5:bSR:status_6\ ,
            status_5 => \ShiftReg_5:bSR:status_5\ ,
            status_4 => \ShiftReg_5:bSR:status_4\ ,
            status_3 => \ShiftReg_5:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_6:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_6:bSR:status_6\ ,
            status_5 => \ShiftReg_6:bSR:status_5\ ,
            status_4 => \ShiftReg_6:bSR:status_4\ ,
            status_3 => \ShiftReg_6:bSR:status_3\ ,
            status_0 => \ShiftReg_5:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_7:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_7:bSR:status_6\ ,
            status_5 => \ShiftReg_7:bSR:status_5\ ,
            status_4 => \ShiftReg_7:bSR:status_4\ ,
            status_3 => \ShiftReg_7:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ShiftReg_8:bSR:StsReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ShiftReg_8:bSR:status_6\ ,
            status_5 => \ShiftReg_8:bSR:status_5\ ,
            status_4 => \ShiftReg_8:bSR:status_4\ ,
            status_3 => \ShiftReg_8:bSR:status_3\ ,
            status_0 => \ShiftReg_7:bSR:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Upr1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Upr1:control_7\ ,
            control_6 => \Upr1:control_6\ ,
            control_5 => \Upr1:control_5\ ,
            control_4 => \Upr1:control_4\ ,
            control_3 => \Upr1:control_3\ ,
            control_2 => \Upr1:control_2\ ,
            control_1 => Net_42 ,
            control_0 => Net_301 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000011"
        }
        Clock Enable: True

    controlcell: Name =\Sel_Gen:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Sel_Gen:control_7\ ,
            control_6 => \Sel_Gen:control_6\ ,
            control_5 => \Sel_Gen:control_5\ ,
            control_4 => \Sel_Gen:control_4\ ,
            control_3 => \Sel_Gen:control_3\ ,
            control_2 => ln_2 ,
            control_1 => ln_1 ,
            control_0 => ln_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000010"
        }
        Clock Enable: True

    controlcell: Name =\Stop_ADC:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Stop_ADC:control_7\ ,
            control_6 => \Stop_ADC:control_6\ ,
            control_5 => \Stop_ADC:control_5\ ,
            control_4 => \Stop_ADC:control_4\ ,
            control_3 => \Stop_ADC:control_3\ ,
            control_2 => \Stop_ADC:control_2\ ,
            control_1 => \Stop_ADC:control_1\ ,
            control_0 => Net_1522 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_5:bSR:control_7\ ,
            control_6 => \ShiftReg_5:bSR:control_6\ ,
            control_5 => \ShiftReg_5:bSR:control_5\ ,
            control_4 => \ShiftReg_5:bSR:control_4\ ,
            control_3 => \ShiftReg_5:bSR:control_3\ ,
            control_2 => \ShiftReg_5:bSR:control_2\ ,
            control_1 => \ShiftReg_5:bSR:control_1\ ,
            control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_6:bSR:control_7\ ,
            control_6 => \ShiftReg_6:bSR:control_6\ ,
            control_5 => \ShiftReg_6:bSR:control_5\ ,
            control_4 => \ShiftReg_6:bSR:control_4\ ,
            control_3 => \ShiftReg_6:bSR:control_3\ ,
            control_2 => \ShiftReg_6:bSR:control_2\ ,
            control_1 => \ShiftReg_6:bSR:control_1\ ,
            control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_7:bSR:control_7\ ,
            control_6 => \ShiftReg_7:bSR:control_6\ ,
            control_5 => \ShiftReg_7:bSR:control_5\ ,
            control_4 => \ShiftReg_7:bSR:control_4\ ,
            control_3 => \ShiftReg_7:bSR:control_3\ ,
            control_2 => \ShiftReg_7:bSR:control_2\ ,
            control_1 => \ShiftReg_7:bSR:control_1\ ,
            control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ShiftReg_8:bSR:control_7\ ,
            control_6 => \ShiftReg_8:bSR:control_6\ ,
            control_5 => \ShiftReg_8:bSR:control_5\ ,
            control_4 => \ShiftReg_8:bSR:control_4\ ,
            control_3 => \ShiftReg_8:bSR:control_3\ ,
            control_2 => \ShiftReg_8:bSR:control_2\ ,
            control_1 => \ShiftReg_8:bSR:control_1\ ,
            control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => Net_914 ,
            control_0 => Net_860 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\Count7_1:Counter7\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            count_6 => Net_872_6 ,
            count_5 => Net_872_5 ,
            count_4 => Net_872_4 ,
            count_3 => Net_872_3 ,
            count_2 => Net_872_2 ,
            count_1 => Net_872_1 ,
            count_0 => Net_872_0 ,
            tc => Net_867 );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 0
            cy_route_ld = 0
        }
        Clock Polarity: Active Low
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_2\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_1\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_0\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SW_isr_1
        PORT MAP (
            interrupt => Net_1529 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   26 :   22 :   48 : 54.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    3 :   21 :   24 : 12.50 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :  176 :  192 :  8.33 %
  Unique P-terms              :   21 :  363 :  384 :  5.47 %
  Total P-terms               :   30 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    5 :      :      :        
  Control Cells               :   10 :   14 :   24 : 41.67 %
    Control Registers         :    9 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.187ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\codegentemp\Design01.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : ButtonSW1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Cmod(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : GEN_ext(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : In1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Led1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Out1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_7(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Ref0(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Ref1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SW1_EN(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SW2_EN(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW_1(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW_1(2) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SW_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SW_2(1) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SW_2(2) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW_C1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW_C2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sar0(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sar1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SC[3]@[FFB(SC,3)] : \PGA_Inv_1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1
Log: apr.M0058: The analog placement iterative improvement is 39% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 100% done. (App=cydsfit)
Analog Placement Results:
IO_2@[IOP=(2)][IoId=(2)] : ButtonSW1(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Cmod(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : GEN_ext(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : In1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Led1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Out1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Pin_7(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : Ref0(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : Ref1(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SW1_EN(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SW2_EN(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SW_1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SW_1(1) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SW_1(2) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SW_2(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SW_2(1) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SW_2(2) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SW_C1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SW_C2(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : Sar0(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Sar1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
SC[0]@[FFB(SC,0)] : \PGA_Inv_1:SC\
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\
Vref[1]@[FFB(Vref,1)] : vRef_1

Analog Placement phase: Elapsed time ==> 0s.678ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_672 {
    sc_0_vin
    agl7_x_sc_0_vin
    agl7
    agl7_x_p0_7
    p0_7
  }
  Net: Net_1117 {
    vidac_0_vout
    amuxbusl_x_vidac_0_vout
    amuxbusl
    amuxbusl_x_p0_5
    p0_5
  }
  Net: Net_1025 {
    sc_0_vout
    agl5_x_sc_0_vout
    agl5
    agl5_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: Net_673 {
    common_Vdda/2
    common_Vdda/2_x_comp_vref_vdda
    comp_vref_vdda
    abusl0_x_comp_vref_vdda
    abusl0
    abusl0_x_sc_0_vref
    sc_0_vref
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  sc_0_vin                                         -> Net_672
  agl7_x_sc_0_vin                                  -> Net_672
  agl7                                             -> Net_672
  agl7_x_p0_7                                      -> Net_672
  p0_7                                             -> Net_672
  vidac_0_vout                                     -> Net_1117
  amuxbusl_x_vidac_0_vout                          -> Net_1117
  amuxbusl                                         -> Net_1117
  amuxbusl_x_p0_5                                  -> Net_1117
  p0_5                                             -> Net_1117
  sc_0_vout                                        -> Net_1025
  agl5_x_sc_0_vout                                 -> Net_1025
  agl5                                             -> Net_1025
  agl5_x_sar_0_vplus                               -> Net_1025
  sar_0_vplus                                      -> Net_1025
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  common_Vdda/2                                    -> Net_673
  common_Vdda/2_x_comp_vref_vdda                   -> Net_673
  comp_vref_vdda                                   -> Net_673
  abusl0_x_comp_vref_vdda                          -> Net_673
  abusl0                                           -> Net_673
  abusl0_x_sc_0_vref                               -> Net_673
  sc_0_vref                                        -> Net_673
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = True
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.355ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    9 :   39 :   48 :  18.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.56
                   Pterms :            2.44
               Macrocells :            1.78
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.226ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       1.25 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        f0_bus_stat_comb => \ShiftReg_7:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_7:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_7:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_7:bSR:status_5\ ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_7:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_7:bSR:status_6\ ,
        status_5 => \ShiftReg_7:bSR:status_5\ ,
        status_4 => \ShiftReg_7:bSR:status_4\ ,
        status_3 => \ShiftReg_7:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ShiftReg_7:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_7:bSR:control_7\ ,
        control_6 => \ShiftReg_7:bSR:control_6\ ,
        control_5 => \ShiftReg_7:bSR:control_5\ ,
        control_4 => \ShiftReg_7:bSR:control_4\ ,
        control_3 => \ShiftReg_7:bSR:control_3\ ,
        control_2 => \ShiftReg_7:bSR:control_2\ ,
        control_1 => \ShiftReg_7:bSR:control_1\ ,
        control_0 => \ShiftReg_7:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=CLK_ADC, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !SW1_2 * ln_2
            + SW1_2 * !ln_2
            + !SW1_1 * ln_1
            + SW1_1 * !ln_1
            + !SW1_0 * ln_0
            + SW1_0 * !ln_0
            + !Net_1522
        );
        Output = CLK_ADC (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !SW1_2 * ln_2
            + SW1_2 * !ln_2
            + !SW1_1 * ln_1
            + SW1_1 * !ln_1
            + !SW1_0 * ln_0
            + SW1_0 * !ln_0
            + !Net_1522
        );
        Output = Net_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=SW1_1, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SW1_0
        );
        Output = SW1_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=SW1_2, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              SW1_1 * SW1_0
        );
        Output = SW1_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=SW1_0, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1043)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = SW1_0 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        chain_in => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\Sel_Gen:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Sel_Gen:control_7\ ,
        control_6 => \Sel_Gen:control_6\ ,
        control_5 => \Sel_Gen:control_5\ ,
        control_4 => \Sel_Gen:control_4\ ,
        control_3 => \Sel_Gen:control_3\ ,
        control_2 => ln_2 ,
        control_1 => ln_1 ,
        control_0 => ln_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000010"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_917, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = Net_917 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_703, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(Net_867)
        Main Equation            : 1 pterm
        (
              Net_860
        );
        Output = Net_703 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ShiftReg_7:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_7:bSR:load_reg\ * Net_917
        );
        Output = \ShiftReg_7:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ShiftReg_7:bSR:load_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_917
        );
        Output = \ShiftReg_7:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => Net_914 ,
        control_0 => Net_860 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        so_comb => Net_660 ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

statuscell: Name =\SWReg:sts:sts_reg\
    PORT MAP (
        status_2 => SW1_2 ,
        status_1 => SW1_1 ,
        status_0 => SW1_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\ShiftReg_6:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_6:bSR:control_7\ ,
        control_6 => \ShiftReg_6:bSR:control_6\ ,
        control_5 => \ShiftReg_6:bSR:control_5\ ,
        control_4 => \ShiftReg_6:bSR:control_4\ ,
        control_3 => \ShiftReg_6:bSR:control_3\ ,
        control_2 => \ShiftReg_6:bSR:control_2\ ,
        control_1 => \ShiftReg_6:bSR:control_1\ ,
        control_0 => \ShiftReg_6:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        so_comb => Net_667 ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\Upr1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Upr1:control_7\ ,
        control_6 => \Upr1:control_6\ ,
        control_5 => \Upr1:control_5\ ,
        control_4 => \Upr1:control_4\ ,
        control_3 => \Upr1:control_3\ ,
        control_2 => \Upr1:control_2\ ,
        control_1 => Net_42 ,
        control_0 => Net_301 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000011"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u2\

controlcell: Name =\ShiftReg_5:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_5:bSR:control_7\ ,
        control_6 => \ShiftReg_5:bSR:control_6\ ,
        control_5 => \ShiftReg_5:bSR:control_5\ ,
        control_4 => \ShiftReg_5:bSR:control_4\ ,
        control_3 => \ShiftReg_5:bSR:control_3\ ,
        control_2 => \ShiftReg_5:bSR:control_2\ ,
        control_1 => \ShiftReg_5:bSR:control_1\ ,
        control_0 => \ShiftReg_5:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
datapathcell: Name =\ShiftReg_7:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_7:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_697 ,
        so_comb => Net_679 ,
        chain_out => \ShiftReg_7:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_7:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\Stop_ADC:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Stop_ADC:control_7\ ,
        control_6 => \Stop_ADC:control_6\ ,
        control_5 => \Stop_ADC:control_5\ ,
        control_4 => \Stop_ADC:control_4\ ,
        control_3 => \Stop_ADC:control_3\ ,
        control_2 => \Stop_ADC:control_2\ ,
        control_1 => \Stop_ADC:control_1\ ,
        control_0 => Net_1522 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_686, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + Net_660 * Net_698 * !Net_686
        );
        Output = Net_686 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_697, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 4
        List of special equations: 
            Clock  = !(ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_660 * !Net_698 * Net_686
            + !Net_660 * Net_698 * !Net_686
            + Net_660 * !Net_698 * !Net_686
            + Net_660 * Net_698 * Net_686
        );
        Output = Net_697 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ShiftReg_5:bSR:status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ShiftReg_5:bSR:load_reg\ * Net_703
        );
        Output = \ShiftReg_5:bSR:status_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ShiftReg_5:bSR:load_reg\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_703
        );
        Output = \ShiftReg_5:bSR:load_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        f0_bus_stat_comb => \ShiftReg_8:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_8:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_8:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_8:bSR:status_5\ ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

count7cell: Name =\Count7_1:Counter7\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        count_6 => Net_872_6 ,
        count_5 => Net_872_5 ,
        count_4 => Net_872_4 ,
        count_3 => Net_872_3 ,
        count_2 => Net_872_2 ,
        count_1 => Net_872_1 ,
        count_0 => Net_872_0 ,
        tc => Net_867 );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 0
        cy_route_ld = 0
    }
    Clock Polarity: Active Low
    Clock Enable: True

UDB [UDB=(1,3)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u2\

statusicell: Name =\ShiftReg_8:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_8:bSR:status_6\ ,
        status_5 => \ShiftReg_8:bSR:status_5\ ,
        status_4 => \ShiftReg_8:bSR:status_4\ ,
        status_3 => \ShiftReg_8:bSR:status_3\ ,
        status_0 => \ShiftReg_7:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\ShiftReg_6:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_6:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_667 ,
        f0_bus_stat_comb => \ShiftReg_6:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_6:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_6:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_6:bSR:status_5\ ,
        chain_in => \ShiftReg_6:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_6:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_6:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_6:bSR:status_6\ ,
        status_5 => \ShiftReg_6:bSR:status_5\ ,
        status_4 => \ShiftReg_6:bSR:status_4\ ,
        status_3 => \ShiftReg_6:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_5:bSR:sC24:BShiftRegDp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_5:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_5:bSR:status_0\ ,
        route_si => Net_660 ,
        f0_bus_stat_comb => \ShiftReg_5:bSR:status_4\ ,
        f0_blk_stat_comb => \ShiftReg_5:bSR:status_3\ ,
        f1_bus_stat_comb => \ShiftReg_5:bSR:status_6\ ,
        f1_blk_stat_comb => \ShiftReg_5:bSR:status_5\ ,
        chain_in => \ShiftReg_5:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101001001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_5:bSR:sC24:BShiftRegDp:u1\

statusicell: Name =\ShiftReg_5:bSR:StsReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ShiftReg_5:bSR:status_6\ ,
        status_5 => \ShiftReg_5:bSR:status_5\ ,
        status_4 => \ShiftReg_5:bSR:status_4\ ,
        status_3 => \ShiftReg_5:bSR:status_3\ ,
        status_0 => \ShiftReg_5:bSR:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1529, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_1529 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        chain_in => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u2\

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ShiftReg_8:bSR:sC24:BShiftRegDp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \ShiftReg_8:bSR:ctrl_clk_enable\ ,
        cs_addr_1 => \ShiftReg_7:bSR:status_0\ ,
        route_si => Net_679 ,
        so_comb => Net_698 ,
        chain_out => \ShiftReg_8:bSR:sC24:BShiftRegDp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010100101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111101001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ShiftReg_8:bSR:sC24:BShiftRegDp:u1\

controlcell: Name =\ShiftReg_8:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ShiftReg_8:bSR:control_7\ ,
        control_6 => \ShiftReg_8:bSR:control_6\ ,
        control_5 => \ShiftReg_8:bSR:control_5\ ,
        control_4 => \ShiftReg_8:bSR:control_4\ ,
        control_3 => \ShiftReg_8:bSR:control_3\ ,
        control_2 => \ShiftReg_8:bSR:control_2\ ,
        control_1 => \ShiftReg_8:bSR:control_1\ ,
        control_0 => \ShiftReg_8:bSR:ctrl_clk_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =SW_isr_1
        PORT MAP (
            interrupt => Net_1529 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_10 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =USB_isr
        PORT MAP (
            interrupt => Net_479 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\USBUART_1:ep1\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_0\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1495\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\USBUART_1:ep2\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_1\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1498\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =\USBUART_1:ep3\
        PORT MAP (
            dmareq => \USBUART_1:dma_request_2\ ,
            termin => \USBUART_1:dma_terminate\ ,
            termout => \USBUART_1:Net_1559\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Sar1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sar1(0)__PA ,
        pad => Sar1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Ref0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ref0(0)__PA ,
        pad => Ref0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Sar0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Sar0(0)__PA ,
        pad => Sar0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Out1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Out1(0)__PA ,
        analog_term => Net_1117 ,
        pad => Out1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = In1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In1(0)__PA ,
        analog_term => Net_672 ,
        pad => In1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = SW_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_2(0)__PA ,
        pin_input => __ONE__ ,
        pad => SW_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW_2(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_2(1)__PA ,
        pin_input => __ONE__ ,
        pad => SW_2(1)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW_2(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_2(2)__PA ,
        pin_input => __ONE__ ,
        pad => SW_2(2)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = Led1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Led1(0)__PA ,
        pin_input => __ONE__ ,
        pad => Led1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ButtonSW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ButtonSW1(0)__PA ,
        pad => ButtonSW1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_1(0)__PA ,
        pin_input => SW1_0 ,
        pad => SW_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SW_1(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_1(1)__PA ,
        pin_input => SW1_1 ,
        pad => SW_1(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SW_1(2)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_1(2)__PA ,
        pin_input => SW1_2 ,
        pad => SW_1(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SW1_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1_EN(0)__PA ,
        pin_input => Net_301 ,
        pad => SW1_EN(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW2_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2_EN(0)__PA ,
        pin_input => Net_42 ,
        pad => SW2_EN(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_7(0)__PA ,
        pin_input => CLK_ADC ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Ref1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Ref1(0)__PA ,
        pad => Ref1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = GEN_ext(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => GEN_ext(0)__PA ,
        fb => Net_1043 ,
        pad => GEN_ext(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = SW_C1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_C1(0)__PA ,
        pin_input => __ONE__ ,
        pad => SW_C1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SW_C2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW_C2(0)__PA ,
        pin_input => __ONE__ ,
        pad => SW_C2(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__In1_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__In1_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = Cmod(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Cmod(0)__PA ,
        pad => Cmod(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_SAR_1:Net_376\ ,
            dclk_0 => \ADC_SAR_1:Net_376_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,0): 
    sccell: Name =\PGA_Inv_1:SC\
        PORT MAP (
            vref => Net_673 ,
            vin => Net_672 ,
            modout => \PGA_Inv_1:Net_30\ ,
            vout => Net_1025 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_479 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1117 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =vRef_1
        PORT MAP (
            vout => Net_673 );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_1025 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            sof_udb => Net_9 ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_13 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_10 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   2 |     * |      NONE |      HI_Z_ANALOG |           Sar1(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |           Ref0(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |           Sar0(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |           Out1(0) | Analog(Net_1117)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            In1(0) | Analog(Net_672)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |           SW_2(0) | In(__ONE__)
     |   5 |     * |      NONE |         CMOS_OUT |           SW_2(1) | In(__ONE__)
     |   6 |     * |      NONE |         CMOS_OUT |           SW_2(2) | In(__ONE__)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |           Led1(0) | In(__ONE__)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |      ButtonSW1(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |           SW_1(0) | In(SW1_0)
     |   4 |     * |      NONE |         CMOS_OUT |           SW_1(1) | In(SW1_1)
     |   5 |     * |      NONE |         CMOS_OUT |           SW_1(2) | In(SW1_2)
     |   6 |     * |      NONE |         CMOS_OUT |         SW1_EN(0) | In(Net_301)
     |   7 |     * |      NONE |         CMOS_OUT |         SW2_EN(0) | In(Net_42)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   1 |     * |      NONE |         CMOS_OUT |          Pin_7(0) | In(CLK_ADC)
     |   2 |     * |      NONE |      HI_Z_ANALOG |           Ref1(0) | 
     |   5 |     * |      NONE |     HI_Z_DIGITAL |        GEN_ext(0) | FB(Net_1043)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   2 |     * |      NONE |         CMOS_OUT |          SW_C1(0) | In(__ONE__)
     |   3 |     * |      NONE |         CMOS_OUT |          SW_C2(0) | In(__ONE__)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   4 |     * |      NONE |      HI_Z_ANALOG |           Cmod(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.105ms
Digital Placement phase: Elapsed time ==> 2s.489ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "Q:\Cypress.Creator41\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.313ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.062ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: Design01_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\andrianov\Documents\GitHub\PORIGE\Workspace03\Design01.cydsn\Design01_timing.html)
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.473ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.326ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.627ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.627ms
API generation phase: Elapsed time ==> 5s.152ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.000ms
