#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x138f38ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13985f420 .scope module, "tb_top" "tb_top" 3 6;
 .timescale -9 -12;
P_0x138e26330 .param/l "ADDR_CTRL" 1 3 95, C4<000000000000>;
P_0x138e26370 .param/l "ADDR_IRQ_EN" 1 3 97, C4<000000001000>;
P_0x138e263b0 .param/l "ADDR_IRQ_STATUS" 1 3 98, C4<000000001100>;
P_0x138e263f0 .param/l "ADDR_STATUS" 1 3 96, C4<000000000100>;
P_0x138e26430 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x138e26470 .param/l "NUM_TPCS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x138e264b0 .param/l "OP_HALT" 1 3 101, C4<11111111>;
v0x60000119f8d0_0 .var "clk", 0 0;
v0x60000119f960_0 .var/i "errors", 31 0;
v0x60000119f9f0_0 .net "irq", 0 0, L_0x6000009811f0;  1 drivers
v0x60000119fa80_0 .net "m_axi_araddr", 39 0, L_0x600000981880;  1 drivers
L_0x1400dbf08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000119fb10_0 .net "m_axi_arburst", 1 0, L_0x1400dbf08;  1 drivers
v0x60000119fba0_0 .net "m_axi_arid", 3 0, L_0x6000013fcb40;  1 drivers
v0x60000119fc30_0 .net "m_axi_arlen", 7 0, L_0x6000009818f0;  1 drivers
v0x60000119fcc0_0 .var "m_axi_arready", 0 0;
L_0x1400dbec0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x60000119fd50_0 .net "m_axi_arsize", 2 0, L_0x1400dbec0;  1 drivers
v0x60000119fde0_0 .net "m_axi_arvalid", 0 0, L_0x600000981810;  1 drivers
v0x60000119fe70_0 .net "m_axi_awaddr", 39 0, L_0x600000981570;  1 drivers
L_0x1400dbd10 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x60000119ff00_0 .net "m_axi_awburst", 1 0, L_0x1400dbd10;  1 drivers
v0x600001198000_0 .net "m_axi_awid", 3 0, L_0x6000013fc460;  1 drivers
v0x600001198090_0 .net "m_axi_awlen", 7 0, L_0x6000009815e0;  1 drivers
v0x600001198120_0 .var "m_axi_awready", 0 0;
L_0x1400dbcc8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x6000011981b0_0 .net "m_axi_awsize", 2 0, L_0x1400dbcc8;  1 drivers
v0x600001198240_0 .net "m_axi_awvalid", 0 0, L_0x600000981650;  1 drivers
v0x6000011982d0_0 .var "m_axi_bid", 3 0;
v0x600001198360_0 .net "m_axi_bready", 0 0, L_0x6000009817a0;  1 drivers
v0x6000011983f0_0 .var "m_axi_bresp", 1 0;
v0x600001198480_0 .var "m_axi_bvalid", 0 0;
v0x600001198510_0 .var "m_axi_rdata", 255 0;
v0x6000011985a0_0 .var "m_axi_rid", 3 0;
v0x600001198630_0 .var "m_axi_rlast", 0 0;
v0x6000011986c0_0 .net "m_axi_rready", 0 0, L_0x600000981960;  1 drivers
v0x600001198750_0 .var "m_axi_rresp", 1 0;
v0x6000011987e0_0 .var "m_axi_rvalid", 0 0;
v0x600001198870_0 .net "m_axi_wdata", 255 0, L_0x6000009816c0;  1 drivers
v0x600001198900_0 .net "m_axi_wlast", 0 0, L_0x6000013fc960;  1 drivers
v0x600001198990_0 .var "m_axi_wready", 0 0;
L_0x1400dbda0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x600001198a20_0 .net "m_axi_wstrb", 31 0, L_0x1400dbda0;  1 drivers
v0x600001198ab0_0 .net "m_axi_wvalid", 0 0, L_0x600000981730;  1 drivers
v0x600001198b40_0 .var "rdata", 31 0;
v0x600001198bd0_0 .var "rst_n", 0 0;
v0x600001198c60_0 .var "s_axi_ctrl_araddr", 11 0;
v0x600001198cf0_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000980fc0;  1 drivers
v0x600001198d80_0 .var "s_axi_ctrl_arvalid", 0 0;
v0x600001198e10_0 .var "s_axi_ctrl_awaddr", 11 0;
v0x600001198ea0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000980e70;  1 drivers
v0x600001198f30_0 .var "s_axi_ctrl_awvalid", 0 0;
v0x600001198fc0_0 .var "s_axi_ctrl_bready", 0 0;
L_0x1400dbb60 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001199050_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1400dbb60;  1 drivers
v0x6000011990e0_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000980f50;  1 drivers
v0x600001199170_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000981030;  1 drivers
v0x600001199200_0 .var "s_axi_ctrl_rready", 0 0;
L_0x1400dbba8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001199290_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1400dbba8;  1 drivers
v0x600001199320_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x6000009810a0;  1 drivers
v0x6000011993b0_0 .var "s_axi_ctrl_wdata", 31 0;
v0x600001199440_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000980ee0;  1 drivers
v0x6000011994d0_0 .var "s_axi_ctrl_wstrb", 3 0;
v0x600001199560_0 .var "s_axi_ctrl_wvalid", 0 0;
v0x6000011995f0_0 .var "success", 0 0;
v0x600001199680_0 .var/i "timeout", 31 0;
S_0x138ff7790 .scope task, "axi_read" "axi_read" 3 125, 3 125 0, S_0x13985f420;
 .timescale -9 -12;
v0x6000010c6fd0_0 .var "addr", 11 0;
E_0x6000038ff9c0 .event posedge, v0x6000010c3960_0;
E_0x6000038ffa00 .event negedge, v0x6000010c3960_0;
TD_tb_top.axi_read ;
    %wait E_0x6000038ffa00;
    %load/vec4 v0x6000010c6fd0_0;
    %store/vec4 v0x600001198c60_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198d80_0, 0, 1;
    %wait E_0x6000038ff9c0;
T_0.0 ;
    %load/vec4 v0x600001198cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0x6000038ff9c0;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x6000038ffa00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198d80_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x600001199320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_0x6000038ff9c0;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x600001199170_0;
    %store/vec4 v0x600001198b40_0, 0, 32;
    %wait E_0x6000038ff9c0;
    %end;
S_0x138fb2e40 .scope task, "axi_write" "axi_write" 3 106, 3 106 0, S_0x13985f420;
 .timescale -9 -12;
v0x6000010c7060_0 .var "addr", 11 0;
v0x6000010c70f0_0 .var "data", 31 0;
TD_tb_top.axi_write ;
    %wait E_0x6000038ffa00;
    %load/vec4 v0x6000010c7060_0;
    %store/vec4 v0x600001198e10_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198f30_0, 0, 1;
    %load/vec4 v0x6000010c70f0_0;
    %store/vec4 v0x6000011993b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001199560_0, 0, 1;
    %wait E_0x6000038ff9c0;
T_1.4 ;
    %load/vec4 v0x600001198ea0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/1 T_1.6, 8;
    %load/vec4 v0x600001199440_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_1.6;
    %jmp/0xz T_1.5, 8;
    %wait E_0x6000038ff9c0;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x6000038ffa00;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001199560_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x6000011990e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.8, 8;
    %wait E_0x6000038ff9c0;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0x6000038ff9c0;
    %end;
S_0x138f6e4f0 .scope module, "dut" "tensor_accelerator_top" 3 73, 4 12 0, S_0x13985f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_ctrl_awaddr";
    .port_info 3 /INPUT 1 "s_axi_ctrl_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_ctrl_awready";
    .port_info 5 /INPUT 32 "s_axi_ctrl_wdata";
    .port_info 6 /INPUT 4 "s_axi_ctrl_wstrb";
    .port_info 7 /INPUT 1 "s_axi_ctrl_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_ctrl_wready";
    .port_info 9 /OUTPUT 2 "s_axi_ctrl_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_ctrl_bvalid";
    .port_info 11 /INPUT 1 "s_axi_ctrl_bready";
    .port_info 12 /INPUT 12 "s_axi_ctrl_araddr";
    .port_info 13 /INPUT 1 "s_axi_ctrl_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_ctrl_arready";
    .port_info 15 /OUTPUT 32 "s_axi_ctrl_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_ctrl_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_ctrl_rvalid";
    .port_info 18 /INPUT 1 "s_axi_ctrl_rready";
    .port_info 19 /OUTPUT 4 "m_axi_awid";
    .port_info 20 /OUTPUT 40 "m_axi_awaddr";
    .port_info 21 /OUTPUT 8 "m_axi_awlen";
    .port_info 22 /OUTPUT 3 "m_axi_awsize";
    .port_info 23 /OUTPUT 2 "m_axi_awburst";
    .port_info 24 /OUTPUT 1 "m_axi_awvalid";
    .port_info 25 /INPUT 1 "m_axi_awready";
    .port_info 26 /OUTPUT 256 "m_axi_wdata";
    .port_info 27 /OUTPUT 32 "m_axi_wstrb";
    .port_info 28 /OUTPUT 1 "m_axi_wlast";
    .port_info 29 /OUTPUT 1 "m_axi_wvalid";
    .port_info 30 /INPUT 1 "m_axi_wready";
    .port_info 31 /INPUT 4 "m_axi_bid";
    .port_info 32 /INPUT 2 "m_axi_bresp";
    .port_info 33 /INPUT 1 "m_axi_bvalid";
    .port_info 34 /OUTPUT 1 "m_axi_bready";
    .port_info 35 /OUTPUT 4 "m_axi_arid";
    .port_info 36 /OUTPUT 40 "m_axi_araddr";
    .port_info 37 /OUTPUT 8 "m_axi_arlen";
    .port_info 38 /OUTPUT 3 "m_axi_arsize";
    .port_info 39 /OUTPUT 2 "m_axi_arburst";
    .port_info 40 /OUTPUT 1 "m_axi_arvalid";
    .port_info 41 /INPUT 1 "m_axi_arready";
    .port_info 42 /INPUT 4 "m_axi_rid";
    .port_info 43 /INPUT 256 "m_axi_rdata";
    .port_info 44 /INPUT 2 "m_axi_rresp";
    .port_info 45 /INPUT 1 "m_axi_rlast";
    .port_info 46 /INPUT 1 "m_axi_rvalid";
    .port_info 47 /OUTPUT 1 "m_axi_rready";
    .port_info 48 /OUTPUT 1 "irq";
P_0x139031e00 .param/l "ACC_WIDTH" 0 4 21, +C4<00000000000000000000000000100000>;
P_0x139031e40 .param/l "ARRAY_SIZE" 0 4 19, +C4<00000000000000000000000000000100>;
P_0x139031e80 .param/l "AXI_ADDR_W" 0 4 34, +C4<00000000000000000000000000101000>;
P_0x139031ec0 .param/l "AXI_DATA_W" 0 4 35, +C4<00000000000000000000000100000000>;
P_0x139031f00 .param/l "AXI_ID_W" 0 4 36, +C4<00000000000000000000000000000100>;
P_0x139031f40 .param/l "CTRL_ADDR_W" 0 4 39, +C4<00000000000000000000000000001100>;
P_0x139031f80 .param/l "CTRL_DATA_W" 0 4 40, +C4<00000000000000000000000000100000>;
P_0x139031fc0 .param/l "DATA_WIDTH" 0 4 20, +C4<00000000000000000000000000001000>;
P_0x139032000 .param/l "GRID_X" 0 4 14, +C4<00000000000000000000000000000010>;
P_0x139032040 .param/l "GRID_Y" 0 4 15, +C4<00000000000000000000000000000010>;
P_0x139032080 .param/l "NUM_TPCS" 0 4 16, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x1390320c0 .param/l "SRAM_ADDR_W" 0 4 31, +C4<00000000000000000000000000010100>;
P_0x139032100 .param/l "SRAM_BANKS" 0 4 28, +C4<00000000000000000000000000000100>;
P_0x139032140 .param/l "SRAM_DEPTH" 0 4 29, +C4<00000000000000000000000100000000>;
P_0x139032180 .param/l "SRAM_WIDTH" 0 4 30, +C4<00000000000000000000000100000000>;
P_0x1390321c0 .param/l "VPU_DATA_W" 0 4 25, +C4<00000000000000000000000000010000>;
P_0x139032200 .param/l "VPU_LANES" 0 4 24, +C4<00000000000000000000000000010000>;
v0x60000103ce10_0 .array/port v0x60000103ce10, 0;
L_0x600000981260 .functor BUFZ 20, v0x60000103ce10_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000103ce10_1 .array/port v0x60000103ce10, 1;
L_0x6000009812d0 .functor BUFZ 20, v0x60000103ce10_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000103ce10_2 .array/port v0x60000103ce10, 2;
L_0x600000981340 .functor BUFZ 20, v0x60000103ce10_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x60000103ce10_3 .array/port v0x60000103ce10, 3;
L_0x6000009813b0 .functor BUFZ 20, v0x60000103ce10_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000981420 .functor BUFZ 4, L_0x600001381900, C4<0000>, C4<0000>, C4<0000>;
L_0x600000981490 .functor BUFZ 4, L_0x6000013814a0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000981500 .functor OR 1, L_0x6000013fc320, L_0x6000013fc3c0, C4<0>, C4<0>;
L_0x600000981570 .functor BUFZ 40, L_0x6000013fc500, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000009815e0 .functor BUFZ 8, L_0x6000013fc640, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000981650 .functor AND 1, v0x60000119c870_0, L_0x6000013fc780, C4<1>, C4<1>;
L_0x6000009816c0 .functor BUFZ 256, L_0x6000013fc820, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000981730 .functor AND 1, v0x60000119c870_0, L_0x6000013fca00, C4<1>, C4<1>;
L_0x6000009817a0 .functor AND 1, v0x60000119c870_0, L_0x6000013fcaa0, C4<1>, C4<1>;
L_0x600000981880 .functor BUFZ 40, L_0x6000013fcbe0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000009818f0 .functor BUFZ 8, L_0x6000013fcd20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000981810 .functor AND 1, v0x60000119c870_0, L_0x6000013fce60, C4<1>, C4<1>;
L_0x600000981960 .functor AND 1, v0x60000119c870_0, L_0x6000013fcf00, C4<1>, C4<1>;
v0x6000011a38d0_0 .net *"_ivl_220", 0 0, L_0x6000013fc320;  1 drivers
v0x6000011a3960_0 .net *"_ivl_222", 0 0, L_0x6000013fc3c0;  1 drivers
L_0x1400dbbf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011a39f0_0 .net *"_ivl_228", 1 0, L_0x1400dbbf0;  1 drivers
v0x6000011a3a80_0 .net *"_ivl_229", 39 0, L_0x6000013fc500;  1 drivers
v0x6000011a3b10_0 .net *"_ivl_231", 3 0, L_0x6000013fc5a0;  1 drivers
L_0x1400dbc38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011a3ba0_0 .net *"_ivl_234", 1 0, L_0x1400dbc38;  1 drivers
v0x6000011a3c30_0 .net *"_ivl_237", 7 0, L_0x6000013fc640;  1 drivers
v0x6000011a3cc0_0 .net *"_ivl_239", 3 0, L_0x6000013fc6e0;  1 drivers
L_0x1400dbc80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011a3d50_0 .net *"_ivl_242", 1 0, L_0x1400dbc80;  1 drivers
v0x6000011a3de0_0 .net *"_ivl_250", 0 0, L_0x6000013fc780;  1 drivers
v0x6000011a3e70_0 .net *"_ivl_253", 255 0, L_0x6000013fc820;  1 drivers
v0x6000011a3f00_0 .net *"_ivl_255", 3 0, L_0x6000013fc8c0;  1 drivers
L_0x1400dbd58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000119c000_0 .net *"_ivl_258", 1 0, L_0x1400dbd58;  1 drivers
v0x60000119c090_0 .net *"_ivl_266", 0 0, L_0x6000013fca00;  1 drivers
v0x60000119c120_0 .net *"_ivl_270", 0 0, L_0x6000013fcaa0;  1 drivers
L_0x1400dbde8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000119c1b0_0 .net *"_ivl_276", 1 0, L_0x1400dbde8;  1 drivers
v0x60000119c240_0 .net *"_ivl_277", 39 0, L_0x6000013fcbe0;  1 drivers
v0x60000119c2d0_0 .net *"_ivl_279", 3 0, L_0x6000013fcc80;  1 drivers
L_0x1400dbe30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000119c360_0 .net *"_ivl_282", 1 0, L_0x1400dbe30;  1 drivers
v0x60000119c3f0_0 .net *"_ivl_285", 7 0, L_0x6000013fcd20;  1 drivers
v0x60000119c480_0 .net *"_ivl_287", 3 0, L_0x6000013fcdc0;  1 drivers
L_0x1400dbe78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000119c510_0 .net *"_ivl_290", 1 0, L_0x1400dbe78;  1 drivers
v0x60000119c5a0_0 .net *"_ivl_298", 0 0, L_0x6000013fce60;  1 drivers
v0x60000119c630_0 .net *"_ivl_302", 0 0, L_0x6000013fcf00;  1 drivers
v0x60000119c6c0_0 .var "active_tpc", 1 0;
v0x60000119c750_0 .net "any_pending", 0 0, L_0x600000981500;  1 drivers
v0x60000119c7e0_0 .var "axi_arb_ptr", 1 0;
v0x60000119c870_0 .var "axi_transaction_active", 0 0;
v0x60000119c900_0 .net "clk", 0 0, v0x60000119f8d0_0;  1 drivers
v0x60000119c990_0 .net "global_sync", 0 0, L_0x600000981110;  1 drivers
v0x60000119ca20_0 .net "irq", 0 0, L_0x6000009811f0;  alias, 1 drivers
v0x60000119cab0_0 .net "m_axi_araddr", 39 0, L_0x600000981880;  alias, 1 drivers
v0x60000119cb40_0 .net "m_axi_arburst", 1 0, L_0x1400dbf08;  alias, 1 drivers
v0x60000119cbd0_0 .net "m_axi_arid", 3 0, L_0x6000013fcb40;  alias, 1 drivers
v0x60000119cc60_0 .net "m_axi_arlen", 7 0, L_0x6000009818f0;  alias, 1 drivers
v0x60000119ccf0_0 .net "m_axi_arready", 0 0, v0x60000119fcc0_0;  1 drivers
v0x60000119cd80_0 .net "m_axi_arsize", 2 0, L_0x1400dbec0;  alias, 1 drivers
v0x60000119ce10_0 .net "m_axi_arvalid", 0 0, L_0x600000981810;  alias, 1 drivers
v0x60000119cea0_0 .net "m_axi_awaddr", 39 0, L_0x600000981570;  alias, 1 drivers
v0x60000119cf30_0 .net "m_axi_awburst", 1 0, L_0x1400dbd10;  alias, 1 drivers
v0x60000119cfc0_0 .net "m_axi_awid", 3 0, L_0x6000013fc460;  alias, 1 drivers
v0x60000119d050_0 .net "m_axi_awlen", 7 0, L_0x6000009815e0;  alias, 1 drivers
v0x60000119d0e0_0 .net "m_axi_awready", 0 0, v0x600001198120_0;  1 drivers
v0x60000119d170_0 .net "m_axi_awsize", 2 0, L_0x1400dbcc8;  alias, 1 drivers
v0x60000119d200_0 .net "m_axi_awvalid", 0 0, L_0x600000981650;  alias, 1 drivers
v0x60000119d290_0 .net "m_axi_bid", 3 0, v0x6000011982d0_0;  1 drivers
v0x60000119d320_0 .net "m_axi_bready", 0 0, L_0x6000009817a0;  alias, 1 drivers
v0x60000119d3b0_0 .net "m_axi_bresp", 1 0, v0x6000011983f0_0;  1 drivers
v0x60000119d440_0 .net "m_axi_bvalid", 0 0, v0x600001198480_0;  1 drivers
v0x60000119d4d0_0 .net "m_axi_rdata", 255 0, v0x600001198510_0;  1 drivers
v0x60000119d560_0 .net "m_axi_rid", 3 0, v0x6000011985a0_0;  1 drivers
v0x60000119d5f0_0 .net "m_axi_rlast", 0 0, v0x600001198630_0;  1 drivers
v0x60000119d680_0 .net "m_axi_rready", 0 0, L_0x600000981960;  alias, 1 drivers
v0x60000119d710_0 .net "m_axi_rresp", 1 0, v0x600001198750_0;  1 drivers
v0x60000119d7a0_0 .net "m_axi_rvalid", 0 0, v0x6000011987e0_0;  1 drivers
v0x60000119d830_0 .net "m_axi_wdata", 255 0, L_0x6000009816c0;  alias, 1 drivers
v0x60000119d8c0_0 .net "m_axi_wlast", 0 0, L_0x6000013fc960;  alias, 1 drivers
v0x60000119d950_0 .net "m_axi_wready", 0 0, v0x600001198990_0;  1 drivers
v0x60000119d9e0_0 .net "m_axi_wstrb", 31 0, L_0x1400dbda0;  alias, 1 drivers
v0x60000119da70_0 .net "m_axi_wvalid", 0 0, L_0x600000981730;  alias, 1 drivers
L_0x1400d2b18 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db00 .array "noc_rx_addr", 3 0;
v0x60000119db00_0 .net v0x60000119db00 0, 19 0, L_0x1400d2b18; 1 drivers
L_0x1400d56f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db00_1 .net v0x60000119db00 1, 19 0, L_0x1400d56f8; 1 drivers
L_0x1400d82d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db00_2 .net v0x60000119db00 2, 19 0, L_0x1400d82d8; 1 drivers
L_0x1400daeb8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db00_3 .net v0x60000119db00 3, 19 0, L_0x1400daeb8; 1 drivers
L_0x1400d2ad0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db90 .array "noc_rx_data", 3 0;
v0x60000119db90_0 .net v0x60000119db90 0, 255 0, L_0x1400d2ad0; 1 drivers
L_0x1400d56b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db90_1 .net v0x60000119db90 1, 255 0, L_0x1400d56b0; 1 drivers
L_0x1400d8290 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db90_2 .net v0x60000119db90 2, 255 0, L_0x1400d8290; 1 drivers
L_0x1400dae70 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000119db90_3 .net v0x60000119db90 3, 255 0, L_0x1400dae70; 1 drivers
v0x60000119dc20_0 .net "noc_rx_is_instr", 3 0, L_0x600001381cc0;  1 drivers
v0x60000119dcb0_0 .net "noc_rx_ready", 3 0, L_0x600001381360;  1 drivers
v0x60000119dd40_0 .net "noc_rx_valid", 3 0, L_0x600001381c20;  1 drivers
v0x60000119ddd0_0 .net "pending_read", 3 0, L_0x600000981420;  1 drivers
v0x60000119de60_0 .net "pending_write", 3 0, L_0x600000981490;  1 drivers
v0x60000119def0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  1 drivers
v0x60000119df80_0 .net "s_axi_ctrl_araddr", 11 0, v0x600001198c60_0;  1 drivers
v0x60000119e010_0 .net "s_axi_ctrl_arready", 0 0, L_0x600000980fc0;  alias, 1 drivers
v0x60000119e0a0_0 .net "s_axi_ctrl_arvalid", 0 0, v0x600001198d80_0;  1 drivers
v0x60000119e130_0 .net "s_axi_ctrl_awaddr", 11 0, v0x600001198e10_0;  1 drivers
v0x60000119e1c0_0 .net "s_axi_ctrl_awready", 0 0, L_0x600000980e70;  alias, 1 drivers
v0x60000119e250_0 .net "s_axi_ctrl_awvalid", 0 0, v0x600001198f30_0;  1 drivers
v0x60000119e2e0_0 .net "s_axi_ctrl_bready", 0 0, v0x600001198fc0_0;  1 drivers
v0x60000119e370_0 .net "s_axi_ctrl_bresp", 1 0, L_0x1400dbb60;  alias, 1 drivers
v0x60000119e400_0 .net "s_axi_ctrl_bvalid", 0 0, L_0x600000980f50;  alias, 1 drivers
v0x60000119e490_0 .net "s_axi_ctrl_rdata", 31 0, L_0x600000981030;  alias, 1 drivers
v0x60000119e520_0 .net "s_axi_ctrl_rready", 0 0, v0x600001199200_0;  1 drivers
v0x60000119e5b0_0 .net "s_axi_ctrl_rresp", 1 0, L_0x1400dbba8;  alias, 1 drivers
v0x60000119e640_0 .net "s_axi_ctrl_rvalid", 0 0, L_0x6000009810a0;  alias, 1 drivers
v0x60000119e6d0_0 .net "s_axi_ctrl_wdata", 31 0, v0x6000011993b0_0;  1 drivers
v0x60000119e760_0 .net "s_axi_ctrl_wready", 0 0, L_0x600000980ee0;  alias, 1 drivers
v0x60000119e7f0_0 .net "s_axi_ctrl_wstrb", 3 0, v0x6000011994d0_0;  1 drivers
v0x60000119e880_0 .net "s_axi_ctrl_wvalid", 0 0, v0x600001199560_0;  1 drivers
v0x60000119e910_0 .net "sync_grant", 3 0, L_0x600001383f20;  1 drivers
v0x60000119e9a0_0 .net "sync_request", 3 0, L_0x600001381180;  1 drivers
v0x60000119ea30 .array "tpc_axi_araddr", 3 0;
v0x60000119ea30_0 .net v0x60000119ea30 0, 39 0, L_0x6000009a1ab0; 1 drivers
v0x60000119ea30_1 .net v0x60000119ea30 1, 39 0, L_0x60000098ce00; 1 drivers
v0x60000119ea30_2 .net v0x60000119ea30 2, 39 0, L_0x60000098a0d0; 1 drivers
v0x60000119ea30_3 .net v0x60000119ea30 3, 39 0, L_0x600000987410; 1 drivers
v0x60000119eac0 .array "tpc_axi_arlen", 3 0;
v0x60000119eac0_0 .net v0x60000119eac0 0, 7 0, L_0x6000009a1b20; 1 drivers
v0x60000119eac0_1 .net v0x60000119eac0 1, 7 0, L_0x60000098ce70; 1 drivers
v0x60000119eac0_2 .net v0x60000119eac0 2, 7 0, L_0x60000098a140; 1 drivers
v0x60000119eac0_3 .net v0x60000119eac0 3, 7 0, L_0x600000987480; 1 drivers
v0x60000119eb50_0 .net "tpc_axi_arready", 3 0, L_0x6000013835c0;  1 drivers
v0x60000119ebe0_0 .net "tpc_axi_arvalid", 3 0, L_0x600001381900;  1 drivers
v0x60000119ec70 .array "tpc_axi_awaddr", 3 0;
v0x60000119ec70_0 .net v0x60000119ec70 0, 39 0, L_0x6000009a27d0; 1 drivers
v0x60000119ec70_1 .net v0x60000119ec70 1, 39 0, L_0x60000098cb60; 1 drivers
v0x60000119ec70_2 .net v0x60000119ec70 2, 39 0, L_0x600000989e30; 1 drivers
v0x60000119ec70_3 .net v0x60000119ec70 3, 39 0, L_0x600000987170; 1 drivers
v0x60000119ed00 .array "tpc_axi_awlen", 3 0;
v0x60000119ed00_0 .net v0x60000119ed00 0, 7 0, L_0x6000009a1f10; 1 drivers
v0x60000119ed00_1 .net v0x60000119ed00 1, 7 0, L_0x60000098cbd0; 1 drivers
v0x60000119ed00_2 .net v0x60000119ed00 2, 7 0, L_0x600000989ea0; 1 drivers
v0x60000119ed00_3 .net v0x60000119ed00 3, 7 0, L_0x6000009871e0; 1 drivers
v0x60000119ed90_0 .net "tpc_axi_awready", 3 0, L_0x600001383020;  1 drivers
v0x60000119ee20_0 .net "tpc_axi_awvalid", 3 0, L_0x6000013814a0;  1 drivers
v0x60000119eeb0_0 .net "tpc_axi_bready", 3 0, L_0x600001381860;  1 drivers
v0x60000119ef40 .array "tpc_axi_bresp", 3 0;
v0x60000119ef40_0 .net v0x60000119ef40 0, 1 0, L_0x600000987950; 1 drivers
v0x60000119ef40_1 .net v0x60000119ef40 1, 1 0, L_0x600000987cd0; 1 drivers
v0x60000119ef40_2 .net v0x60000119ef40 2, 1 0, L_0x600000980000; 1 drivers
v0x60000119ef40_3 .net v0x60000119ef40 3, 1 0, L_0x600000980380; 1 drivers
v0x60000119efd0_0 .net "tpc_axi_bvalid", 3 0, L_0x6000013833e0;  1 drivers
v0x60000119f060 .array "tpc_axi_rdata", 3 0;
v0x60000119f060_0 .net v0x60000119f060 0, 255 0, L_0x600000987aa0; 1 drivers
v0x60000119f060_1 .net v0x60000119f060 1, 255 0, L_0x600000987e20; 1 drivers
v0x60000119f060_2 .net v0x60000119f060 2, 255 0, L_0x600000980150; 1 drivers
v0x60000119f060_3 .net v0x60000119f060 3, 255 0, L_0x6000009804d0; 1 drivers
v0x60000119f0f0_0 .net "tpc_axi_rlast", 3 0, L_0x6000013837a0;  1 drivers
v0x60000119f180_0 .net "tpc_axi_rready", 3 0, L_0x600001381b80;  1 drivers
v0x60000119f210_0 .net "tpc_axi_rvalid", 3 0, L_0x600001383840;  1 drivers
v0x60000119f2a0 .array "tpc_axi_wdata", 3 0;
v0x60000119f2a0_0 .net v0x60000119f2a0 0, 255 0, L_0x6000009a1ce0; 1 drivers
v0x60000119f2a0_1 .net v0x60000119f2a0 1, 255 0, L_0x60000098ccb0; 1 drivers
v0x60000119f2a0_2 .net v0x60000119f2a0 2, 255 0, L_0x600000989f80; 1 drivers
v0x60000119f2a0_3 .net v0x60000119f2a0 3, 255 0, L_0x6000009872c0; 1 drivers
v0x60000119f330_0 .net "tpc_axi_wlast", 3 0, L_0x6000013815e0;  1 drivers
v0x60000119f3c0_0 .net "tpc_axi_wready", 3 0, L_0x600001383200;  1 drivers
v0x60000119f450_0 .net "tpc_axi_wvalid", 3 0, L_0x600001381680;  1 drivers
v0x60000119f4e0_0 .net "tpc_busy", 3 0, L_0x600001380fa0;  1 drivers
v0x60000119f570_0 .net "tpc_done", 3 0, L_0x600001381040;  1 drivers
v0x60000119f600_0 .net "tpc_error", 3 0, L_0x6000013810e0;  1 drivers
v0x60000119f690_0 .net "tpc_start", 3 0, L_0x600001383de0;  1 drivers
v0x60000119f720 .array "tpc_start_pc", 3 0;
v0x60000119f720_0 .net v0x60000119f720 0, 19 0, L_0x600000981260; 1 drivers
v0x60000119f720_1 .net v0x60000119f720 1, 19 0, L_0x6000009812d0; 1 drivers
v0x60000119f720_2 .net v0x60000119f720 2, 19 0, L_0x600000981340; 1 drivers
v0x60000119f720_3 .net v0x60000119f720 3, 19 0, L_0x6000009813b0; 1 drivers
L_0x6000013b2620 .part L_0x600001383de0, 0, 1;
L_0x6000013b1e00 .part L_0x600001383f20, 0, 1;
L_0x6000013b24e0 .part L_0x600001381c20, 0, 1;
L_0x6000013b1ae0 .part L_0x600001381cc0, 0, 1;
L_0x6000013b23a0 .part L_0x600001383020, 0, 1;
L_0x6000013b1b80 .part L_0x600001383200, 0, 1;
L_0x6000013b2260 .part L_0x6000013833e0, 0, 1;
L_0x6000013b1c20 .part L_0x6000013835c0, 0, 1;
L_0x6000013b2120 .part L_0x6000013837a0, 0, 1;
L_0x6000013b1cc0 .part L_0x600001383840, 0, 1;
L_0x60000139c780 .part L_0x600001383de0, 1, 1;
L_0x60000139c820 .part L_0x600001383f20, 1, 1;
L_0x60000139c8c0 .part L_0x600001381c20, 1, 1;
L_0x60000139c960 .part L_0x600001381cc0, 1, 1;
L_0x60000139ca00 .part L_0x600001383020, 1, 1;
L_0x60000139caa0 .part L_0x600001383200, 1, 1;
L_0x60000139cb40 .part L_0x6000013833e0, 1, 1;
L_0x60000139cbe0 .part L_0x6000013835c0, 1, 1;
L_0x60000139cc80 .part L_0x6000013837a0, 1, 1;
L_0x60000139cdc0 .part L_0x600001383840, 1, 1;
L_0x600001392bc0 .part L_0x600001383de0, 2, 1;
L_0x600001392c60 .part L_0x600001383f20, 2, 1;
L_0x600001392d00 .part L_0x600001381c20, 2, 1;
L_0x600001392da0 .part L_0x600001381cc0, 2, 1;
L_0x600001392e40 .part L_0x600001383020, 2, 1;
L_0x600001392ee0 .part L_0x600001383200, 2, 1;
L_0x600001392f80 .part L_0x6000013833e0, 2, 1;
L_0x600001393020 .part L_0x6000013835c0, 2, 1;
L_0x6000013930c0 .part L_0x6000013837a0, 2, 1;
L_0x600001393160 .part L_0x600001383840, 2, 1;
L_0x600001380f00 .part L_0x600001383de0, 3, 1;
L_0x600001380fa0 .concat8 [ 1 1 1 1], L_0x600000992a00, L_0x6000009a1180, L_0x60000098d810, L_0x60000098aae0;
L_0x600001381040 .concat8 [ 1 1 1 1], v0x600001038cf0_0, v0x600001010750_0, v0x6000010681b0_0, v0x600001047ba0_0;
L_0x6000013810e0 .concat8 [ 1 1 1 1], v0x600001038e10_0, v0x600001010870_0, v0x6000010682d0_0, v0x600001047cc0_0;
L_0x600001381180 .concat8 [ 1 1 1 1], v0x60000103a0a0_0, v0x600001011b00_0, v0x600001069560_0, v0x600001040fc0_0;
L_0x600001381220 .part L_0x600001383f20, 3, 1;
L_0x6000013812c0 .part L_0x600001381c20, 3, 1;
L_0x600001381360 .concat8 [ 1 1 1 1], L_0x6000013b2760, L_0x60000139c640, L_0x600001392a80, L_0x600001380dc0;
L_0x600001381400 .part L_0x600001381cc0, 3, 1;
L_0x6000013814a0 .concat8 [ 1 1 1 1], v0x60000103d7a0_0, v0x600001015200_0, v0x60000106cc60_0, v0x6000010446c0_0;
L_0x600001381540 .part L_0x600001383020, 3, 1;
L_0x6000013815e0 .concat8 [ 1 1 1 1], v0x60000103de60_0, v0x6000010158c0_0, v0x60000106d320_0, v0x600001044d80_0;
L_0x600001381680 .concat8 [ 1 1 1 1], v0x60000103e010_0, v0x600001015a70_0, v0x60000106d4d0_0, v0x600001044f30_0;
L_0x600001381720 .part L_0x600001383200, 3, 1;
L_0x6000013817c0 .part L_0x6000013833e0, 3, 1;
L_0x1400d2968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400d5548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400d8128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1400dad08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x600001381860 .concat8 [ 1 1 1 1], L_0x1400d2968, L_0x1400d5548, L_0x1400d8128, L_0x1400dad08;
L_0x600001381900 .concat8 [ 1 1 1 1], v0x60000103d3b0_0, v0x600001014e10_0, v0x60000106c870_0, v0x6000010442d0_0;
L_0x6000013819a0 .part L_0x6000013835c0, 3, 1;
L_0x600001381a40 .part L_0x6000013837a0, 3, 1;
L_0x600001381ae0 .part L_0x600001383840, 3, 1;
L_0x600001381b80 .concat8 [ 1 1 1 1], v0x60000103db90_0, v0x6000010155f0_0, v0x60000106d050_0, v0x600001044ab0_0;
L_0x1400d2b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d5740 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d8320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001381c20 .concat8 [ 1 1 1 1], L_0x1400d2b60, L_0x1400d5740, L_0x1400d8320, L_0x1400daf00;
L_0x1400d2ba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d5788 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400d8368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1400daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600001381cc0 .concat8 [ 1 1 1 1], L_0x1400d2ba8, L_0x1400d5788, L_0x1400d8368, L_0x1400daf48;
L_0x600001383020 .concat8 [ 1 1 1 1], L_0x600000987870, L_0x600000987bf0, L_0x600000987f70, L_0x6000009802a0;
L_0x600001383200 .concat8 [ 1 1 1 1], L_0x6000009878e0, L_0x600000987c60, L_0x60000098bcd0, L_0x600000980310;
L_0x6000013833e0 .concat8 [ 1 1 1 1], L_0x6000009879c0, L_0x600000987d40, L_0x600000980070, L_0x6000009803f0;
L_0x6000013835c0 .concat8 [ 1 1 1 1], L_0x600000987a30, L_0x600000987db0, L_0x6000009800e0, L_0x600000980460;
L_0x6000013837a0 .concat8 [ 1 1 1 1], L_0x600000987b10, L_0x600000987e90, L_0x6000009801c0, L_0x600000980540;
L_0x600001383840 .concat8 [ 1 1 1 1], L_0x600000987b80, L_0x600000987f00, L_0x600000980230, L_0x6000009805b0;
L_0x6000013fc320 .reduce/or L_0x600000981420;
L_0x6000013fc3c0 .reduce/or L_0x600000981490;
L_0x6000013fc460 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbbf0;
L_0x6000013fc500 .array/port v0x60000119ec70, L_0x6000013fc5a0;
L_0x6000013fc5a0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbc38;
L_0x6000013fc640 .array/port v0x60000119ed00, L_0x6000013fc6e0;
L_0x6000013fc6e0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbc80;
L_0x6000013fc780 .part/v L_0x6000013814a0, v0x60000119c6c0_0, 1;
L_0x6000013fc820 .array/port v0x60000119f2a0, L_0x6000013fc8c0;
L_0x6000013fc8c0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbd58;
L_0x6000013fc960 .part/v L_0x6000013815e0, v0x60000119c6c0_0, 1;
L_0x6000013fca00 .part/v L_0x600001381680, v0x60000119c6c0_0, 1;
L_0x6000013fcaa0 .part/v L_0x600001381860, v0x60000119c6c0_0, 1;
L_0x6000013fcb40 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbde8;
L_0x6000013fcbe0 .array/port v0x60000119ea30, L_0x6000013fcc80;
L_0x6000013fcc80 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbe30;
L_0x6000013fcd20 .array/port v0x60000119eac0, L_0x6000013fcdc0;
L_0x6000013fcdc0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dbe78;
L_0x6000013fce60 .part/v L_0x600001381900, v0x60000119c6c0_0, 1;
L_0x6000013fcf00 .part/v L_0x600001381b80, v0x60000119c6c0_0, 1;
S_0x138fc8740 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 4 307, 4 307 0, S_0x138f6e4f0;
 .timescale 0 0;
v0x6000010c7180_0 .var/i "i", 31 0;
S_0x138ff25a0 .scope generate, "axi_demux_gen[0]" "axi_demux_gen[0]" 4 351, 4 351 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038ffec0 .param/l "t" 1 4 351, +C4<00>;
L_0x600000987870 .functor AND 1, L_0x600001381e00, v0x600001198120_0, C4<1>, C4<1>;
L_0x6000009878e0 .functor AND 1, L_0x600001381f40, v0x600001198990_0, C4<1>, C4<1>;
L_0x600000987950 .functor BUFZ 2, v0x6000011983f0_0, C4<00>, C4<00>, C4<00>;
L_0x6000009879c0 .functor AND 1, L_0x600001382080, v0x600001198480_0, C4<1>, C4<1>;
L_0x600000987a30 .functor AND 1, L_0x6000013821c0, v0x60000119fcc0_0, C4<1>, C4<1>;
L_0x600000987aa0 .functor BUFZ 256, v0x600001198510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000987b10 .functor BUFZ 1, v0x600001198630_0, C4<0>, C4<0>, C4<0>;
L_0x600000987b80 .functor AND 1, L_0x600001382300, v0x6000011987e0_0, C4<1>, C4<1>;
v0x6000010c7210_0 .net *"_ivl_0", 2 0, L_0x600001381d60;  1 drivers
v0x6000010c72a0_0 .net *"_ivl_10", 2 0, L_0x600001381ea0;  1 drivers
L_0x1400db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c7330_0 .net *"_ivl_13", 0 0, L_0x1400db020;  1 drivers
L_0x1400db068 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010c73c0_0 .net/2u *"_ivl_14", 2 0, L_0x1400db068;  1 drivers
v0x6000010c7450_0 .net *"_ivl_16", 0 0, L_0x600001381f40;  1 drivers
v0x6000010c74e0_0 .net *"_ivl_19", 0 0, L_0x6000009878e0;  1 drivers
v0x6000010c7570_0 .net *"_ivl_23", 2 0, L_0x600001381fe0;  1 drivers
L_0x1400db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c7600_0 .net *"_ivl_26", 0 0, L_0x1400db0b0;  1 drivers
L_0x1400db0f8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010c7690_0 .net/2u *"_ivl_27", 2 0, L_0x1400db0f8;  1 drivers
v0x6000010c7720_0 .net *"_ivl_29", 0 0, L_0x600001382080;  1 drivers
L_0x1400daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c77b0_0 .net *"_ivl_3", 0 0, L_0x1400daf90;  1 drivers
v0x6000010c7840_0 .net *"_ivl_32", 0 0, L_0x6000009879c0;  1 drivers
v0x6000010c78d0_0 .net *"_ivl_33", 2 0, L_0x600001382120;  1 drivers
L_0x1400db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c7960_0 .net *"_ivl_36", 0 0, L_0x1400db140;  1 drivers
L_0x1400db188 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010c79f0_0 .net/2u *"_ivl_37", 2 0, L_0x1400db188;  1 drivers
v0x6000010c7a80_0 .net *"_ivl_39", 0 0, L_0x6000013821c0;  1 drivers
L_0x1400dafd8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010c7b10_0 .net/2u *"_ivl_4", 2 0, L_0x1400dafd8;  1 drivers
v0x6000010c7ba0_0 .net *"_ivl_42", 0 0, L_0x600000987a30;  1 drivers
v0x6000010c7c30_0 .net *"_ivl_47", 0 0, L_0x600000987b10;  1 drivers
v0x6000010c7cc0_0 .net *"_ivl_48", 2 0, L_0x600001382260;  1 drivers
L_0x1400db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c7d50_0 .net *"_ivl_51", 0 0, L_0x1400db1d0;  1 drivers
L_0x1400db218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010c7de0_0 .net/2u *"_ivl_52", 2 0, L_0x1400db218;  1 drivers
v0x6000010c7e70_0 .net *"_ivl_54", 0 0, L_0x600001382300;  1 drivers
v0x6000010c7f00_0 .net *"_ivl_57", 0 0, L_0x600000987b80;  1 drivers
v0x6000010cbe70_0 .net *"_ivl_6", 0 0, L_0x600001381e00;  1 drivers
v0x6000010cba80_0 .net *"_ivl_9", 0 0, L_0x600000987870;  1 drivers
L_0x600001381d60 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400daf90;
L_0x600001381e00 .cmp/eq 3, L_0x600001381d60, L_0x1400dafd8;
L_0x600001381ea0 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db020;
L_0x600001381f40 .cmp/eq 3, L_0x600001381ea0, L_0x1400db068;
L_0x600001381fe0 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db0b0;
L_0x600001382080 .cmp/eq 3, L_0x600001381fe0, L_0x1400db0f8;
L_0x600001382120 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db140;
L_0x6000013821c0 .cmp/eq 3, L_0x600001382120, L_0x1400db188;
L_0x600001382260 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db1d0;
L_0x600001382300 .cmp/eq 3, L_0x600001382260, L_0x1400db218;
S_0x138fc8300 .scope generate, "axi_demux_gen[1]" "axi_demux_gen[1]" 4 351, 4 351 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038fff40 .param/l "t" 1 4 351, +C4<01>;
L_0x600000987bf0 .functor AND 1, L_0x600001382440, v0x600001198120_0, C4<1>, C4<1>;
L_0x600000987c60 .functor AND 1, L_0x600001382580, v0x600001198990_0, C4<1>, C4<1>;
L_0x600000987cd0 .functor BUFZ 2, v0x6000011983f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000987d40 .functor AND 1, L_0x6000013826c0, v0x600001198480_0, C4<1>, C4<1>;
L_0x600000987db0 .functor AND 1, L_0x600001382800, v0x60000119fcc0_0, C4<1>, C4<1>;
L_0x600000987e20 .functor BUFZ 256, v0x600001198510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000987e90 .functor BUFZ 1, v0x600001198630_0, C4<0>, C4<0>, C4<0>;
L_0x600000987f00 .functor AND 1, L_0x600001382940, v0x6000011987e0_0, C4<1>, C4<1>;
v0x6000010cbc30_0 .net *"_ivl_0", 2 0, L_0x6000013823a0;  1 drivers
v0x6000010cb7b0_0 .net *"_ivl_10", 2 0, L_0x6000013824e0;  1 drivers
L_0x1400db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010d1290_0 .net *"_ivl_13", 0 0, L_0x1400db2f0;  1 drivers
L_0x1400db338 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010d1200_0 .net/2u *"_ivl_14", 2 0, L_0x1400db338;  1 drivers
v0x6000010edb00_0 .net *"_ivl_16", 0 0, L_0x600001382580;  1 drivers
v0x6000010eda70_0 .net *"_ivl_19", 0 0, L_0x600000987c60;  1 drivers
v0x600001081e60_0 .net *"_ivl_23", 2 0, L_0x600001382620;  1 drivers
L_0x1400db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000108a640_0 .net *"_ivl_26", 0 0, L_0x1400db380;  1 drivers
L_0x1400db3c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000108a5b0_0 .net/2u *"_ivl_27", 2 0, L_0x1400db3c8;  1 drivers
v0x6000010a73c0_0 .net *"_ivl_29", 0 0, L_0x6000013826c0;  1 drivers
L_0x1400db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010a7330_0 .net *"_ivl_3", 0 0, L_0x1400db260;  1 drivers
v0x6000010c0000_0 .net *"_ivl_32", 0 0, L_0x600000987d40;  1 drivers
v0x6000010c0090_0 .net *"_ivl_33", 2 0, L_0x600001382760;  1 drivers
L_0x1400db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c0120_0 .net *"_ivl_36", 0 0, L_0x1400db410;  1 drivers
L_0x1400db458 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010c01b0_0 .net/2u *"_ivl_37", 2 0, L_0x1400db458;  1 drivers
v0x6000010c0240_0 .net *"_ivl_39", 0 0, L_0x600001382800;  1 drivers
L_0x1400db2a8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010c02d0_0 .net/2u *"_ivl_4", 2 0, L_0x1400db2a8;  1 drivers
v0x6000010c0360_0 .net *"_ivl_42", 0 0, L_0x600000987db0;  1 drivers
v0x6000010c03f0_0 .net *"_ivl_47", 0 0, L_0x600000987e90;  1 drivers
v0x6000010c0480_0 .net *"_ivl_48", 2 0, L_0x6000013828a0;  1 drivers
L_0x1400db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010c0510_0 .net *"_ivl_51", 0 0, L_0x1400db4a0;  1 drivers
L_0x1400db4e8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010c05a0_0 .net/2u *"_ivl_52", 2 0, L_0x1400db4e8;  1 drivers
v0x6000010c0630_0 .net *"_ivl_54", 0 0, L_0x600001382940;  1 drivers
v0x6000010c06c0_0 .net *"_ivl_57", 0 0, L_0x600000987f00;  1 drivers
v0x6000010c0750_0 .net *"_ivl_6", 0 0, L_0x600001382440;  1 drivers
v0x6000010c07e0_0 .net *"_ivl_9", 0 0, L_0x600000987bf0;  1 drivers
L_0x6000013823a0 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db260;
L_0x600001382440 .cmp/eq 3, L_0x6000013823a0, L_0x1400db2a8;
L_0x6000013824e0 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db2f0;
L_0x600001382580 .cmp/eq 3, L_0x6000013824e0, L_0x1400db338;
L_0x600001382620 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db380;
L_0x6000013826c0 .cmp/eq 3, L_0x600001382620, L_0x1400db3c8;
L_0x600001382760 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db410;
L_0x600001382800 .cmp/eq 3, L_0x600001382760, L_0x1400db458;
L_0x6000013828a0 .concat [ 2 1 0 0], v0x60000119c6c0_0, L_0x1400db4a0;
L_0x600001382940 .cmp/eq 3, L_0x6000013828a0, L_0x1400db4e8;
S_0x138fc7ec0 .scope generate, "axi_demux_gen[2]" "axi_demux_gen[2]" 4 351, 4 351 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038fffc0 .param/l "t" 1 4 351, +C4<010>;
L_0x600000987f70 .functor AND 1, L_0x600001382a80, v0x600001198120_0, C4<1>, C4<1>;
L_0x60000098bcd0 .functor AND 1, L_0x600001382bc0, v0x600001198990_0, C4<1>, C4<1>;
L_0x600000980000 .functor BUFZ 2, v0x6000011983f0_0, C4<00>, C4<00>, C4<00>;
L_0x600000980070 .functor AND 1, L_0x600001382d00, v0x600001198480_0, C4<1>, C4<1>;
L_0x6000009800e0 .functor AND 1, L_0x600001382e40, v0x60000119fcc0_0, C4<1>, C4<1>;
L_0x600000980150 .functor BUFZ 256, v0x600001198510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009801c0 .functor BUFZ 1, v0x600001198630_0, C4<0>, C4<0>, C4<0>;
L_0x600000980230 .functor AND 1, L_0x600001382f80, v0x6000011987e0_0, C4<1>, C4<1>;
v0x6000010c0870_0 .net *"_ivl_0", 3 0, L_0x6000013829e0;  1 drivers
v0x6000010c0900_0 .net *"_ivl_10", 3 0, L_0x600001382b20;  1 drivers
L_0x1400db5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c0990_0 .net *"_ivl_13", 1 0, L_0x1400db5c0;  1 drivers
L_0x1400db608 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010c0a20_0 .net/2u *"_ivl_14", 3 0, L_0x1400db608;  1 drivers
v0x6000010c0ab0_0 .net *"_ivl_16", 0 0, L_0x600001382bc0;  1 drivers
v0x6000010c0b40_0 .net *"_ivl_19", 0 0, L_0x60000098bcd0;  1 drivers
v0x6000010c0bd0_0 .net *"_ivl_23", 3 0, L_0x600001382c60;  1 drivers
L_0x1400db650 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c0c60_0 .net *"_ivl_26", 1 0, L_0x1400db650;  1 drivers
L_0x1400db698 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010c0cf0_0 .net/2u *"_ivl_27", 3 0, L_0x1400db698;  1 drivers
v0x6000010c0d80_0 .net *"_ivl_29", 0 0, L_0x600001382d00;  1 drivers
L_0x1400db530 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c0e10_0 .net *"_ivl_3", 1 0, L_0x1400db530;  1 drivers
v0x6000010c0ea0_0 .net *"_ivl_32", 0 0, L_0x600000980070;  1 drivers
v0x6000010c0f30_0 .net *"_ivl_33", 3 0, L_0x600001382da0;  1 drivers
L_0x1400db6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c0fc0_0 .net *"_ivl_36", 1 0, L_0x1400db6e0;  1 drivers
L_0x1400db728 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010c1050_0 .net/2u *"_ivl_37", 3 0, L_0x1400db728;  1 drivers
v0x6000010c10e0_0 .net *"_ivl_39", 0 0, L_0x600001382e40;  1 drivers
L_0x1400db578 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010c1170_0 .net/2u *"_ivl_4", 3 0, L_0x1400db578;  1 drivers
v0x6000010c1200_0 .net *"_ivl_42", 0 0, L_0x6000009800e0;  1 drivers
v0x6000010c1290_0 .net *"_ivl_47", 0 0, L_0x6000009801c0;  1 drivers
v0x6000010c1320_0 .net *"_ivl_48", 3 0, L_0x600001382ee0;  1 drivers
L_0x1400db770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c13b0_0 .net *"_ivl_51", 1 0, L_0x1400db770;  1 drivers
L_0x1400db7b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010c1440_0 .net/2u *"_ivl_52", 3 0, L_0x1400db7b8;  1 drivers
v0x6000010c14d0_0 .net *"_ivl_54", 0 0, L_0x600001382f80;  1 drivers
v0x6000010c1560_0 .net *"_ivl_57", 0 0, L_0x600000980230;  1 drivers
v0x6000010c15f0_0 .net *"_ivl_6", 0 0, L_0x600001382a80;  1 drivers
v0x6000010c1680_0 .net *"_ivl_9", 0 0, L_0x600000987f70;  1 drivers
L_0x6000013829e0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db530;
L_0x600001382a80 .cmp/eq 4, L_0x6000013829e0, L_0x1400db578;
L_0x600001382b20 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db5c0;
L_0x600001382bc0 .cmp/eq 4, L_0x600001382b20, L_0x1400db608;
L_0x600001382c60 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db650;
L_0x600001382d00 .cmp/eq 4, L_0x600001382c60, L_0x1400db698;
L_0x600001382da0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db6e0;
L_0x600001382e40 .cmp/eq 4, L_0x600001382da0, L_0x1400db728;
L_0x600001382ee0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db770;
L_0x600001382f80 .cmp/eq 4, L_0x600001382ee0, L_0x1400db7b8;
S_0x138fedd50 .scope generate, "axi_demux_gen[3]" "axi_demux_gen[3]" 4 351, 4 351 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000037c2ec0 .param/l "t" 1 4 351, +C4<011>;
L_0x6000009802a0 .functor AND 1, L_0x600001383160, v0x600001198120_0, C4<1>, C4<1>;
L_0x600000980310 .functor AND 1, L_0x600001383340, v0x600001198990_0, C4<1>, C4<1>;
L_0x600000980380 .functor BUFZ 2, v0x6000011983f0_0, C4<00>, C4<00>, C4<00>;
L_0x6000009803f0 .functor AND 1, L_0x600001383520, v0x600001198480_0, C4<1>, C4<1>;
L_0x600000980460 .functor AND 1, L_0x600001383700, v0x60000119fcc0_0, C4<1>, C4<1>;
L_0x6000009804d0 .functor BUFZ 256, v0x600001198510_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000980540 .functor BUFZ 1, v0x600001198630_0, C4<0>, C4<0>, C4<0>;
L_0x6000009805b0 .functor AND 1, L_0x600001383980, v0x6000011987e0_0, C4<1>, C4<1>;
v0x6000010c1710_0 .net *"_ivl_0", 3 0, L_0x6000013830c0;  1 drivers
v0x6000010c17a0_0 .net *"_ivl_10", 3 0, L_0x6000013832a0;  1 drivers
L_0x1400db890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c1830_0 .net *"_ivl_13", 1 0, L_0x1400db890;  1 drivers
L_0x1400db8d8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010c18c0_0 .net/2u *"_ivl_14", 3 0, L_0x1400db8d8;  1 drivers
v0x6000010c1950_0 .net *"_ivl_16", 0 0, L_0x600001383340;  1 drivers
v0x6000010c19e0_0 .net *"_ivl_19", 0 0, L_0x600000980310;  1 drivers
v0x6000010c1a70_0 .net *"_ivl_23", 3 0, L_0x600001383480;  1 drivers
L_0x1400db920 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c1b00_0 .net *"_ivl_26", 1 0, L_0x1400db920;  1 drivers
L_0x1400db968 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010c1b90_0 .net/2u *"_ivl_27", 3 0, L_0x1400db968;  1 drivers
v0x6000010c1c20_0 .net *"_ivl_29", 0 0, L_0x600001383520;  1 drivers
L_0x1400db800 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c1cb0_0 .net *"_ivl_3", 1 0, L_0x1400db800;  1 drivers
v0x6000010c1d40_0 .net *"_ivl_32", 0 0, L_0x6000009803f0;  1 drivers
v0x6000010c1dd0_0 .net *"_ivl_33", 3 0, L_0x600001383660;  1 drivers
L_0x1400db9b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c1e60_0 .net *"_ivl_36", 1 0, L_0x1400db9b0;  1 drivers
L_0x1400db9f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010c1ef0_0 .net/2u *"_ivl_37", 3 0, L_0x1400db9f8;  1 drivers
v0x6000010c1f80_0 .net *"_ivl_39", 0 0, L_0x600001383700;  1 drivers
L_0x1400db848 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010c2010_0 .net/2u *"_ivl_4", 3 0, L_0x1400db848;  1 drivers
v0x6000010c20a0_0 .net *"_ivl_42", 0 0, L_0x600000980460;  1 drivers
v0x6000010c2130_0 .net *"_ivl_47", 0 0, L_0x600000980540;  1 drivers
v0x6000010c21c0_0 .net *"_ivl_48", 3 0, L_0x6000013838e0;  1 drivers
L_0x1400dba40 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010c2250_0 .net *"_ivl_51", 1 0, L_0x1400dba40;  1 drivers
L_0x1400dba88 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010c22e0_0 .net/2u *"_ivl_52", 3 0, L_0x1400dba88;  1 drivers
v0x6000010c2370_0 .net *"_ivl_54", 0 0, L_0x600001383980;  1 drivers
v0x6000010c2400_0 .net *"_ivl_57", 0 0, L_0x6000009805b0;  1 drivers
v0x6000010c2490_0 .net *"_ivl_6", 0 0, L_0x600001383160;  1 drivers
v0x6000010c2520_0 .net *"_ivl_9", 0 0, L_0x6000009802a0;  1 drivers
L_0x6000013830c0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db800;
L_0x600001383160 .cmp/eq 4, L_0x6000013830c0, L_0x1400db848;
L_0x6000013832a0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db890;
L_0x600001383340 .cmp/eq 4, L_0x6000013832a0, L_0x1400db8d8;
L_0x600001383480 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db920;
L_0x600001383520 .cmp/eq 4, L_0x600001383480, L_0x1400db968;
L_0x600001383660 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400db9b0;
L_0x600001383700 .cmp/eq 4, L_0x600001383660, L_0x1400db9f8;
L_0x6000013838e0 .concat [ 2 2 0 0], v0x60000119c6c0_0, L_0x1400dba40;
L_0x600001383980 .cmp/eq 4, L_0x6000013838e0, L_0x1400dba88;
S_0x138feb700 .scope module, "gcp_inst" "global_cmd_processor" 4 167, 5 13 0, S_0x138f6e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 12 "s_axi_awaddr";
    .port_info 3 /INPUT 1 "s_axi_awvalid";
    .port_info 4 /OUTPUT 1 "s_axi_awready";
    .port_info 5 /INPUT 32 "s_axi_wdata";
    .port_info 6 /INPUT 4 "s_axi_wstrb";
    .port_info 7 /INPUT 1 "s_axi_wvalid";
    .port_info 8 /OUTPUT 1 "s_axi_wready";
    .port_info 9 /OUTPUT 2 "s_axi_bresp";
    .port_info 10 /OUTPUT 1 "s_axi_bvalid";
    .port_info 11 /INPUT 1 "s_axi_bready";
    .port_info 12 /INPUT 12 "s_axi_araddr";
    .port_info 13 /INPUT 1 "s_axi_arvalid";
    .port_info 14 /OUTPUT 1 "s_axi_arready";
    .port_info 15 /OUTPUT 32 "s_axi_rdata";
    .port_info 16 /OUTPUT 2 "s_axi_rresp";
    .port_info 17 /OUTPUT 1 "s_axi_rvalid";
    .port_info 18 /INPUT 1 "s_axi_rready";
    .port_info 19 /OUTPUT 4 "tpc_start";
    .port_info 20 /OUTPUT 80 "tpc_start_pc";
    .port_info 21 /INPUT 4 "tpc_busy";
    .port_info 22 /INPUT 4 "tpc_done";
    .port_info 23 /INPUT 4 "tpc_error";
    .port_info 24 /OUTPUT 1 "global_sync_out";
    .port_info 25 /INPUT 4 "sync_request";
    .port_info 26 /OUTPUT 4 "sync_grant";
    .port_info 27 /OUTPUT 1 "irq";
P_0x139861d80 .param/l "ADDR_CTRL" 1 5 97, C4<000000000000>;
P_0x139861dc0 .param/l "ADDR_IRQ_EN" 1 5 99, C4<000000001000>;
P_0x139861e00 .param/l "ADDR_IRQ_STATUS" 1 5 100, C4<000000001100>;
P_0x139861e40 .param/l "ADDR_STATUS" 1 5 98, C4<000000000100>;
P_0x139861e80 .param/l "ADDR_TPC_BASE" 1 5 101, C4<000100000000>;
P_0x139861ec0 .param/l "ADDR_TPC_STRIDE" 1 5 102, C4<000000010000>;
P_0x139861f00 .param/l "AXI_ADDR_W" 0 5 16, +C4<00000000000000000000000000001100>;
P_0x139861f40 .param/l "AXI_DATA_W" 0 5 17, +C4<00000000000000000000000000100000>;
P_0x139861f80 .param/l "AXI_IDLE" 1 5 115, C4<000>;
P_0x139861fc0 .param/l "AXI_READ_DATA" 1 5 117, C4<010>;
P_0x139862000 .param/l "AXI_WRITE_RESP" 1 5 116, C4<001>;
P_0x139862040 .param/l "NUM_TPCS" 0 5 14, +C4<0000000000000000000000000000000000000000000000000000000000000100>;
P_0x139862080 .param/l "SRAM_ADDR_W" 0 5 15, +C4<00000000000000000000000000010100>;
L_0x600000980b60 .functor NOT 4, L_0x6000013fc0a0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000980bd0 .functor OR 4, v0x60000103cc60_0, L_0x600000980b60, C4<0000>, C4<0000>;
L_0x1400dbad0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000980c40 .functor OR 4, L_0x600000980bd0, L_0x1400dbad0, C4<0000>, C4<0000>;
L_0x600000980d20 .functor NOT 4, L_0x6000013fc1e0, C4<0000>, C4<0000>, C4<0000>;
L_0x600000980d90 .functor OR 4, L_0x600001381180, L_0x600000980d20, C4<0000>, C4<0000>;
L_0x1400dbb18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x600000980e00 .functor OR 4, L_0x600000980d90, L_0x1400dbb18, C4<0000>, C4<0000>;
L_0x600000980e70 .functor BUFZ 1, v0x60000103c120_0, C4<0>, C4<0>, C4<0>;
L_0x600000980ee0 .functor BUFZ 1, v0x60000103c870_0, C4<0>, C4<0>, C4<0>;
L_0x600000980f50 .functor BUFZ 1, v0x60000103c3f0_0, C4<0>, C4<0>, C4<0>;
L_0x600000980fc0 .functor BUFZ 1, v0x6000010c3e70_0, C4<0>, C4<0>, C4<0>;
L_0x600000981030 .functor BUFZ 32, v0x6000010c37b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x6000009810a0 .functor BUFZ 1, v0x60000103c6c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000981110 .functor BUFZ 1, v0x6000010c38d0_0, C4<0>, C4<0>, C4<0>;
L_0x6000009811f0 .functor BUFZ 1, v0x6000010c3c30_0, C4<0>, C4<0>, C4<0>;
v0x6000010c3060_0 .net *"_ivl_27", 3 0, L_0x6000013fc0a0;  1 drivers
v0x6000010c30f0_0 .net *"_ivl_28", 3 0, L_0x600000980b60;  1 drivers
v0x6000010c3180_0 .net *"_ivl_30", 3 0, L_0x600000980bd0;  1 drivers
v0x6000010c3210_0 .net/2u *"_ivl_32", 3 0, L_0x1400dbad0;  1 drivers
v0x6000010c32a0_0 .net *"_ivl_34", 3 0, L_0x600000980c40;  1 drivers
v0x6000010c3330_0 .net *"_ivl_39", 3 0, L_0x6000013fc1e0;  1 drivers
v0x6000010c33c0_0 .net *"_ivl_40", 3 0, L_0x600000980d20;  1 drivers
v0x6000010c3450_0 .net *"_ivl_42", 3 0, L_0x600000980d90;  1 drivers
v0x6000010c34e0_0 .net/2u *"_ivl_44", 3 0, L_0x1400dbb18;  1 drivers
v0x6000010c3570_0 .net *"_ivl_46", 3 0, L_0x600000980e00;  1 drivers
v0x6000010c3600_0 .net "all_enabled_done", 0 0, L_0x6000013fc140;  1 drivers
v0x6000010c3690_0 .net "all_sync_requested", 0 0, L_0x6000013fc280;  1 drivers
v0x6000010c3720_0 .var "axi_addr_reg", 11 0;
v0x6000010c37b0_0 .var "axi_rdata_reg", 31 0;
v0x6000010c3840_0 .var "axi_state", 2 0;
v0x6000010c38d0_0 .var "barrier_active", 0 0;
v0x6000010c3960_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010c39f0_0 .var "global_start_pulse", 0 0;
v0x6000010c3a80_0 .net "global_sync_out", 0 0, L_0x600000981110;  alias, 1 drivers
v0x6000010c3b10_0 .net "irq", 0 0, L_0x6000009811f0;  alias, 1 drivers
v0x6000010c3ba0_0 .var "irq_enable", 0 0;
v0x6000010c3c30_0 .var "irq_status", 0 0;
v0x6000010c3cc0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010c3d50_0 .net "s_axi_araddr", 11 0, v0x600001198c60_0;  alias, 1 drivers
v0x6000010c3de0_0 .net "s_axi_arready", 0 0, L_0x600000980fc0;  alias, 1 drivers
v0x6000010c3e70_0 .var "s_axi_arready_reg", 0 0;
v0x6000010c3f00_0 .net "s_axi_arvalid", 0 0, v0x600001198d80_0;  alias, 1 drivers
v0x60000103c000_0 .net "s_axi_awaddr", 11 0, v0x600001198e10_0;  alias, 1 drivers
v0x60000103c090_0 .net "s_axi_awready", 0 0, L_0x600000980e70;  alias, 1 drivers
v0x60000103c120_0 .var "s_axi_awready_reg", 0 0;
v0x60000103c1b0_0 .net "s_axi_awvalid", 0 0, v0x600001198f30_0;  alias, 1 drivers
v0x60000103c240_0 .net "s_axi_bready", 0 0, v0x600001198fc0_0;  alias, 1 drivers
v0x60000103c2d0_0 .net "s_axi_bresp", 1 0, L_0x1400dbb60;  alias, 1 drivers
v0x60000103c360_0 .net "s_axi_bvalid", 0 0, L_0x600000980f50;  alias, 1 drivers
v0x60000103c3f0_0 .var "s_axi_bvalid_reg", 0 0;
v0x60000103c480_0 .net "s_axi_rdata", 31 0, L_0x600000981030;  alias, 1 drivers
v0x60000103c510_0 .net "s_axi_rready", 0 0, v0x600001199200_0;  alias, 1 drivers
v0x60000103c5a0_0 .net "s_axi_rresp", 1 0, L_0x1400dbba8;  alias, 1 drivers
v0x60000103c630_0 .net "s_axi_rvalid", 0 0, L_0x6000009810a0;  alias, 1 drivers
v0x60000103c6c0_0 .var "s_axi_rvalid_reg", 0 0;
v0x60000103c750_0 .net "s_axi_wdata", 31 0, v0x6000011993b0_0;  alias, 1 drivers
v0x60000103c7e0_0 .net "s_axi_wready", 0 0, L_0x600000980ee0;  alias, 1 drivers
v0x60000103c870_0 .var "s_axi_wready_reg", 0 0;
v0x60000103c900_0 .net "s_axi_wstrb", 3 0, v0x6000011994d0_0;  alias, 1 drivers
v0x60000103c990_0 .net "s_axi_wvalid", 0 0, v0x600001199560_0;  alias, 1 drivers
v0x60000103ca20_0 .net "sync_grant", 3 0, L_0x600001383f20;  alias, 1 drivers
v0x60000103cab0_0 .net "sync_request", 3 0, L_0x600001381180;  alias, 1 drivers
v0x60000103cb40_0 .net "tpc_busy", 3 0, L_0x600001380fa0;  alias, 1 drivers
v0x60000103cbd0_0 .net "tpc_done", 3 0, L_0x600001381040;  alias, 1 drivers
v0x60000103cc60_0 .var "tpc_done_latch", 3 0;
v0x60000103ccf0_0 .var "tpc_enable", 7 0;
v0x60000103cd80_0 .net "tpc_error", 3 0, L_0x6000013810e0;  alias, 1 drivers
v0x60000103ce10 .array "tpc_pc", 3 0, 19 0;
v0x60000103cea0_0 .net "tpc_start", 3 0, L_0x600001383de0;  alias, 1 drivers
v0x60000103cf30 .array "tpc_start_pc", 3 0;
v0x60000103cf30_0 .net v0x60000103cf30 0, 19 0, v0x60000103ce10_0; 1 drivers
v0x60000103cf30_1 .net v0x60000103cf30 1, 19 0, v0x60000103ce10_1; 1 drivers
v0x60000103cf30_2 .net v0x60000103cf30 2, 19 0, v0x60000103ce10_2; 1 drivers
v0x60000103cf30_3 .net v0x60000103cf30 3, 19 0, v0x60000103ce10_3; 1 drivers
E_0x6000038f8380/0 .event negedge, v0x6000010c3cc0_0;
E_0x6000038f8380/1 .event posedge, v0x6000010c3960_0;
E_0x6000038f8380 .event/or E_0x6000038f8380/0, E_0x6000038f8380/1;
L_0x600001383a20 .part v0x60000103ccf0_0, 0, 1;
L_0x600001383ac0 .part L_0x600001381180, 0, 1;
L_0x600001383b60 .part v0x60000103ccf0_0, 1, 1;
L_0x600001383c00 .part L_0x600001381180, 1, 1;
L_0x600001383ca0 .part v0x60000103ccf0_0, 2, 1;
L_0x600001383d40 .part L_0x600001381180, 2, 1;
L_0x600001383de0 .concat8 [ 1 1 1 1], L_0x600000980620, L_0x600000980770, L_0x6000009808c0, L_0x600000980a10;
L_0x600001383e80 .part v0x60000103ccf0_0, 3, 1;
L_0x600001383f20 .concat8 [ 1 1 1 1], L_0x600000980700, L_0x600000980850, L_0x6000009809a0, L_0x600000980af0;
L_0x6000013fc000 .part L_0x600001381180, 3, 1;
L_0x6000013fc0a0 .part v0x60000103ccf0_0, 0, 4;
L_0x6000013fc140 .reduce/and L_0x600000980c40;
L_0x6000013fc1e0 .part v0x60000103ccf0_0, 0, 4;
L_0x6000013fc280 .reduce/and L_0x600000980e00;
S_0x138fe90b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 172, 5 172 0, S_0x138feb700;
 .timescale 0 0;
v0x6000010c25b0_0 .var/i "i", 31 0;
S_0x138fe6a60 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 5 216, 5 216 0, S_0x138feb700;
 .timescale 0 0;
v0x6000010c2640_0 .var/i "i", 31 0;
S_0x138fe4410 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 5 254, 5 254 0, S_0x138feb700;
 .timescale 0 0;
v0x6000010c26d0_0 .var/i "i", 31 0;
S_0x138fe1dc0 .scope generate, "tpc_ctrl_gen[0]" "tpc_ctrl_gen[0]" 5 330, 5 330 0, S_0x138feb700;
 .timescale 0 0;
P_0x6000038f83c0 .param/l "t" 1 5 330, +C4<00>;
L_0x600000980620 .functor AND 1, v0x6000010c39f0_0, L_0x600001383a20, C4<1>, C4<1>;
L_0x600000980700 .functor AND 1, v0x6000010c38d0_0, L_0x600001383ac0, C4<1>, C4<1>;
v0x6000010c2760_0 .net *"_ivl_0", 0 0, L_0x600001383a20;  1 drivers
v0x6000010c27f0_0 .net *"_ivl_2", 0 0, L_0x600000980620;  1 drivers
v0x6000010c2880_0 .net *"_ivl_7", 0 0, L_0x600001383ac0;  1 drivers
v0x6000010c2910_0 .net *"_ivl_9", 0 0, L_0x600000980700;  1 drivers
S_0x138fdf770 .scope generate, "tpc_ctrl_gen[1]" "tpc_ctrl_gen[1]" 5 330, 5 330 0, S_0x138feb700;
 .timescale 0 0;
P_0x6000038f8480 .param/l "t" 1 5 330, +C4<01>;
L_0x600000980770 .functor AND 1, v0x6000010c39f0_0, L_0x600001383b60, C4<1>, C4<1>;
L_0x600000980850 .functor AND 1, v0x6000010c38d0_0, L_0x600001383c00, C4<1>, C4<1>;
v0x6000010c29a0_0 .net *"_ivl_0", 0 0, L_0x600001383b60;  1 drivers
v0x6000010c2a30_0 .net *"_ivl_2", 0 0, L_0x600000980770;  1 drivers
v0x6000010c2ac0_0 .net *"_ivl_7", 0 0, L_0x600001383c00;  1 drivers
v0x6000010c2b50_0 .net *"_ivl_9", 0 0, L_0x600000980850;  1 drivers
S_0x138fdd120 .scope generate, "tpc_ctrl_gen[2]" "tpc_ctrl_gen[2]" 5 330, 5 330 0, S_0x138feb700;
 .timescale 0 0;
P_0x6000038f8500 .param/l "t" 1 5 330, +C4<010>;
L_0x6000009808c0 .functor AND 1, v0x6000010c39f0_0, L_0x600001383ca0, C4<1>, C4<1>;
L_0x6000009809a0 .functor AND 1, v0x6000010c38d0_0, L_0x600001383d40, C4<1>, C4<1>;
v0x6000010c2be0_0 .net *"_ivl_0", 0 0, L_0x600001383ca0;  1 drivers
v0x6000010c2c70_0 .net *"_ivl_2", 0 0, L_0x6000009808c0;  1 drivers
v0x6000010c2d00_0 .net *"_ivl_7", 0 0, L_0x600001383d40;  1 drivers
v0x6000010c2d90_0 .net *"_ivl_9", 0 0, L_0x6000009809a0;  1 drivers
S_0x138fdaad0 .scope generate, "tpc_ctrl_gen[3]" "tpc_ctrl_gen[3]" 5 330, 5 330 0, S_0x138feb700;
 .timescale 0 0;
P_0x6000038f8580 .param/l "t" 1 5 330, +C4<011>;
L_0x600000980a10 .functor AND 1, v0x6000010c39f0_0, L_0x600001383e80, C4<1>, C4<1>;
L_0x600000980af0 .functor AND 1, v0x6000010c38d0_0, L_0x6000013fc000, C4<1>, C4<1>;
v0x6000010c2e20_0 .net *"_ivl_0", 0 0, L_0x600001383e80;  1 drivers
v0x6000010c2eb0_0 .net *"_ivl_2", 0 0, L_0x600000980a10;  1 drivers
v0x6000010c2f40_0 .net *"_ivl_7", 0 0, L_0x6000013fc000;  1 drivers
v0x6000010c2fd0_0 .net *"_ivl_9", 0 0, L_0x600000980af0;  1 drivers
S_0x138fd5e30 .scope generate, "tpc_gen[0]" "tpc_gen[0]" 4 212, 4 212 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038f8600 .param/l "t" 1 4 212, +C4<00>;
v0x600001014900_0 .net/2u *"_ivl_28", 0 0, L_0x1400d2b60;  1 drivers
v0x600001014990_0 .net/2u *"_ivl_30", 0 0, L_0x1400d2ba8;  1 drivers
S_0x138fd37e0 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138fd5e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13903b800 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x13903b840 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x13903b880 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x13903b8c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x13903b900 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x13903b940 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x13903b980 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x13903b9c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x13903ba00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x13903ba40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x13903ba80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x13903bac0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x13903bb00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x13903bb40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x13903bb80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000000>;
P_0x13903bbc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x13903bc00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x600000990700 .functor BUFZ 1, v0x60000101a010_0, C4<0>, C4<0>, C4<0>;
L_0x600000999110 .functor OR 1, L_0x6000013b6d00, L_0x6000013b5d60, C4<0>, C4<0>;
L_0x6000009990a0 .functor AND 1, L_0x600000999180, L_0x600000999110, C4<1>, C4<1>;
L_0x600000999030 .functor BUFZ 1, v0x60000101b060_0, C4<0>, C4<0>, C4<0>;
L_0x600000998fc0 .functor BUFZ 1, v0x60000101ab50_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a1730 .functor AND 1, L_0x6000013b24e0, L_0x6000013b2760, C4<1>, C4<1>;
L_0x6000009a17a0 .functor AND 1, L_0x6000009a1730, L_0x6000013b1f40, C4<1>, C4<1>;
v0x600001018000_0 .net *"_ivl_24", 19 0, L_0x6000013b73e0;  1 drivers
L_0x1400d2530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001018090_0 .net *"_ivl_27", 3 0, L_0x1400d2530;  1 drivers
v0x600001018120_0 .net *"_ivl_28", 19 0, L_0x6000013b7200;  1 drivers
L_0x1400d2578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010181b0_0 .net *"_ivl_31", 14 0, L_0x1400d2578;  1 drivers
L_0x1400d25c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001018240_0 .net/2u *"_ivl_34", 2 0, L_0x1400d25c0;  1 drivers
v0x6000010182d0_0 .net *"_ivl_38", 19 0, L_0x6000013b6f80;  1 drivers
L_0x1400d2608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001018360_0 .net *"_ivl_41", 3 0, L_0x1400d2608;  1 drivers
v0x6000010183f0_0 .net *"_ivl_42", 19 0, L_0x6000013b70c0;  1 drivers
L_0x1400d2650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001018480_0 .net *"_ivl_45", 3 0, L_0x1400d2650;  1 drivers
L_0x1400d2698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001018510_0 .net/2u *"_ivl_48", 2 0, L_0x1400d2698;  1 drivers
v0x6000010185a0_0 .net *"_ivl_52", 19 0, L_0x6000013b6b20;  1 drivers
L_0x1400d26e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001018630_0 .net *"_ivl_55", 3 0, L_0x1400d26e0;  1 drivers
v0x6000010186c0_0 .net *"_ivl_56", 19 0, L_0x6000013b6bc0;  1 drivers
L_0x1400d2728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001018750_0 .net *"_ivl_59", 3 0, L_0x1400d2728;  1 drivers
L_0x1400d2770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000010187e0_0 .net *"_ivl_63", 127 0, L_0x1400d2770;  1 drivers
v0x600001018870_0 .net *"_ivl_65", 127 0, L_0x6000013b6da0;  1 drivers
L_0x1400d27b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001018900_0 .net/2u *"_ivl_68", 2 0, L_0x1400d27b8;  1 drivers
v0x600001018990_0 .net *"_ivl_70", 0 0, L_0x6000013b6d00;  1 drivers
L_0x1400d2800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001018a20_0 .net/2u *"_ivl_72", 2 0, L_0x1400d2800;  1 drivers
v0x600001018ab0_0 .net *"_ivl_74", 0 0, L_0x6000013b5d60;  1 drivers
v0x600001018b40_0 .net *"_ivl_77", 0 0, L_0x600000999110;  1 drivers
v0x600001018bd0_0 .net *"_ivl_87", 0 0, L_0x6000009a1730;  1 drivers
v0x600001018c60_0 .net *"_ivl_89", 0 0, L_0x6000013b1f40;  1 drivers
v0x600001018cf0_0 .var "act_data_d", 31 0;
v0x600001018d80_0 .var "act_valid_d", 0 0;
v0x600001018e10_0 .var "act_valid_d2", 0 0;
v0x600001018ea0_0 .net "axi_araddr", 39 0, L_0x6000009a1ab0;  alias, 1 drivers
v0x600001018f30_0 .net "axi_arlen", 7 0, L_0x6000009a1b20;  alias, 1 drivers
v0x600001018fc0_0 .net "axi_arready", 0 0, L_0x6000013b1c20;  1 drivers
v0x600001019050_0 .net "axi_arvalid", 0 0, v0x60000103d3b0_0;  1 drivers
v0x6000010190e0_0 .net "axi_awaddr", 39 0, L_0x6000009a27d0;  alias, 1 drivers
v0x600001019170_0 .net "axi_awlen", 7 0, L_0x6000009a1f10;  alias, 1 drivers
v0x600001019200_0 .net "axi_awready", 0 0, L_0x6000013b23a0;  1 drivers
v0x600001019290_0 .net "axi_awvalid", 0 0, v0x60000103d7a0_0;  1 drivers
v0x600001019320_0 .net "axi_bready", 0 0, L_0x1400d2968;  1 drivers
v0x6000010193b0_0 .net "axi_bresp", 1 0, L_0x600000987950;  alias, 1 drivers
v0x600001019440_0 .net "axi_bvalid", 0 0, L_0x6000013b2260;  1 drivers
v0x6000010194d0_0 .net "axi_rdata", 255 0, L_0x600000987aa0;  alias, 1 drivers
v0x600001019560_0 .net "axi_rlast", 0 0, L_0x6000013b2120;  1 drivers
v0x6000010195f0_0 .net "axi_rready", 0 0, v0x60000103db90_0;  1 drivers
v0x600001019680_0 .net "axi_rvalid", 0 0, L_0x6000013b1cc0;  1 drivers
v0x600001019710_0 .net "axi_wdata", 255 0, L_0x6000009a1ce0;  alias, 1 drivers
v0x6000010197a0_0 .net "axi_wlast", 0 0, v0x60000103de60_0;  1 drivers
v0x600001019830_0 .net "axi_wready", 0 0, L_0x6000013b1b80;  1 drivers
v0x6000010198c0_0 .net "axi_wvalid", 0 0, v0x60000103e010_0;  1 drivers
v0x600001019950_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010199e0_0 .net "dma_lcp_done", 0 0, L_0x6000009a2ca0;  1 drivers
v0x600001019a70_0 .net "dma_lcp_ready", 0 0, L_0x6000013b3de0;  1 drivers
v0x600001019b00_0 .net "dma_sram_addr", 19 0, v0x60000103ed90_0;  1 drivers
v0x600001019b90_0 .net "dma_sram_rdata", 255 0, L_0x6000009a1880;  1 drivers
v0x600001019c20_0 .net "dma_sram_re", 0 0, L_0x6000009a2760;  1 drivers
v0x600001019cb0_0 .net "dma_sram_ready", 0 0, L_0x6000013b2080;  1 drivers
v0x600001019d40_0 .net "dma_sram_wdata", 255 0, L_0x6000009a2680;  1 drivers
v0x600001019dd0_0 .net "dma_sram_we", 0 0, L_0x6000009a26f0;  1 drivers
v0x600001019e60_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x600001019ef0 .array "instr_mem", 4095 0, 127 0;
v0x600001019f80_0 .var "instr_rdata_reg", 127 0;
v0x60000101a010_0 .var "instr_valid_reg", 0 0;
v0x60000101a0a0_0 .net "lcp_dma_cmd", 127 0, v0x600001038990_0;  1 drivers
v0x60000101a130_0 .net "lcp_dma_valid", 0 0, L_0x600000991f80;  1 drivers
v0x60000101a1c0_0 .net "lcp_imem_addr", 19 0, L_0x600000990850;  1 drivers
v0x60000101a250_0 .net "lcp_imem_data", 127 0, v0x600001019f80_0;  1 drivers
v0x60000101a2e0_0 .net "lcp_imem_re", 0 0, L_0x600000990540;  1 drivers
v0x60000101a370_0 .net "lcp_imem_valid", 0 0, L_0x600000990700;  1 drivers
v0x60000101a400_0 .net "lcp_mxu_cmd", 127 0, v0x600001039680_0;  1 drivers
v0x60000101a490_0 .net "lcp_mxu_valid", 0 0, L_0x600000990150;  1 drivers
v0x60000101a520_0 .net "lcp_vpu_cmd", 127 0, v0x60000103a250_0;  1 drivers
v0x60000101a5b0_0 .net "lcp_vpu_valid", 0 0, L_0x600000990070;  1 drivers
v0x60000101a640_0 .net "mxu_a_addr", 19 0, L_0x6000013b7160;  1 drivers
v0x60000101a6d0_0 .net "mxu_a_rdata", 255 0, L_0x6000009a1960;  1 drivers
v0x60000101a760_0 .net "mxu_a_re", 0 0, L_0x6000013b6a80;  1 drivers
v0x60000101a7f0_0 .net "mxu_a_ready", 0 0, L_0x6000013b2440;  1 drivers
v0x60000101a880_0 .net "mxu_cfg_k", 15 0, L_0x6000013a95e0;  1 drivers
v0x60000101a910_0 .net "mxu_cfg_m", 15 0, L_0x6000013a94a0;  1 drivers
v0x60000101a9a0_0 .net "mxu_cfg_n", 15 0, L_0x6000013a9540;  1 drivers
v0x60000101aa30_0 .var "mxu_col_cnt", 4 0;
v0x60000101aac0_0 .var "mxu_cycle_cnt", 15 0;
v0x60000101ab50_0 .var "mxu_done_reg", 0 0;
v0x60000101abe0_0 .net "mxu_dst_addr", 15 0, L_0x6000013a92c0;  1 drivers
v0x60000101ac70_0 .net "mxu_lcp_done", 0 0, L_0x600000998fc0;  1 drivers
v0x60000101ad00_0 .net "mxu_lcp_ready", 0 0, L_0x600000999030;  1 drivers
v0x60000101ad90_0 .net "mxu_o_addr", 19 0, L_0x6000013b6c60;  1 drivers
v0x60000101ae20_0 .net "mxu_o_ready", 0 0, L_0x6000013b2300;  1 drivers
v0x60000101aeb0_0 .net "mxu_o_wdata", 255 0, L_0x6000013b6e40;  1 drivers
v0x60000101af40_0 .net "mxu_o_we", 0 0, L_0x6000009990a0;  1 drivers
v0x60000101afd0_0 .var "mxu_out_cnt", 15 0;
v0x60000101b060_0 .var "mxu_ready_reg", 0 0;
v0x60000101b0f0_0 .net "mxu_src0_addr", 15 0, L_0x6000013a9360;  1 drivers
v0x60000101b180_0 .net "mxu_src1_addr", 15 0, L_0x6000013a9400;  1 drivers
v0x60000101b210_0 .var "mxu_start_array", 0 0;
v0x60000101b2a0_0 .var "mxu_start_array_d", 0 0;
v0x60000101b330_0 .var "mxu_state", 2 0;
v0x60000101b3c0_0 .net "mxu_subop", 7 0, L_0x6000013a9220;  1 drivers
v0x60000101b450_0 .net "mxu_w_addr", 19 0, L_0x6000013b72a0;  1 drivers
v0x60000101b4e0_0 .net "mxu_w_rdata", 255 0, v0x60000101d950_0;  1 drivers
v0x60000101b570_0 .net "mxu_w_re", 0 0, L_0x6000013b6ee0;  1 drivers
v0x60000101b600_0 .net "mxu_w_ready", 0 0, L_0x6000013b3480;  1 drivers
v0x60000101b690_0 .net "noc_data_write", 0 0, L_0x6000009a17a0;  1 drivers
v0x60000101b720_0 .net "noc_rx_addr", 19 0, L_0x1400d2b18;  alias, 1 drivers
v0x60000101b7b0_0 .net "noc_rx_data", 255 0, L_0x1400d2ad0;  alias, 1 drivers
v0x60000101b840_0 .net "noc_rx_is_instr", 0 0, L_0x6000013b1ae0;  1 drivers
v0x60000101b8d0_0 .net "noc_rx_ready", 0 0, L_0x6000013b2760;  1 drivers
v0x60000101b960_0 .net "noc_rx_valid", 0 0, L_0x6000013b24e0;  1 drivers
L_0x1400d29f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000101b9f0_0 .net "noc_tx_addr", 19 0, L_0x1400d29f8;  1 drivers
L_0x1400d29b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000101ba80_0 .net "noc_tx_data", 255 0, L_0x1400d29b0;  1 drivers
L_0x1400d2a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000101bb10_0 .net "noc_tx_ready", 0 0, L_0x1400d2a88;  1 drivers
L_0x1400d2a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000101bba0_0 .net "noc_tx_valid", 0 0, L_0x1400d2a40;  1 drivers
v0x60000101bc30_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000101bcc0_0 .net "sync_grant", 0 0, L_0x6000013b1e00;  1 drivers
v0x60000101bd50_0 .net "sync_request", 0 0, v0x60000103a0a0_0;  1 drivers
v0x60000101bde0_0 .net "systolic_busy", 0 0, L_0x6000009980e0;  1 drivers
v0x60000101be70_0 .net "systolic_done", 0 0, L_0x6000013b78e0;  1 drivers
v0x60000101bf00_0 .net "systolic_result", 127 0, L_0x6000013b7c00;  1 drivers
v0x600001014000_0 .net "systolic_result_valid", 0 0, L_0x600000999180;  1 drivers
v0x600001014090_0 .net "tpc_busy", 0 0, L_0x600000992a00;  1 drivers
v0x600001014120_0 .net "tpc_done", 0 0, v0x600001038cf0_0;  1 drivers
v0x6000010141b0_0 .net "tpc_error", 0 0, v0x600001038e10_0;  1 drivers
v0x600001014240_0 .net "tpc_start", 0 0, L_0x6000013b2620;  1 drivers
v0x6000010142d0_0 .net "tpc_start_pc", 19 0, L_0x600000981260;  alias, 1 drivers
v0x600001014360_0 .net "vpu_lcp_done", 0 0, L_0x6000009a3330;  1 drivers
v0x6000010143f0_0 .net "vpu_lcp_ready", 0 0, L_0x6000013b4000;  1 drivers
v0x600001014480_0 .net "vpu_sram_addr", 19 0, v0x60000101f570_0;  1 drivers
v0x600001014510_0 .net "vpu_sram_rdata", 255 0, L_0x6000009a1810;  1 drivers
v0x6000010145a0_0 .net "vpu_sram_re", 0 0, L_0x6000009a2d80;  1 drivers
v0x600001014630_0 .net "vpu_sram_ready", 0 0, L_0x6000013b3520;  1 drivers
v0x6000010146c0_0 .net "vpu_sram_wdata", 255 0, L_0x6000009a2e60;  1 drivers
v0x600001014750_0 .net "vpu_sram_we", 0 0, L_0x6000009a2df0;  1 drivers
v0x6000010147e0_0 .var "weight_load_col_d", 1 0;
v0x600001014870_0 .var "weight_load_en_d", 0 0;
L_0x6000013a9220 .part v0x600001039680_0, 112, 8;
L_0x6000013a92c0 .part v0x600001039680_0, 96, 16;
L_0x6000013a9360 .part v0x600001039680_0, 80, 16;
L_0x6000013a9400 .part v0x600001039680_0, 64, 16;
L_0x6000013a94a0 .part v0x600001039680_0, 48, 16;
L_0x6000013a9540 .part v0x600001039680_0, 32, 16;
L_0x6000013a95e0 .part v0x600001039680_0, 16, 16;
L_0x6000013b7340 .part v0x60000101d950_0, 0, 32;
L_0x6000013b73e0 .concat [ 16 4 0 0], L_0x6000013a9400, L_0x1400d2530;
L_0x6000013b7200 .concat [ 5 15 0 0], v0x60000101aa30_0, L_0x1400d2578;
L_0x6000013b72a0 .arith/sum 20, L_0x6000013b73e0, L_0x6000013b7200;
L_0x6000013b6ee0 .cmp/eq 3, v0x60000101b330_0, L_0x1400d25c0;
L_0x6000013b6f80 .concat [ 16 4 0 0], L_0x6000013a9360, L_0x1400d2608;
L_0x6000013b70c0 .concat [ 16 4 0 0], v0x60000101aac0_0, L_0x1400d2650;
L_0x6000013b7160 .arith/sum 20, L_0x6000013b6f80, L_0x6000013b70c0;
L_0x6000013b6a80 .cmp/eq 3, v0x60000101b330_0, L_0x1400d2698;
L_0x6000013b6b20 .concat [ 16 4 0 0], L_0x6000013a92c0, L_0x1400d26e0;
L_0x6000013b6bc0 .concat [ 16 4 0 0], v0x60000101afd0_0, L_0x1400d2728;
L_0x6000013b6c60 .arith/sum 20, L_0x6000013b6b20, L_0x6000013b6bc0;
L_0x6000013b6da0 .part L_0x6000013b7c00, 0, 128;
L_0x6000013b6e40 .concat [ 128 128 0 0], L_0x6000013b6da0, L_0x1400d2770;
L_0x6000013b6d00 .cmp/eq 3, v0x60000101b330_0, L_0x1400d27b8;
L_0x6000013b5d60 .cmp/eq 3, v0x60000101b330_0, L_0x1400d2800;
L_0x6000013b2760 .reduce/nor L_0x600000992a00;
L_0x6000013b1f40 .reduce/nor L_0x6000013b1ae0;
S_0x138fd1190 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x138fd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13903be00 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x13903be40 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x13903be80 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x13903bec0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x13903bf00 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x13903bf40 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x13903bf80 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x13903bfc0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x13903c000 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x13903c040 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x13903c080 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x13903c0c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x13903c100 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x13903c140 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x13903c180 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x13903c1c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x13903c200 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x13903c240 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x6000009a2ca0 .functor BUFZ 1, v0x60000103e880_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a2680 .functor BUFZ 256, v0x60000103f0f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a26f0 .functor BUFZ 1, v0x60000103f210_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a2760 .functor BUFZ 1, v0x60000103ef40_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a27d0 .functor BUFZ 40, v0x60000103d4d0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000009a1f10 .functor BUFZ 8, v0x60000103d5f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000009a1ce0 .functor BUFZ 256, v0x60000103dd40_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a1ab0 .functor BUFZ 40, v0x60000103d0e0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000009a1b20 .functor BUFZ 8, v0x60000103d200_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d2920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000103cfc0_0 .net/2u *"_ivl_18", 3 0, L_0x1400d2920;  1 drivers
v0x60000103d050_0 .net "axi_araddr", 39 0, L_0x6000009a1ab0;  alias, 1 drivers
v0x60000103d0e0_0 .var "axi_araddr_reg", 39 0;
v0x60000103d170_0 .net "axi_arlen", 7 0, L_0x6000009a1b20;  alias, 1 drivers
v0x60000103d200_0 .var "axi_arlen_reg", 7 0;
v0x60000103d290_0 .net "axi_arready", 0 0, L_0x6000013b1c20;  alias, 1 drivers
v0x60000103d320_0 .net "axi_arvalid", 0 0, v0x60000103d3b0_0;  alias, 1 drivers
v0x60000103d3b0_0 .var "axi_arvalid_reg", 0 0;
v0x60000103d440_0 .net "axi_awaddr", 39 0, L_0x6000009a27d0;  alias, 1 drivers
v0x60000103d4d0_0 .var "axi_awaddr_reg", 39 0;
v0x60000103d560_0 .net "axi_awlen", 7 0, L_0x6000009a1f10;  alias, 1 drivers
v0x60000103d5f0_0 .var "axi_awlen_reg", 7 0;
v0x60000103d680_0 .net "axi_awready", 0 0, L_0x6000013b23a0;  alias, 1 drivers
v0x60000103d710_0 .net "axi_awvalid", 0 0, v0x60000103d7a0_0;  alias, 1 drivers
v0x60000103d7a0_0 .var "axi_awvalid_reg", 0 0;
v0x60000103d830_0 .net "axi_bready", 0 0, L_0x1400d2968;  alias, 1 drivers
v0x60000103d8c0_0 .net "axi_bresp", 1 0, L_0x600000987950;  alias, 1 drivers
v0x60000103d950_0 .net "axi_bvalid", 0 0, L_0x6000013b2260;  alias, 1 drivers
v0x60000103d9e0_0 .net "axi_rdata", 255 0, L_0x600000987aa0;  alias, 1 drivers
v0x60000103da70_0 .net "axi_rlast", 0 0, L_0x6000013b2120;  alias, 1 drivers
v0x60000103db00_0 .net "axi_rready", 0 0, v0x60000103db90_0;  alias, 1 drivers
v0x60000103db90_0 .var "axi_rready_reg", 0 0;
v0x60000103dc20_0 .net "axi_rvalid", 0 0, L_0x6000013b1cc0;  alias, 1 drivers
v0x60000103dcb0_0 .net "axi_wdata", 255 0, L_0x6000009a1ce0;  alias, 1 drivers
v0x60000103dd40_0 .var "axi_wdata_reg", 255 0;
v0x60000103ddd0_0 .net "axi_wlast", 0 0, v0x60000103de60_0;  alias, 1 drivers
v0x60000103de60_0 .var "axi_wlast_reg", 0 0;
v0x60000103def0_0 .net "axi_wready", 0 0, L_0x6000013b1b80;  alias, 1 drivers
v0x60000103df80_0 .net "axi_wvalid", 0 0, v0x60000103e010_0;  alias, 1 drivers
v0x60000103e010_0 .var "axi_wvalid_reg", 0 0;
v0x60000103e0a0_0 .var "burst_count", 7 0;
v0x60000103e130_0 .var "burst_len", 7 0;
v0x60000103e1c0_0 .net "cfg_cols", 11 0, L_0x6000013b4460;  1 drivers
v0x60000103e250_0 .net "cfg_rows", 11 0, L_0x6000013b4640;  1 drivers
v0x60000103e2e0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000103e370_0 .net "cmd", 127 0, v0x600001038990_0;  alias, 1 drivers
v0x60000103e400_0 .net "cmd_done", 0 0, L_0x6000009a2ca0;  alias, 1 drivers
v0x60000103e490_0 .net "cmd_ready", 0 0, L_0x6000013b3de0;  alias, 1 drivers
v0x60000103e520_0 .var "cmd_reg", 127 0;
v0x60000103e5b0_0 .net "cmd_valid", 0 0, L_0x600000991f80;  alias, 1 drivers
v0x60000103e640_0 .var "col_count", 11 0;
v0x60000103e6d0_0 .var "data_buf", 255 0;
v0x60000103e760_0 .net "do_transpose", 0 0, L_0x6000013b63a0;  1 drivers
v0x60000103e7f0_0 .net "do_zero_pad", 0 0, L_0x6000013b3f20;  1 drivers
v0x60000103e880_0 .var "done_reg", 0 0;
v0x60000103e910_0 .net "dst_stride", 11 0, L_0x6000013b6300;  1 drivers
v0x60000103e9a0_0 .net "ext_addr", 39 0, L_0x6000013b4780;  1 drivers
v0x60000103ea30_0 .var "ext_ptr", 39 0;
v0x60000103eac0_0 .net "int_addr", 19 0, L_0x6000013b45a0;  1 drivers
v0x60000103eb50_0 .var "int_ptr", 19 0;
v0x60000103ebe0_0 .var "row_count", 11 0;
v0x60000103ec70_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000103ed00_0 .net "sram_addr", 19 0, v0x60000103ed90_0;  alias, 1 drivers
v0x60000103ed90_0 .var "sram_addr_reg", 19 0;
v0x60000103ee20_0 .net "sram_rdata", 255 0, L_0x6000009a1880;  alias, 1 drivers
v0x60000103eeb0_0 .net "sram_re", 0 0, L_0x6000009a2760;  alias, 1 drivers
v0x60000103ef40_0 .var "sram_re_reg", 0 0;
v0x60000103efd0_0 .net "sram_ready", 0 0, L_0x6000013b2080;  alias, 1 drivers
v0x60000103f060_0 .net "sram_wdata", 255 0, L_0x6000009a2680;  alias, 1 drivers
v0x60000103f0f0_0 .var "sram_wdata_reg", 255 0;
v0x60000103f180_0 .net "sram_we", 0 0, L_0x6000009a26f0;  alias, 1 drivers
v0x60000103f210_0 .var "sram_we_reg", 0 0;
v0x60000103f2a0_0 .net "src_stride", 11 0, L_0x6000013b4500;  1 drivers
v0x60000103f330_0 .var "state", 3 0;
v0x60000103f3c0_0 .net "subop", 7 0, L_0x6000013b46e0;  1 drivers
L_0x6000013b46e0 .part v0x600001038990_0, 112, 8;
L_0x6000013b4780 .part v0x600001038990_0, 72, 40;
L_0x6000013b45a0 .part v0x600001038990_0, 52, 20;
L_0x6000013b4640 .part v0x600001038990_0, 40, 12;
L_0x6000013b4460 .part v0x600001038990_0, 28, 12;
L_0x6000013b4500 .part v0x600001038990_0, 16, 12;
L_0x6000013b6300 .part v0x600001038990_0, 4, 12;
L_0x6000013b63a0 .part v0x600001038990_0, 0, 1;
L_0x6000013b3f20 .part v0x600001038990_0, 1, 1;
L_0x6000013b3de0 .cmp/eq 4, v0x60000103f330_0, L_0x1400d2920;
S_0x138fceb40 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138fd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13902ca00 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x13902ca40 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x13902ca80 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x13902cac0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x13902cb00 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x13902cb40 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x13902cb80 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x13902cbc0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x13902cc00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x13902cc40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x13902cc80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x13902ccc0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x13902cd00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x13902cd40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x13902cd80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x13902cdc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x13902ce00 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x13902ce40 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x13902ce80 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x13902cec0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x13902cf00 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x13902cf40 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x13902cf80 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x13902cfc0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x13902d000 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x13902d040 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x13902d080 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x600000990770 .functor AND 1, L_0x6000013a88c0, L_0x6000013a8a00, C4<1>, C4<1>;
L_0x6000009907e0 .functor AND 1, L_0x600000990770, L_0x6000013a8b40, C4<1>, C4<1>;
L_0x600000990850 .functor BUFZ 20, v0x600001038fc0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x600000990540 .functor BUFZ 1, v0x600001039170_0, C4<0>, C4<0>, C4<0>;
L_0x600000990150 .functor BUFZ 1, v0x6000010398c0_0, C4<0>, C4<0>, C4<0>;
L_0x600000990070 .functor BUFZ 1, v0x60000103a490_0, C4<0>, C4<0>, C4<0>;
L_0x600000991f80 .functor BUFZ 1, v0x600001038bd0_0, C4<0>, C4<0>, C4<0>;
L_0x600000991ff0 .functor AND 1, L_0x6000013a8fa0, L_0x6000013a9040, C4<1>, C4<1>;
L_0x600000992a00 .functor AND 1, L_0x600000991ff0, L_0x6000013a90e0, C4<1>, C4<1>;
L_0x1400d0010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103f4e0_0 .net *"_ivl_11", 23 0, L_0x1400d0010;  1 drivers
L_0x1400d0058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103f570_0 .net/2u *"_ivl_12", 31 0, L_0x1400d0058;  1 drivers
v0x60000103f600_0 .net *"_ivl_14", 0 0, L_0x6000013a88c0;  1 drivers
v0x60000103f690_0 .net *"_ivl_16", 31 0, L_0x6000013a8960;  1 drivers
L_0x1400d00a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103f720_0 .net *"_ivl_19", 23 0, L_0x1400d00a0;  1 drivers
L_0x1400d00e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103f7b0_0 .net/2u *"_ivl_20", 31 0, L_0x1400d00e8;  1 drivers
v0x60000103f840_0 .net *"_ivl_22", 0 0, L_0x6000013a8a00;  1 drivers
v0x60000103f8d0_0 .net *"_ivl_25", 0 0, L_0x600000990770;  1 drivers
v0x60000103f960_0 .net *"_ivl_26", 31 0, L_0x6000013a8aa0;  1 drivers
L_0x1400d0130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103f9f0_0 .net *"_ivl_29", 23 0, L_0x1400d0130;  1 drivers
L_0x1400d0178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103fa80_0 .net/2u *"_ivl_30", 31 0, L_0x1400d0178;  1 drivers
v0x60000103fb10_0 .net *"_ivl_32", 0 0, L_0x6000013a8b40;  1 drivers
v0x60000103fba0_0 .net *"_ivl_36", 31 0, L_0x6000013a8be0;  1 drivers
L_0x1400d01c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103fc30_0 .net *"_ivl_39", 23 0, L_0x1400d01c0;  1 drivers
L_0x1400d0208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103fcc0_0 .net/2u *"_ivl_40", 31 0, L_0x1400d0208;  1 drivers
v0x60000103fd50_0 .net *"_ivl_44", 31 0, L_0x6000013a8d20;  1 drivers
L_0x1400d0250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103fde0_0 .net *"_ivl_47", 23 0, L_0x1400d0250;  1 drivers
L_0x1400d0298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000103fe70_0 .net/2u *"_ivl_48", 31 0, L_0x1400d0298;  1 drivers
v0x60000103ff00_0 .net *"_ivl_52", 31 0, L_0x6000013a8e60;  1 drivers
L_0x1400d02e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001038000_0 .net *"_ivl_55", 23 0, L_0x1400d02e0;  1 drivers
L_0x1400d0328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001038090_0 .net/2u *"_ivl_56", 31 0, L_0x1400d0328;  1 drivers
L_0x1400d0370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001038120_0 .net/2u *"_ivl_76", 3 0, L_0x1400d0370;  1 drivers
v0x6000010381b0_0 .net *"_ivl_78", 0 0, L_0x6000013a8fa0;  1 drivers
v0x600001038240_0 .net *"_ivl_8", 31 0, L_0x6000013a8820;  1 drivers
L_0x1400d03b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000010382d0_0 .net/2u *"_ivl_80", 3 0, L_0x1400d03b8;  1 drivers
v0x600001038360_0 .net *"_ivl_82", 0 0, L_0x6000013a9040;  1 drivers
v0x6000010383f0_0 .net *"_ivl_85", 0 0, L_0x600000991ff0;  1 drivers
L_0x1400d0400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001038480_0 .net/2u *"_ivl_86", 3 0, L_0x1400d0400;  1 drivers
v0x600001038510_0 .net *"_ivl_88", 0 0, L_0x6000013a90e0;  1 drivers
v0x6000010385a0_0 .net "all_done", 0 0, L_0x6000009907e0;  1 drivers
v0x600001038630_0 .net "busy", 0 0, L_0x600000992a00;  alias, 1 drivers
v0x6000010386c0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001038750_0 .var "decoded_opcode", 7 0;
v0x6000010387e0_0 .var "decoded_subop", 7 0;
v0x600001038870_0 .net "dma_clear", 0 0, L_0x6000013a8f00;  1 drivers
v0x600001038900_0 .net "dma_cmd", 127 0, v0x600001038990_0;  alias, 1 drivers
v0x600001038990_0 .var "dma_cmd_reg", 127 0;
v0x600001038a20_0 .net "dma_done", 0 0, L_0x6000009a2ca0;  alias, 1 drivers
v0x600001038ab0_0 .net "dma_ready", 0 0, L_0x6000013b3de0;  alias, 1 drivers
v0x600001038b40_0 .net "dma_valid", 0 0, L_0x600000991f80;  alias, 1 drivers
v0x600001038bd0_0 .var "dma_valid_reg", 0 0;
v0x600001038c60_0 .net "done", 0 0, v0x600001038cf0_0;  alias, 1 drivers
v0x600001038cf0_0 .var "done_reg", 0 0;
v0x600001038d80_0 .net "error", 0 0, v0x600001038e10_0;  alias, 1 drivers
v0x600001038e10_0 .var "error_reg", 0 0;
v0x600001038ea0_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x600001038f30_0 .net "imem_addr", 19 0, L_0x600000990850;  alias, 1 drivers
v0x600001038fc0_0 .var "imem_addr_reg", 19 0;
v0x600001039050_0 .net "imem_data", 127 0, v0x600001019f80_0;  alias, 1 drivers
v0x6000010390e0_0 .net "imem_re", 0 0, L_0x600000990540;  alias, 1 drivers
v0x600001039170_0 .var "imem_re_reg", 0 0;
v0x600001039200_0 .net "imem_valid", 0 0, L_0x600000990700;  alias, 1 drivers
v0x600001039290_0 .var "instr_reg", 127 0;
v0x600001039320_0 .net "loop_count", 15 0, L_0x6000013a86e0;  1 drivers
v0x6000010393b0 .array "loop_counter", 3 0, 15 0;
v0x600001039440_0 .var "loop_sp", 1 0;
v0x6000010394d0 .array "loop_start_addr", 3 0, 19 0;
v0x600001039560_0 .net "mxu_clear", 0 0, L_0x6000013a8c80;  1 drivers
v0x6000010395f0_0 .net "mxu_cmd", 127 0, v0x600001039680_0;  alias, 1 drivers
v0x600001039680_0 .var "mxu_cmd_reg", 127 0;
v0x600001039710_0 .net "mxu_done", 0 0, L_0x600000998fc0;  alias, 1 drivers
v0x6000010397a0_0 .net "mxu_ready", 0 0, L_0x600000999030;  alias, 1 drivers
v0x600001039830_0 .net "mxu_valid", 0 0, L_0x600000990150;  alias, 1 drivers
v0x6000010398c0_0 .var "mxu_valid_reg", 0 0;
v0x600001039950_0 .net "opcode", 7 0, L_0x6000013a85a0;  1 drivers
v0x6000010399e0_0 .var "pc", 19 0;
v0x600001039a70_0 .var "pending_dma", 7 0;
v0x600001039b00_0 .var "pending_mxu", 7 0;
v0x600001039b90_0 .var "pending_vpu", 7 0;
v0x600001039c20_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001039cb0_0 .net "start", 0 0, L_0x6000013b2620;  alias, 1 drivers
v0x600001039d40_0 .net "start_pc", 19 0, L_0x600000981260;  alias, 1 drivers
v0x600001039dd0_0 .var "state", 3 0;
v0x600001039e60_0 .net "subop", 7 0, L_0x6000013a8640;  1 drivers
v0x600001039ef0_0 .net "sync_grant", 0 0, L_0x6000013b1e00;  alias, 1 drivers
v0x600001039f80_0 .net "sync_mask", 7 0, L_0x6000013a8780;  1 drivers
v0x60000103a010_0 .net "sync_request", 0 0, v0x60000103a0a0_0;  alias, 1 drivers
v0x60000103a0a0_0 .var "sync_request_reg", 0 0;
v0x60000103a130_0 .net "vpu_clear", 0 0, L_0x6000013a8dc0;  1 drivers
v0x60000103a1c0_0 .net "vpu_cmd", 127 0, v0x60000103a250_0;  alias, 1 drivers
v0x60000103a250_0 .var "vpu_cmd_reg", 127 0;
v0x60000103a2e0_0 .net "vpu_done", 0 0, L_0x6000009a3330;  alias, 1 drivers
v0x60000103a370_0 .net "vpu_ready", 0 0, L_0x6000013b4000;  alias, 1 drivers
v0x60000103a400_0 .net "vpu_valid", 0 0, L_0x600000990070;  alias, 1 drivers
v0x60000103a490_0 .var "vpu_valid_reg", 0 0;
L_0x6000013a85a0 .part v0x600001019f80_0, 120, 8;
L_0x6000013a8640 .part v0x600001019f80_0, 112, 8;
L_0x6000013a86e0 .part v0x600001019f80_0, 32, 16;
L_0x6000013a8780 .part v0x600001019f80_0, 104, 8;
L_0x6000013a8820 .concat [ 8 24 0 0], v0x600001039b00_0, L_0x1400d0010;
L_0x6000013a88c0 .cmp/eq 32, L_0x6000013a8820, L_0x1400d0058;
L_0x6000013a8960 .concat [ 8 24 0 0], v0x600001039b90_0, L_0x1400d00a0;
L_0x6000013a8a00 .cmp/eq 32, L_0x6000013a8960, L_0x1400d00e8;
L_0x6000013a8aa0 .concat [ 8 24 0 0], v0x600001039a70_0, L_0x1400d0130;
L_0x6000013a8b40 .cmp/eq 32, L_0x6000013a8aa0, L_0x1400d0178;
L_0x6000013a8be0 .concat [ 8 24 0 0], v0x600001039b00_0, L_0x1400d01c0;
L_0x6000013a8c80 .cmp/eq 32, L_0x6000013a8be0, L_0x1400d0208;
L_0x6000013a8d20 .concat [ 8 24 0 0], v0x600001039b90_0, L_0x1400d0250;
L_0x6000013a8dc0 .cmp/eq 32, L_0x6000013a8d20, L_0x1400d0298;
L_0x6000013a8e60 .concat [ 8 24 0 0], v0x600001039a70_0, L_0x1400d02e0;
L_0x6000013a8f00 .cmp/eq 32, L_0x6000013a8e60, L_0x1400d0328;
L_0x6000013a8fa0 .cmp/ne 4, v0x600001039dd0_0, L_0x1400d0370;
L_0x6000013a9040 .cmp/ne 4, v0x600001039dd0_0, L_0x1400d03b8;
L_0x6000013a90e0 .cmp/ne 4, v0x600001039dd0_0, L_0x1400d0400;
S_0x138fcc4f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fceb40;
 .timescale 0 0;
v0x60000103f450_0 .var/i "i", 31 0;
S_0x138fc9ea0 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138fd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138f83df0 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138f83e30 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138f83e70 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138f83eb0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138f83ef0 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138f83f30 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138f83f70 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138f83fb0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x600000998230 .functor OR 1, L_0x6000013b7ca0, L_0x6000013b7ac0, C4<0>, C4<0>;
L_0x6000009982a0 .functor AND 1, L_0x6000013b7b60, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000998150 .functor AND 1, L_0x6000009982a0, L_0x6000013b7980, C4<1>, C4<1>;
L_0x6000009981c0 .functor OR 1, L_0x600000998230, L_0x600000998150, C4<0>, C4<0>;
L_0x600000998070 .functor BUFZ 1, L_0x6000009981c0, C4<0>, C4<0>, C4<0>;
L_0x6000009980e0 .functor AND 1, L_0x6000013b7a20, L_0x6000013b7840, C4<1>, C4<1>;
L_0x600000999500 .functor AND 1, L_0x6000013b77a0, L_0x6000013b75c0, C4<1>, C4<1>;
L_0x600000999180 .functor AND 1, L_0x600000999500, L_0x6000013b7520, C4<1>, C4<1>;
v0x600001020d80_0 .net *"_ivl_101", 0 0, L_0x6000013b7520;  1 drivers
L_0x1400d2188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001020e10_0 .net/2u *"_ivl_37", 2 0, L_0x1400d2188;  1 drivers
v0x600001020ea0_0 .net *"_ivl_39", 0 0, L_0x6000013b7ca0;  1 drivers
L_0x1400d21d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001020f30_0 .net/2u *"_ivl_41", 2 0, L_0x1400d21d0;  1 drivers
v0x600001020fc0_0 .net *"_ivl_43", 0 0, L_0x6000013b7ac0;  1 drivers
v0x600001021050_0 .net *"_ivl_46", 0 0, L_0x600000998230;  1 drivers
L_0x1400d2218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010210e0_0 .net/2u *"_ivl_47", 2 0, L_0x1400d2218;  1 drivers
v0x600001021170_0 .net *"_ivl_49", 0 0, L_0x6000013b7b60;  1 drivers
v0x600001021200_0 .net *"_ivl_52", 0 0, L_0x6000009982a0;  1 drivers
v0x600001021290_0 .net *"_ivl_54", 0 0, L_0x6000013b7980;  1 drivers
v0x600001021320_0 .net *"_ivl_56", 0 0, L_0x600000998150;  1 drivers
L_0x1400d2260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010213b0_0 .net/2u *"_ivl_61", 2 0, L_0x1400d2260;  1 drivers
v0x600001021440_0 .net *"_ivl_63", 0 0, L_0x6000013b7a20;  1 drivers
L_0x1400d22a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000010214d0_0 .net/2u *"_ivl_65", 2 0, L_0x1400d22a8;  1 drivers
v0x600001021560_0 .net *"_ivl_67", 0 0, L_0x6000013b7840;  1 drivers
L_0x1400d22f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000010215f0_0 .net/2u *"_ivl_71", 2 0, L_0x1400d22f0;  1 drivers
L_0x1400d2338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001021680_0 .net/2u *"_ivl_75", 2 0, L_0x1400d2338;  1 drivers
L_0x1400d23c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001021710_0 .net/2u *"_ivl_81", 2 0, L_0x1400d23c8;  1 drivers
v0x6000010217a0_0 .net *"_ivl_83", 0 0, L_0x6000013b77a0;  1 drivers
v0x600001021830_0 .net *"_ivl_85", 0 0, L_0x6000013b75c0;  1 drivers
v0x6000010218c0_0 .net *"_ivl_88", 0 0, L_0x600000999500;  1 drivers
v0x600001021950_0 .net *"_ivl_89", 31 0, L_0x6000013b7660;  1 drivers
L_0x1400d2410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010219e0_0 .net *"_ivl_92", 15 0, L_0x1400d2410;  1 drivers
L_0x1400dbf50 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001021a70_0 .net *"_ivl_93", 31 0, L_0x1400dbf50;  1 drivers
L_0x1400d2458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001021b00_0 .net/2u *"_ivl_97", 31 0, L_0x1400d2458;  1 drivers
v0x600001021b90_0 .net *"_ivl_99", 31 0, L_0x6000013b7480;  1 drivers
v0x600001021c20_0 .net "act_data", 31 0, v0x600001018cf0_0;  1 drivers
v0x600001021cb0 .array "act_h", 19 0;
v0x600001021cb0_0 .net v0x600001021cb0 0, 7 0, L_0x600000992d80; 1 drivers
v0x600001021cb0_1 .net v0x600001021cb0 1, 7 0, v0x60000103b600_0; 1 drivers
v0x600001021cb0_2 .net v0x600001021cb0 2, 7 0, v0x600001034bd0_0; 1 drivers
v0x600001021cb0_3 .net v0x600001021cb0 3, 7 0, v0x600001036130_0; 1 drivers
v0x600001021cb0_4 .net v0x600001021cb0 4, 7 0, v0x600001037690_0; 1 drivers
v0x600001021cb0_5 .net v0x600001021cb0 5, 7 0, L_0x600000992df0; 1 drivers
v0x600001021cb0_6 .net v0x600001021cb0 6, 7 0, v0x600001030c60_0; 1 drivers
v0x600001021cb0_7 .net v0x600001021cb0 7, 7 0, v0x6000010321c0_0; 1 drivers
v0x600001021cb0_8 .net v0x600001021cb0 8, 7 0, v0x600001033720_0; 1 drivers
v0x600001021cb0_9 .net v0x600001021cb0 9, 7 0, v0x60000102ccf0_0; 1 drivers
v0x600001021cb0_10 .net v0x600001021cb0 10, 7 0, L_0x600000992e60; 1 drivers
v0x600001021cb0_11 .net v0x600001021cb0 11, 7 0, v0x60000102e250_0; 1 drivers
v0x600001021cb0_12 .net v0x600001021cb0 12, 7 0, v0x60000102f7b0_0; 1 drivers
v0x600001021cb0_13 .net v0x600001021cb0 13, 7 0, v0x600001028d80_0; 1 drivers
v0x600001021cb0_14 .net v0x600001021cb0 14, 7 0, v0x60000102a2e0_0; 1 drivers
v0x600001021cb0_15 .net v0x600001021cb0 15, 7 0, L_0x600000992ed0; 1 drivers
v0x600001021cb0_16 .net v0x600001021cb0 16, 7 0, v0x60000102b840_0; 1 drivers
v0x600001021cb0_17 .net v0x600001021cb0 17, 7 0, v0x600001024e10_0; 1 drivers
v0x600001021cb0_18 .net v0x600001021cb0 18, 7 0, v0x600001026370_0; 1 drivers
v0x600001021cb0_19 .net v0x600001021cb0 19, 7 0, v0x6000010278d0_0; 1 drivers
v0x600001021d40_0 .net "act_ready", 0 0, L_0x6000013b7700;  1 drivers
v0x600001021dd0_0 .net "act_valid", 0 0, v0x600001018e10_0;  1 drivers
v0x600001021e60_0 .net "busy", 0 0, L_0x6000009980e0;  alias, 1 drivers
v0x600001021ef0_0 .net "cfg_k_tiles", 15 0, L_0x6000013a95e0;  alias, 1 drivers
L_0x1400d24a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001021f80_0 .net "clear_acc", 0 0, L_0x1400d24a0;  1 drivers
v0x600001022010_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010220a0_0 .var "cycle_count", 15 0;
v0x600001022130_0 .var "cycle_count_next", 15 0;
v0x60000103a520_5 .array/port v0x60000103a520, 5;
v0x6000010221c0 .array "deskew_output", 3 0;
v0x6000010221c0_0 .net v0x6000010221c0 0, 31 0, v0x60000103a520_5; 1 drivers
v0x60000103a640_3 .array/port v0x60000103a640, 3;
v0x6000010221c0_1 .net v0x6000010221c0 1, 31 0, v0x60000103a640_3; 1 drivers
v0x60000103a760_1 .array/port v0x60000103a760, 1;
v0x6000010221c0_2 .net v0x6000010221c0 2, 31 0, v0x60000103a760_1; 1 drivers
v0x6000010221c0_3 .net v0x6000010221c0 3, 31 0, L_0x600000998540; 1 drivers
v0x600001022250_0 .net "done", 0 0, L_0x6000013b78e0;  alias, 1 drivers
L_0x1400d2380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000010222e0_0 .net "drain_delay", 15 0, L_0x1400d2380;  1 drivers
v0x600001022370_0 .net "pe_enable", 0 0, L_0x6000009981c0;  1 drivers
v0x600001022400 .array "psum_bottom", 3 0;
v0x600001022400_0 .net v0x600001022400 0, 31 0, L_0x600000998770; 1 drivers
v0x600001022400_1 .net v0x600001022400 1, 31 0, L_0x600000998690; 1 drivers
v0x600001022400_2 .net v0x600001022400 2, 31 0, L_0x6000009985b0; 1 drivers
v0x600001022400_3 .net v0x600001022400 3, 31 0, L_0x6000009984d0; 1 drivers
L_0x1400d0568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001022490 .array "psum_v", 19 0;
v0x600001022490_0 .net v0x600001022490 0, 31 0, L_0x1400d0568; 1 drivers
L_0x1400d05b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001022490_1 .net v0x600001022490 1, 31 0, L_0x1400d05b0; 1 drivers
L_0x1400d05f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001022490_2 .net v0x600001022490 2, 31 0, L_0x1400d05f8; 1 drivers
L_0x1400d0640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001022490_3 .net v0x600001022490 3, 31 0, L_0x1400d0640; 1 drivers
v0x600001022490_4 .net v0x600001022490 4, 31 0, v0x60000103bb10_0; 1 drivers
v0x600001022490_5 .net v0x600001022490 5, 31 0, v0x6000010350e0_0; 1 drivers
v0x600001022490_6 .net v0x600001022490 6, 31 0, v0x600001036640_0; 1 drivers
v0x600001022490_7 .net v0x600001022490 7, 31 0, v0x600001037ba0_0; 1 drivers
v0x600001022490_8 .net v0x600001022490 8, 31 0, v0x600001031170_0; 1 drivers
v0x600001022490_9 .net v0x600001022490 9, 31 0, v0x6000010326d0_0; 1 drivers
v0x600001022490_10 .net v0x600001022490 10, 31 0, v0x600001033c30_0; 1 drivers
v0x600001022490_11 .net v0x600001022490 11, 31 0, v0x60000102d200_0; 1 drivers
v0x600001022490_12 .net v0x600001022490 12, 31 0, v0x60000102e760_0; 1 drivers
v0x600001022490_13 .net v0x600001022490 13, 31 0, v0x60000102fcc0_0; 1 drivers
v0x600001022490_14 .net v0x600001022490 14, 31 0, v0x600001029290_0; 1 drivers
v0x600001022490_15 .net v0x600001022490 15, 31 0, v0x60000102a7f0_0; 1 drivers
v0x600001022490_16 .net v0x600001022490 16, 31 0, v0x60000102bd50_0; 1 drivers
v0x600001022490_17 .net v0x600001022490 17, 31 0, v0x600001025320_0; 1 drivers
v0x600001022490_18 .net v0x600001022490 18, 31 0, v0x600001026880_0; 1 drivers
v0x600001022490_19 .net v0x600001022490 19, 31 0, v0x600001027de0_0; 1 drivers
v0x600001022520_0 .net "result_data", 127 0, L_0x6000013b7c00;  alias, 1 drivers
L_0x1400d24e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000010225b0_0 .net "result_ready", 0 0, L_0x1400d24e8;  1 drivers
v0x600001022640_0 .net "result_valid", 0 0, L_0x600000999180;  alias, 1 drivers
v0x6000010226d0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001022760_0 .net "skew_enable", 0 0, L_0x600000998070;  1 drivers
v0x6000010227f0 .array "skew_input", 3 0;
v0x6000010227f0_0 .net v0x6000010227f0 0, 7 0, L_0x6000013a9720; 1 drivers
v0x6000010227f0_1 .net v0x6000010227f0 1, 7 0, L_0x6000013a9860; 1 drivers
v0x6000010227f0_2 .net v0x6000010227f0 2, 7 0, L_0x6000013a99a0; 1 drivers
v0x6000010227f0_3 .net v0x6000010227f0 3, 7 0, L_0x6000013a9ae0; 1 drivers
v0x600001022880 .array "skew_output", 3 0;
v0x600001022880_0 .net v0x600001022880 0, 7 0, v0x60000103a880_0; 1 drivers
v0x600001022880_1 .net v0x600001022880 1, 7 0, v0x60000103ab50_0; 1 drivers
v0x600001022880_2 .net v0x600001022880 2, 7 0, v0x60000103ae20_0; 1 drivers
v0x600001022880_3 .net v0x600001022880 3, 7 0, v0x60000103b0f0_0; 1 drivers
v0x600001022910_0 .net "start", 0 0, v0x60000101b2a0_0;  1 drivers
v0x6000010229a0_0 .var "state", 2 0;
v0x600001022a30_0 .var "state_next", 2 0;
v0x600001022ac0_0 .net "weight_load_col", 1 0, v0x6000010147e0_0;  1 drivers
v0x600001022b50_0 .net "weight_load_data", 31 0, L_0x6000013b7340;  1 drivers
v0x600001022be0_0 .net "weight_load_en", 0 0, v0x600001014870_0;  1 drivers
E_0x6000038f9880/0 .event anyedge, v0x6000010229a0_0, v0x6000010220a0_0, v0x600001022910_0, v0x600001022be0_0;
E_0x6000038f9880/1 .event anyedge, v0x600001021ef0_0, v0x6000010222e0_0;
E_0x6000038f9880 .event/or E_0x6000038f9880/0, E_0x6000038f9880/1;
L_0x6000013a9680 .part v0x600001018cf0_0, 0, 8;
L_0x1400d0448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013a9720 .functor MUXZ 8, L_0x1400d0448, L_0x6000013a9680, v0x600001018e10_0, C4<>;
L_0x6000013a97c0 .part v0x600001018cf0_0, 8, 8;
L_0x1400d0490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013a9860 .functor MUXZ 8, L_0x1400d0490, L_0x6000013a97c0, v0x600001018e10_0, C4<>;
L_0x6000013a9900 .part v0x600001018cf0_0, 16, 8;
L_0x1400d04d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013a99a0 .functor MUXZ 8, L_0x1400d04d8, L_0x6000013a9900, v0x600001018e10_0, C4<>;
L_0x6000013a9a40 .part v0x600001018cf0_0, 24, 8;
L_0x1400d0520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013a9ae0 .functor MUXZ 8, L_0x1400d0520, L_0x6000013a9a40, v0x600001018e10_0, C4<>;
L_0x6000013a9cc0 .part L_0x6000013b7340, 0, 8;
L_0x6000013aa4e0 .part L_0x6000013b7340, 0, 8;
L_0x6000013aad00 .part L_0x6000013b7340, 0, 8;
L_0x6000013ab520 .part L_0x6000013b7340, 0, 8;
L_0x6000013abd40 .part L_0x6000013b7340, 8, 8;
L_0x6000013bf700 .part L_0x6000013b7340, 8, 8;
L_0x6000013bf020 .part L_0x6000013b7340, 8, 8;
L_0x6000013be6c0 .part L_0x6000013b7340, 8, 8;
L_0x6000013be3a0 .part L_0x6000013b7340, 16, 8;
L_0x6000013bbe80 .part L_0x6000013b7340, 16, 8;
L_0x6000013bb520 .part L_0x6000013b7340, 16, 8;
L_0x6000013bac60 .part L_0x6000013b7340, 16, 8;
L_0x6000013ba6c0 .part L_0x6000013b7340, 24, 8;
L_0x6000013b8dc0 .part L_0x6000013b7340, 24, 8;
L_0x6000013b8a00 .part L_0x6000013b7340, 24, 8;
L_0x6000013b9d60 .part L_0x6000013b7340, 24, 8;
L_0x6000013b7c00 .concat8 [ 32 32 32 32], L_0x6000009983f0, L_0x600000998460, L_0x600000998310, L_0x600000998380;
L_0x6000013b7ca0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d2188;
L_0x6000013b7ac0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d21d0;
L_0x6000013b7b60 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d2218;
L_0x6000013b7980 .reduce/nor v0x600001014870_0;
L_0x6000013b7a20 .cmp/ne 3, v0x6000010229a0_0, L_0x1400d2260;
L_0x6000013b7840 .cmp/ne 3, v0x6000010229a0_0, L_0x1400d22a8;
L_0x6000013b78e0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d22f0;
L_0x6000013b7700 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d2338;
L_0x6000013b77a0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d23c8;
L_0x6000013b75c0 .cmp/ge 16, v0x6000010220a0_0, L_0x1400d2380;
L_0x6000013b7660 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d2410;
L_0x6000013b7480 .arith/sum 32, L_0x1400dbf50, L_0x1400d2458;
L_0x6000013b7520 .cmp/gt 32, L_0x6000013b7480, L_0x6000013b7660;
S_0x138f839b0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x600000cd9900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000cd9940 .param/l "col" 1 9 248, +C4<00>;
L_0x600000998770 .functor BUFZ 32, v0x60000102bd50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f83570 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138f839b0;
 .timescale 0 0;
v0x60000103a520 .array "delay_stages", 5 0, 31 0;
v0x60000103a5b0_0 .var/i "i", 31 0;
S_0x138fa9400 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x600000cd9a00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000cd9a40 .param/l "col" 1 9 248, +C4<01>;
L_0x600000998690 .functor BUFZ 32, v0x600001025320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa6db0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa9400;
 .timescale 0 0;
v0x60000103a640 .array "delay_stages", 3 0, 31 0;
v0x60000103a6d0_0 .var/i "i", 31 0;
S_0x138fa4760 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x600000cd9a80 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000cd9ac0 .param/l "col" 1 9 248, +C4<010>;
L_0x6000009985b0 .functor BUFZ 32, v0x600001026880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa2110 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa4760;
 .timescale 0 0;
v0x60000103a760 .array "delay_stages", 1 0, 31 0;
v0x60000103a7f0_0 .var/i "i", 31 0;
S_0x138f9fac0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x600000cd9b00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000cd9b40 .param/l "col" 1 9 248, +C4<011>;
L_0x6000009984d0 .functor BUFZ 32, v0x600001027de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f9d470 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138f9fac0;
 .timescale 0 0;
L_0x600000998540 .functor BUFZ 32, L_0x6000009984d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f9ae20 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038f9b00 .param/l "row" 1 9 142, +C4<00>;
v0x60000103a910_0 .net *"_ivl_1", 7 0, L_0x6000013a9680;  1 drivers
v0x60000103a9a0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0448;  1 drivers
S_0x138f987d0 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138f9ae20;
 .timescale 0 0;
v0x60000103a880_0 .var "out_reg", 7 0;
S_0x138f96180 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038f9b80 .param/l "row" 1 9 142, +C4<01>;
v0x60000103abe0_0 .net *"_ivl_1", 7 0, L_0x6000013a97c0;  1 drivers
v0x60000103ac70_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0490;  1 drivers
S_0x138f93b30 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f96180;
 .timescale 0 0;
v0x60000103aa30 .array "delay_stages", 0 0, 7 0;
v0x60000103aac0_0 .var/i "i", 31 0;
v0x60000103ab50_0 .var "out_reg", 7 0;
S_0x138f914e0 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038f9c00 .param/l "row" 1 9 142, +C4<010>;
v0x60000103aeb0_0 .net *"_ivl_1", 7 0, L_0x6000013a9900;  1 drivers
v0x60000103af40_0 .net/2u *"_ivl_2", 7 0, L_0x1400d04d8;  1 drivers
S_0x138f8ee90 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f914e0;
 .timescale 0 0;
v0x60000103ad00 .array "delay_stages", 1 0, 7 0;
v0x60000103ad90_0 .var/i "i", 31 0;
v0x60000103ae20_0 .var "out_reg", 7 0;
S_0x138f8c840 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038f9c80 .param/l "row" 1 9 142, +C4<011>;
v0x60000103b180_0 .net *"_ivl_1", 7 0, L_0x6000013a9a40;  1 drivers
v0x60000103b210_0 .net/2u *"_ivl_2", 7 0, L_0x1400d0520;  1 drivers
S_0x138f8a1f0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f8c840;
 .timescale 0 0;
v0x60000103afd0 .array "delay_stages", 2 0, 7 0;
v0x60000103b060_0 .var/i "i", 31 0;
v0x60000103b0f0_0 .var "out_reg", 7 0;
S_0x138f87ba0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038f9ac0 .param/l "row" 1 9 213, +C4<00>;
S_0x138f85550 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f87ba0;
 .timescale 0 0;
P_0x6000038f9d40 .param/l "col" 1 9 214, +C4<00>;
L_0x600000992f40 .functor AND 1, v0x600001014870_0, L_0x6000013a9c20, C4<1>, C4<1>;
L_0x600000992fb0 .functor AND 1, L_0x6000013a9e00, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000993020 .functor OR 1, L_0x6000013a9d60, L_0x600000992fb0, C4<0>, C4<0>;
L_0x600000993090 .functor AND 1, L_0x1400d24a0, L_0x600000993020, C4<1>, C4<1>;
L_0x600000993100 .functor AND 1, L_0x600000993090, L_0x6000013a9f40, C4<1>, C4<1>;
v0x60000103bde0_0 .net *"_ivl_0", 2 0, L_0x6000013a9b80;  1 drivers
L_0x1400d0718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000103be70_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0718;  1 drivers
v0x60000103bf00_0 .net *"_ivl_13", 0 0, L_0x6000013a9d60;  1 drivers
L_0x1400d0760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001034000_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0760;  1 drivers
v0x600001034090_0 .net *"_ivl_17", 0 0, L_0x6000013a9e00;  1 drivers
v0x600001034120_0 .net *"_ivl_20", 0 0, L_0x600000992fb0;  1 drivers
v0x6000010341b0_0 .net *"_ivl_22", 0 0, L_0x600000993020;  1 drivers
v0x600001034240_0 .net *"_ivl_24", 0 0, L_0x600000993090;  1 drivers
v0x6000010342d0_0 .net *"_ivl_25", 31 0, L_0x6000013a9ea0;  1 drivers
L_0x1400d07a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001034360_0 .net *"_ivl_28", 15 0, L_0x1400d07a8;  1 drivers
L_0x1400d07f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010343f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d07f0;  1 drivers
L_0x1400d0688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001034480_0 .net *"_ivl_3", 0 0, L_0x1400d0688;  1 drivers
v0x600001034510_0 .net *"_ivl_31", 0 0, L_0x6000013a9f40;  1 drivers
L_0x1400d06d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010345a0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d06d0;  1 drivers
v0x600001034630_0 .net *"_ivl_6", 0 0, L_0x6000013a9c20;  1 drivers
v0x6000010346c0_0 .net "do_clear", 0 0, L_0x600000993100;  1 drivers
v0x600001034750_0 .net "load_weight", 0 0, L_0x600000992f40;  1 drivers
v0x6000010347e0_0 .net "weight_in", 7 0, L_0x6000013a9cc0;  1 drivers
L_0x6000013a9b80 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d0688;
L_0x6000013a9c20 .cmp/eq 3, L_0x6000013a9b80, L_0x1400d06d0;
L_0x6000013a9d60 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0718;
L_0x6000013a9e00 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0760;
L_0x6000013a9ea0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d07a8;
L_0x6000013a9f40 .cmp/eq 32, L_0x6000013a9ea0, L_0x1400d07f0;
S_0x138f3f4a0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f85550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9c00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9c40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000103b2a0_0 .net *"_ivl_11", 0 0, L_0x6000013aa1c0;  1 drivers
v0x60000103b330_0 .net *"_ivl_12", 15 0, L_0x6000013aa260;  1 drivers
v0x60000103b3c0_0 .net/s *"_ivl_4", 15 0, L_0x6000013a9fe0;  1 drivers
v0x60000103b450_0 .net/s *"_ivl_6", 15 0, L_0x6000013aa080;  1 drivers
v0x60000103b4e0_0 .net/s "a_signed", 7 0, v0x60000103b690_0;  1 drivers
v0x60000103b570_0 .net "act_in", 7 0, L_0x600000992d80;  alias, 1 drivers
v0x60000103b600_0 .var "act_out", 7 0;
v0x60000103b690_0 .var "act_reg", 7 0;
v0x60000103b720_0 .net "clear_acc", 0 0, L_0x600000993100;  alias, 1 drivers
v0x60000103b7b0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000103b840_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000103b8d0_0 .net "load_weight", 0 0, L_0x600000992f40;  alias, 1 drivers
v0x60000103b960_0 .net/s "product", 15 0, L_0x6000013aa120;  1 drivers
v0x60000103b9f0_0 .net/s "product_ext", 31 0, L_0x6000013aa300;  1 drivers
v0x60000103ba80_0 .net "psum_in", 31 0, L_0x1400d0568;  alias, 1 drivers
v0x60000103bb10_0 .var "psum_out", 31 0;
v0x60000103bba0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000103bc30_0 .net/s "w_signed", 7 0, v0x60000103bd50_0;  1 drivers
v0x60000103bcc0_0 .net "weight_in", 7 0, L_0x6000013a9cc0;  alias, 1 drivers
v0x60000103bd50_0 .var "weight_reg", 7 0;
L_0x6000013a9fe0 .extend/s 16, v0x60000103b690_0;
L_0x6000013aa080 .extend/s 16, v0x60000103bd50_0;
L_0x6000013aa120 .arith/mult 16, L_0x6000013a9fe0, L_0x6000013aa080;
L_0x6000013aa1c0 .part L_0x6000013aa120, 15, 1;
LS_0x6000013aa260_0_0 .concat [ 1 1 1 1], L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0;
LS_0x6000013aa260_0_4 .concat [ 1 1 1 1], L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0;
LS_0x6000013aa260_0_8 .concat [ 1 1 1 1], L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0;
LS_0x6000013aa260_0_12 .concat [ 1 1 1 1], L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0, L_0x6000013aa1c0;
L_0x6000013aa260 .concat [ 4 4 4 4], LS_0x6000013aa260_0_0, LS_0x6000013aa260_0_4, LS_0x6000013aa260_0_8, LS_0x6000013aa260_0_12;
L_0x6000013aa300 .concat [ 16 16 0 0], L_0x6000013aa120, L_0x6000013aa260;
S_0x138f69300 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f87ba0;
 .timescale 0 0;
P_0x6000038f9e40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000993250 .functor AND 1, v0x600001014870_0, L_0x6000013aa440, C4<1>, C4<1>;
L_0x6000009932c0 .functor AND 1, L_0x6000013aa620, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000993330 .functor OR 1, L_0x6000013aa580, L_0x6000009932c0, C4<0>, C4<0>;
L_0x6000009933a0 .functor AND 1, L_0x1400d24a0, L_0x600000993330, C4<1>, C4<1>;
L_0x600000993410 .functor AND 1, L_0x6000009933a0, L_0x6000013aa760, C4<1>, C4<1>;
v0x6000010353b0_0 .net *"_ivl_0", 2 0, L_0x6000013aa3a0;  1 drivers
L_0x1400d08c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001035440_0 .net/2u *"_ivl_11", 2 0, L_0x1400d08c8;  1 drivers
v0x6000010354d0_0 .net *"_ivl_13", 0 0, L_0x6000013aa580;  1 drivers
L_0x1400d0910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001035560_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0910;  1 drivers
v0x6000010355f0_0 .net *"_ivl_17", 0 0, L_0x6000013aa620;  1 drivers
v0x600001035680_0 .net *"_ivl_20", 0 0, L_0x6000009932c0;  1 drivers
v0x600001035710_0 .net *"_ivl_22", 0 0, L_0x600000993330;  1 drivers
v0x6000010357a0_0 .net *"_ivl_24", 0 0, L_0x6000009933a0;  1 drivers
v0x600001035830_0 .net *"_ivl_25", 31 0, L_0x6000013aa6c0;  1 drivers
L_0x1400d0958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010358c0_0 .net *"_ivl_28", 15 0, L_0x1400d0958;  1 drivers
L_0x1400d09a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001035950_0 .net/2u *"_ivl_29", 31 0, L_0x1400d09a0;  1 drivers
L_0x1400d0838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010359e0_0 .net *"_ivl_3", 0 0, L_0x1400d0838;  1 drivers
v0x600001035a70_0 .net *"_ivl_31", 0 0, L_0x6000013aa760;  1 drivers
L_0x1400d0880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001035b00_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0880;  1 drivers
v0x600001035b90_0 .net *"_ivl_6", 0 0, L_0x6000013aa440;  1 drivers
v0x600001035c20_0 .net "do_clear", 0 0, L_0x600000993410;  1 drivers
v0x600001035cb0_0 .net "load_weight", 0 0, L_0x600000993250;  1 drivers
v0x600001035d40_0 .net "weight_in", 7 0, L_0x6000013aa4e0;  1 drivers
L_0x6000013aa3a0 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d0838;
L_0x6000013aa440 .cmp/eq 3, L_0x6000013aa3a0, L_0x1400d0880;
L_0x6000013aa580 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d08c8;
L_0x6000013aa620 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0910;
L_0x6000013aa6c0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d0958;
L_0x6000013aa760 .cmp/eq 32, L_0x6000013aa6c0, L_0x1400d09a0;
S_0x138f3f060 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f69300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9c80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9cc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001034870_0 .net *"_ivl_11", 0 0, L_0x6000013aa9e0;  1 drivers
v0x600001034900_0 .net *"_ivl_12", 15 0, L_0x6000013aaa80;  1 drivers
v0x600001034990_0 .net/s *"_ivl_4", 15 0, L_0x6000013aa800;  1 drivers
v0x600001034a20_0 .net/s *"_ivl_6", 15 0, L_0x6000013aa8a0;  1 drivers
v0x600001034ab0_0 .net/s "a_signed", 7 0, v0x600001034c60_0;  1 drivers
v0x600001034b40_0 .net "act_in", 7 0, v0x60000103b600_0;  alias, 1 drivers
v0x600001034bd0_0 .var "act_out", 7 0;
v0x600001034c60_0 .var "act_reg", 7 0;
v0x600001034cf0_0 .net "clear_acc", 0 0, L_0x600000993410;  alias, 1 drivers
v0x600001034d80_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001034e10_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001034ea0_0 .net "load_weight", 0 0, L_0x600000993250;  alias, 1 drivers
v0x600001034f30_0 .net/s "product", 15 0, L_0x6000013aa940;  1 drivers
v0x600001034fc0_0 .net/s "product_ext", 31 0, L_0x6000013aab20;  1 drivers
v0x600001035050_0 .net "psum_in", 31 0, L_0x1400d05b0;  alias, 1 drivers
v0x6000010350e0_0 .var "psum_out", 31 0;
v0x600001035170_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001035200_0 .net/s "w_signed", 7 0, v0x600001035320_0;  1 drivers
v0x600001035290_0 .net "weight_in", 7 0, L_0x6000013aa4e0;  alias, 1 drivers
v0x600001035320_0 .var "weight_reg", 7 0;
L_0x6000013aa800 .extend/s 16, v0x600001034c60_0;
L_0x6000013aa8a0 .extend/s 16, v0x600001035320_0;
L_0x6000013aa940 .arith/mult 16, L_0x6000013aa800, L_0x6000013aa8a0;
L_0x6000013aa9e0 .part L_0x6000013aa940, 15, 1;
LS_0x6000013aaa80_0_0 .concat [ 1 1 1 1], L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0;
LS_0x6000013aaa80_0_4 .concat [ 1 1 1 1], L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0;
LS_0x6000013aaa80_0_8 .concat [ 1 1 1 1], L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0;
LS_0x6000013aaa80_0_12 .concat [ 1 1 1 1], L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0, L_0x6000013aa9e0;
L_0x6000013aaa80 .concat [ 4 4 4 4], LS_0x6000013aaa80_0_0, LS_0x6000013aaa80_0_4, LS_0x6000013aaa80_0_8, LS_0x6000013aaa80_0_12;
L_0x6000013aab20 .concat [ 16 16 0 0], L_0x6000013aa940, L_0x6000013aaa80;
S_0x138f3ec20 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f87ba0;
 .timescale 0 0;
P_0x6000038f9640 .param/l "col" 1 9 214, +C4<010>;
L_0x600000993560 .functor AND 1, v0x600001014870_0, L_0x6000013aac60, C4<1>, C4<1>;
L_0x6000009935d0 .functor AND 1, L_0x6000013aae40, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000993640 .functor OR 1, L_0x6000013aada0, L_0x6000009935d0, C4<0>, C4<0>;
L_0x6000009936b0 .functor AND 1, L_0x1400d24a0, L_0x600000993640, C4<1>, C4<1>;
L_0x600000993720 .functor AND 1, L_0x6000009936b0, L_0x6000013aaf80, C4<1>, C4<1>;
v0x600001036910_0 .net *"_ivl_0", 3 0, L_0x6000013aabc0;  1 drivers
L_0x1400d0a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010369a0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0a78;  1 drivers
v0x600001036a30_0 .net *"_ivl_13", 0 0, L_0x6000013aada0;  1 drivers
L_0x1400d0ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001036ac0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0ac0;  1 drivers
v0x600001036b50_0 .net *"_ivl_17", 0 0, L_0x6000013aae40;  1 drivers
v0x600001036be0_0 .net *"_ivl_20", 0 0, L_0x6000009935d0;  1 drivers
v0x600001036c70_0 .net *"_ivl_22", 0 0, L_0x600000993640;  1 drivers
v0x600001036d00_0 .net *"_ivl_24", 0 0, L_0x6000009936b0;  1 drivers
v0x600001036d90_0 .net *"_ivl_25", 31 0, L_0x6000013aaee0;  1 drivers
L_0x1400d0b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001036e20_0 .net *"_ivl_28", 15 0, L_0x1400d0b08;  1 drivers
L_0x1400d0b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001036eb0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0b50;  1 drivers
L_0x1400d09e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001036f40_0 .net *"_ivl_3", 1 0, L_0x1400d09e8;  1 drivers
v0x600001036fd0_0 .net *"_ivl_31", 0 0, L_0x6000013aaf80;  1 drivers
L_0x1400d0a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001037060_0 .net/2u *"_ivl_4", 3 0, L_0x1400d0a30;  1 drivers
v0x6000010370f0_0 .net *"_ivl_6", 0 0, L_0x6000013aac60;  1 drivers
v0x600001037180_0 .net "do_clear", 0 0, L_0x600000993720;  1 drivers
v0x600001037210_0 .net "load_weight", 0 0, L_0x600000993560;  1 drivers
v0x6000010372a0_0 .net "weight_in", 7 0, L_0x6000013aad00;  1 drivers
L_0x6000013aabc0 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d09e8;
L_0x6000013aac60 .cmp/eq 4, L_0x6000013aabc0, L_0x1400d0a30;
L_0x6000013aada0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0a78;
L_0x6000013aae40 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0ac0;
L_0x6000013aaee0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d0b08;
L_0x6000013aaf80 .cmp/eq 32, L_0x6000013aaee0, L_0x1400d0b50;
S_0x138f64ab0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f3ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9e00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9e40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001035dd0_0 .net *"_ivl_11", 0 0, L_0x6000013ab200;  1 drivers
v0x600001035e60_0 .net *"_ivl_12", 15 0, L_0x6000013ab2a0;  1 drivers
v0x600001035ef0_0 .net/s *"_ivl_4", 15 0, L_0x6000013ab020;  1 drivers
v0x600001035f80_0 .net/s *"_ivl_6", 15 0, L_0x6000013ab0c0;  1 drivers
v0x600001036010_0 .net/s "a_signed", 7 0, v0x6000010361c0_0;  1 drivers
v0x6000010360a0_0 .net "act_in", 7 0, v0x600001034bd0_0;  alias, 1 drivers
v0x600001036130_0 .var "act_out", 7 0;
v0x6000010361c0_0 .var "act_reg", 7 0;
v0x600001036250_0 .net "clear_acc", 0 0, L_0x600000993720;  alias, 1 drivers
v0x6000010362e0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001036370_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001036400_0 .net "load_weight", 0 0, L_0x600000993560;  alias, 1 drivers
v0x600001036490_0 .net/s "product", 15 0, L_0x6000013ab160;  1 drivers
v0x600001036520_0 .net/s "product_ext", 31 0, L_0x6000013ab340;  1 drivers
v0x6000010365b0_0 .net "psum_in", 31 0, L_0x1400d05f8;  alias, 1 drivers
v0x600001036640_0 .var "psum_out", 31 0;
v0x6000010366d0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001036760_0 .net/s "w_signed", 7 0, v0x600001036880_0;  1 drivers
v0x6000010367f0_0 .net "weight_in", 7 0, L_0x6000013aad00;  alias, 1 drivers
v0x600001036880_0 .var "weight_reg", 7 0;
L_0x6000013ab020 .extend/s 16, v0x6000010361c0_0;
L_0x6000013ab0c0 .extend/s 16, v0x600001036880_0;
L_0x6000013ab160 .arith/mult 16, L_0x6000013ab020, L_0x6000013ab0c0;
L_0x6000013ab200 .part L_0x6000013ab160, 15, 1;
LS_0x6000013ab2a0_0_0 .concat [ 1 1 1 1], L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200;
LS_0x6000013ab2a0_0_4 .concat [ 1 1 1 1], L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200;
LS_0x6000013ab2a0_0_8 .concat [ 1 1 1 1], L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200;
LS_0x6000013ab2a0_0_12 .concat [ 1 1 1 1], L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200, L_0x6000013ab200;
L_0x6000013ab2a0 .concat [ 4 4 4 4], LS_0x6000013ab2a0_0_0, LS_0x6000013ab2a0_0_4, LS_0x6000013ab2a0_0_8, LS_0x6000013ab2a0_0_12;
L_0x6000013ab340 .concat [ 16 16 0 0], L_0x6000013ab160, L_0x6000013ab2a0;
S_0x138f62460 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f87ba0;
 .timescale 0 0;
P_0x6000038fa000 .param/l "col" 1 9 214, +C4<011>;
L_0x600000993870 .functor AND 1, v0x600001014870_0, L_0x6000013ab480, C4<1>, C4<1>;
L_0x6000009938e0 .functor AND 1, L_0x6000013ab660, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000993950 .functor OR 1, L_0x6000013ab5c0, L_0x6000009938e0, C4<0>, C4<0>;
L_0x6000009939c0 .functor AND 1, L_0x1400d24a0, L_0x600000993950, C4<1>, C4<1>;
L_0x600000993a30 .functor AND 1, L_0x6000009939c0, L_0x6000013ab7a0, C4<1>, C4<1>;
v0x600001037e70_0 .net *"_ivl_0", 3 0, L_0x6000013ab3e0;  1 drivers
L_0x1400d0c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001037f00_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0c28;  1 drivers
v0x600001030000_0 .net *"_ivl_13", 0 0, L_0x6000013ab5c0;  1 drivers
L_0x1400d0c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001030090_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0c70;  1 drivers
v0x600001030120_0 .net *"_ivl_17", 0 0, L_0x6000013ab660;  1 drivers
v0x6000010301b0_0 .net *"_ivl_20", 0 0, L_0x6000009938e0;  1 drivers
v0x600001030240_0 .net *"_ivl_22", 0 0, L_0x600000993950;  1 drivers
v0x6000010302d0_0 .net *"_ivl_24", 0 0, L_0x6000009939c0;  1 drivers
v0x600001030360_0 .net *"_ivl_25", 31 0, L_0x6000013ab700;  1 drivers
L_0x1400d0cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010303f0_0 .net *"_ivl_28", 15 0, L_0x1400d0cb8;  1 drivers
L_0x1400d0d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001030480_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0d00;  1 drivers
L_0x1400d0b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001030510_0 .net *"_ivl_3", 1 0, L_0x1400d0b98;  1 drivers
v0x6000010305a0_0 .net *"_ivl_31", 0 0, L_0x6000013ab7a0;  1 drivers
L_0x1400d0be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001030630_0 .net/2u *"_ivl_4", 3 0, L_0x1400d0be0;  1 drivers
v0x6000010306c0_0 .net *"_ivl_6", 0 0, L_0x6000013ab480;  1 drivers
v0x600001030750_0 .net "do_clear", 0 0, L_0x600000993a30;  1 drivers
v0x6000010307e0_0 .net "load_weight", 0 0, L_0x600000993870;  1 drivers
v0x600001030870_0 .net "weight_in", 7 0, L_0x6000013ab520;  1 drivers
L_0x6000013ab3e0 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d0b98;
L_0x6000013ab480 .cmp/eq 4, L_0x6000013ab3e0, L_0x1400d0be0;
L_0x6000013ab5c0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0c28;
L_0x6000013ab660 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0c70;
L_0x6000013ab700 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d0cb8;
L_0x6000013ab7a0 .cmp/eq 32, L_0x6000013ab700, L_0x1400d0d00;
S_0x138f5fe10 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f62460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9e80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9ec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001037330_0 .net *"_ivl_11", 0 0, L_0x6000013aba20;  1 drivers
v0x6000010373c0_0 .net *"_ivl_12", 15 0, L_0x6000013abac0;  1 drivers
v0x600001037450_0 .net/s *"_ivl_4", 15 0, L_0x6000013ab840;  1 drivers
v0x6000010374e0_0 .net/s *"_ivl_6", 15 0, L_0x6000013ab8e0;  1 drivers
v0x600001037570_0 .net/s "a_signed", 7 0, v0x600001037720_0;  1 drivers
v0x600001037600_0 .net "act_in", 7 0, v0x600001036130_0;  alias, 1 drivers
v0x600001037690_0 .var "act_out", 7 0;
v0x600001037720_0 .var "act_reg", 7 0;
v0x6000010377b0_0 .net "clear_acc", 0 0, L_0x600000993a30;  alias, 1 drivers
v0x600001037840_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010378d0_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001037960_0 .net "load_weight", 0 0, L_0x600000993870;  alias, 1 drivers
v0x6000010379f0_0 .net/s "product", 15 0, L_0x6000013ab980;  1 drivers
v0x600001037a80_0 .net/s "product_ext", 31 0, L_0x6000013abb60;  1 drivers
v0x600001037b10_0 .net "psum_in", 31 0, L_0x1400d0640;  alias, 1 drivers
v0x600001037ba0_0 .var "psum_out", 31 0;
v0x600001037c30_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001037cc0_0 .net/s "w_signed", 7 0, v0x600001037de0_0;  1 drivers
v0x600001037d50_0 .net "weight_in", 7 0, L_0x6000013ab520;  alias, 1 drivers
v0x600001037de0_0 .var "weight_reg", 7 0;
L_0x6000013ab840 .extend/s 16, v0x600001037720_0;
L_0x6000013ab8e0 .extend/s 16, v0x600001037de0_0;
L_0x6000013ab980 .arith/mult 16, L_0x6000013ab840, L_0x6000013ab8e0;
L_0x6000013aba20 .part L_0x6000013ab980, 15, 1;
LS_0x6000013abac0_0_0 .concat [ 1 1 1 1], L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20;
LS_0x6000013abac0_0_4 .concat [ 1 1 1 1], L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20;
LS_0x6000013abac0_0_8 .concat [ 1 1 1 1], L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20;
LS_0x6000013abac0_0_12 .concat [ 1 1 1 1], L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20, L_0x6000013aba20;
L_0x6000013abac0 .concat [ 4 4 4 4], LS_0x6000013abac0_0_0, LS_0x6000013abac0_0_4, LS_0x6000013abac0_0_8, LS_0x6000013abac0_0_12;
L_0x6000013abb60 .concat [ 16 16 0 0], L_0x6000013ab980, L_0x6000013abac0;
S_0x138f5d7c0 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fa100 .param/l "row" 1 9 213, +C4<01>;
S_0x138f5b170 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f5d7c0;
 .timescale 0 0;
P_0x6000038fa180 .param/l "col" 1 9 214, +C4<00>;
L_0x600000993b80 .functor AND 1, v0x600001014870_0, L_0x6000013abca0, C4<1>, C4<1>;
L_0x600000993c60 .functor AND 1, L_0x6000013abe80, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000993cd0 .functor OR 1, L_0x6000013abde0, L_0x600000993c60, C4<0>, C4<0>;
L_0x600000993d40 .functor AND 1, L_0x1400d24a0, L_0x600000993cd0, C4<1>, C4<1>;
L_0x600000993db0 .functor AND 1, L_0x600000993d40, L_0x6000013be080, C4<1>, C4<1>;
v0x600001031440_0 .net *"_ivl_0", 2 0, L_0x6000013abc00;  1 drivers
L_0x1400d0dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010314d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0dd8;  1 drivers
v0x600001031560_0 .net *"_ivl_13", 0 0, L_0x6000013abde0;  1 drivers
L_0x1400d0e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010315f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0e20;  1 drivers
v0x600001031680_0 .net *"_ivl_17", 0 0, L_0x6000013abe80;  1 drivers
v0x600001031710_0 .net *"_ivl_20", 0 0, L_0x600000993c60;  1 drivers
v0x6000010317a0_0 .net *"_ivl_22", 0 0, L_0x600000993cd0;  1 drivers
v0x600001031830_0 .net *"_ivl_24", 0 0, L_0x600000993d40;  1 drivers
v0x6000010318c0_0 .net *"_ivl_25", 31 0, L_0x6000013abf20;  1 drivers
L_0x1400d0e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001031950_0 .net *"_ivl_28", 15 0, L_0x1400d0e68;  1 drivers
L_0x1400d0eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010319e0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d0eb0;  1 drivers
L_0x1400d0d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001031a70_0 .net *"_ivl_3", 0 0, L_0x1400d0d48;  1 drivers
v0x600001031b00_0 .net *"_ivl_31", 0 0, L_0x6000013be080;  1 drivers
L_0x1400d0d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001031b90_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0d90;  1 drivers
v0x600001031c20_0 .net *"_ivl_6", 0 0, L_0x6000013abca0;  1 drivers
v0x600001031cb0_0 .net "do_clear", 0 0, L_0x600000993db0;  1 drivers
v0x600001031d40_0 .net "load_weight", 0 0, L_0x600000993b80;  1 drivers
v0x600001031dd0_0 .net "weight_in", 7 0, L_0x6000013abd40;  1 drivers
L_0x6000013abc00 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d0d48;
L_0x6000013abca0 .cmp/eq 3, L_0x6000013abc00, L_0x1400d0d90;
L_0x6000013abde0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0dd8;
L_0x6000013abe80 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0e20;
L_0x6000013abf20 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d0e68;
L_0x6000013be080 .cmp/eq 32, L_0x6000013abf20, L_0x1400d0eb0;
S_0x138f58b20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f5b170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001030900_0 .net *"_ivl_11", 0 0, L_0x6000013bfb60;  1 drivers
v0x600001030990_0 .net *"_ivl_12", 15 0, L_0x6000013bf980;  1 drivers
v0x600001030a20_0 .net/s *"_ivl_4", 15 0, L_0x6000013bfc00;  1 drivers
v0x600001030ab0_0 .net/s *"_ivl_6", 15 0, L_0x6000013bfca0;  1 drivers
v0x600001030b40_0 .net/s "a_signed", 7 0, v0x600001030cf0_0;  1 drivers
v0x600001030bd0_0 .net "act_in", 7 0, L_0x600000992df0;  alias, 1 drivers
v0x600001030c60_0 .var "act_out", 7 0;
v0x600001030cf0_0 .var "act_reg", 7 0;
v0x600001030d80_0 .net "clear_acc", 0 0, L_0x600000993db0;  alias, 1 drivers
v0x600001030e10_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001030ea0_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001030f30_0 .net "load_weight", 0 0, L_0x600000993b80;  alias, 1 drivers
v0x600001030fc0_0 .net/s "product", 15 0, L_0x6000013bfac0;  1 drivers
v0x600001031050_0 .net/s "product_ext", 31 0, L_0x6000013bfa20;  1 drivers
v0x6000010310e0_0 .net "psum_in", 31 0, v0x60000103bb10_0;  alias, 1 drivers
v0x600001031170_0 .var "psum_out", 31 0;
v0x600001031200_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001031290_0 .net/s "w_signed", 7 0, v0x6000010313b0_0;  1 drivers
v0x600001031320_0 .net "weight_in", 7 0, L_0x6000013abd40;  alias, 1 drivers
v0x6000010313b0_0 .var "weight_reg", 7 0;
L_0x6000013bfc00 .extend/s 16, v0x600001030cf0_0;
L_0x6000013bfca0 .extend/s 16, v0x6000010313b0_0;
L_0x6000013bfac0 .arith/mult 16, L_0x6000013bfc00, L_0x6000013bfca0;
L_0x6000013bfb60 .part L_0x6000013bfac0, 15, 1;
LS_0x6000013bf980_0_0 .concat [ 1 1 1 1], L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60;
LS_0x6000013bf980_0_4 .concat [ 1 1 1 1], L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60;
LS_0x6000013bf980_0_8 .concat [ 1 1 1 1], L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60;
LS_0x6000013bf980_0_12 .concat [ 1 1 1 1], L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60, L_0x6000013bfb60;
L_0x6000013bf980 .concat [ 4 4 4 4], LS_0x6000013bf980_0_0, LS_0x6000013bf980_0_4, LS_0x6000013bf980_0_8, LS_0x6000013bf980_0_12;
L_0x6000013bfa20 .concat [ 16 16 0 0], L_0x6000013bfac0, L_0x6000013bf980;
S_0x138f564d0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f5d7c0;
 .timescale 0 0;
P_0x6000038f9fc0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000993f00 .functor AND 1, v0x600001014870_0, L_0x6000013bf8e0, C4<1>, C4<1>;
L_0x600000993f70 .functor AND 1, L_0x6000013bf5c0, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000997f70 .functor OR 1, L_0x6000013bf7a0, L_0x600000993f70, C4<0>, C4<0>;
L_0x600000997cd0 .functor AND 1, L_0x1400d24a0, L_0x600000997f70, C4<1>, C4<1>;
L_0x600000997d40 .functor AND 1, L_0x600000997cd0, L_0x6000013bf480, C4<1>, C4<1>;
v0x6000010329a0_0 .net *"_ivl_0", 2 0, L_0x6000013bf840;  1 drivers
L_0x1400d0f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001032a30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d0f88;  1 drivers
v0x600001032ac0_0 .net *"_ivl_13", 0 0, L_0x6000013bf7a0;  1 drivers
L_0x1400d0fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001032b50_0 .net/2u *"_ivl_15", 2 0, L_0x1400d0fd0;  1 drivers
v0x600001032be0_0 .net *"_ivl_17", 0 0, L_0x6000013bf5c0;  1 drivers
v0x600001032c70_0 .net *"_ivl_20", 0 0, L_0x600000993f70;  1 drivers
v0x600001032d00_0 .net *"_ivl_22", 0 0, L_0x600000997f70;  1 drivers
v0x600001032d90_0 .net *"_ivl_24", 0 0, L_0x600000997cd0;  1 drivers
v0x600001032e20_0 .net *"_ivl_25", 31 0, L_0x6000013bf660;  1 drivers
L_0x1400d1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001032eb0_0 .net *"_ivl_28", 15 0, L_0x1400d1018;  1 drivers
L_0x1400d1060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001032f40_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1060;  1 drivers
L_0x1400d0ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001032fd0_0 .net *"_ivl_3", 0 0, L_0x1400d0ef8;  1 drivers
v0x600001033060_0 .net *"_ivl_31", 0 0, L_0x6000013bf480;  1 drivers
L_0x1400d0f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010330f0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d0f40;  1 drivers
v0x600001033180_0 .net *"_ivl_6", 0 0, L_0x6000013bf8e0;  1 drivers
v0x600001033210_0 .net "do_clear", 0 0, L_0x600000997d40;  1 drivers
v0x6000010332a0_0 .net "load_weight", 0 0, L_0x600000993f00;  1 drivers
v0x600001033330_0 .net "weight_in", 7 0, L_0x6000013bf700;  1 drivers
L_0x6000013bf840 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d0ef8;
L_0x6000013bf8e0 .cmp/eq 3, L_0x6000013bf840, L_0x1400d0f40;
L_0x6000013bf7a0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0f88;
L_0x6000013bf5c0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d0fd0;
L_0x6000013bf660 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1018;
L_0x6000013bf480 .cmp/eq 32, L_0x6000013bf660, L_0x1400d1060;
S_0x138f53e80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f564d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9f80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9fc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001031e60_0 .net *"_ivl_11", 0 0, L_0x6000013bf200;  1 drivers
v0x600001031ef0_0 .net *"_ivl_12", 15 0, L_0x6000013bf2a0;  1 drivers
v0x600001031f80_0 .net/s *"_ivl_4", 15 0, L_0x6000013bf520;  1 drivers
v0x600001032010_0 .net/s *"_ivl_6", 15 0, L_0x6000013bf340;  1 drivers
v0x6000010320a0_0 .net/s "a_signed", 7 0, v0x600001032250_0;  1 drivers
v0x600001032130_0 .net "act_in", 7 0, v0x600001030c60_0;  alias, 1 drivers
v0x6000010321c0_0 .var "act_out", 7 0;
v0x600001032250_0 .var "act_reg", 7 0;
v0x6000010322e0_0 .net "clear_acc", 0 0, L_0x600000997d40;  alias, 1 drivers
v0x600001032370_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001032400_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001032490_0 .net "load_weight", 0 0, L_0x600000993f00;  alias, 1 drivers
v0x600001032520_0 .net/s "product", 15 0, L_0x6000013bf3e0;  1 drivers
v0x6000010325b0_0 .net/s "product_ext", 31 0, L_0x6000013bf0c0;  1 drivers
v0x600001032640_0 .net "psum_in", 31 0, v0x6000010350e0_0;  alias, 1 drivers
v0x6000010326d0_0 .var "psum_out", 31 0;
v0x600001032760_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010327f0_0 .net/s "w_signed", 7 0, v0x600001032910_0;  1 drivers
v0x600001032880_0 .net "weight_in", 7 0, L_0x6000013bf700;  alias, 1 drivers
v0x600001032910_0 .var "weight_reg", 7 0;
L_0x6000013bf520 .extend/s 16, v0x600001032250_0;
L_0x6000013bf340 .extend/s 16, v0x600001032910_0;
L_0x6000013bf3e0 .arith/mult 16, L_0x6000013bf520, L_0x6000013bf340;
L_0x6000013bf200 .part L_0x6000013bf3e0, 15, 1;
LS_0x6000013bf2a0_0_0 .concat [ 1 1 1 1], L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200;
LS_0x6000013bf2a0_0_4 .concat [ 1 1 1 1], L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200;
LS_0x6000013bf2a0_0_8 .concat [ 1 1 1 1], L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200;
LS_0x6000013bf2a0_0_12 .concat [ 1 1 1 1], L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200, L_0x6000013bf200;
L_0x6000013bf2a0 .concat [ 4 4 4 4], LS_0x6000013bf2a0_0_0, LS_0x6000013bf2a0_0_4, LS_0x6000013bf2a0_0_8, LS_0x6000013bf2a0_0_12;
L_0x6000013bf0c0 .concat [ 16 16 0 0], L_0x6000013bf3e0, L_0x6000013bf2a0;
S_0x138f51830 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f5d7c0;
 .timescale 0 0;
P_0x6000038fa340 .param/l "col" 1 9 214, +C4<010>;
L_0x600000997b10 .functor AND 1, v0x600001014870_0, L_0x6000013bef80, C4<1>, C4<1>;
L_0x600000997b80 .functor AND 1, L_0x6000013beee0, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000997a30 .functor OR 1, L_0x6000013bee40, L_0x600000997b80, C4<0>, C4<0>;
L_0x600000997aa0 .functor AND 1, L_0x1400d24a0, L_0x600000997a30, C4<1>, C4<1>;
L_0x600000997950 .functor AND 1, L_0x600000997aa0, L_0x6000013beda0, C4<1>, C4<1>;
v0x600001033f00_0 .net *"_ivl_0", 3 0, L_0x6000013bf160;  1 drivers
L_0x1400d1138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000102c000_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1138;  1 drivers
v0x60000102c090_0 .net *"_ivl_13", 0 0, L_0x6000013bee40;  1 drivers
L_0x1400d1180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000102c120_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1180;  1 drivers
v0x60000102c1b0_0 .net *"_ivl_17", 0 0, L_0x6000013beee0;  1 drivers
v0x60000102c240_0 .net *"_ivl_20", 0 0, L_0x600000997b80;  1 drivers
v0x60000102c2d0_0 .net *"_ivl_22", 0 0, L_0x600000997a30;  1 drivers
v0x60000102c360_0 .net *"_ivl_24", 0 0, L_0x600000997aa0;  1 drivers
v0x60000102c3f0_0 .net *"_ivl_25", 31 0, L_0x6000013bed00;  1 drivers
L_0x1400d11c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102c480_0 .net *"_ivl_28", 15 0, L_0x1400d11c8;  1 drivers
L_0x1400d1210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102c510_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1210;  1 drivers
L_0x1400d10a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000102c5a0_0 .net *"_ivl_3", 1 0, L_0x1400d10a8;  1 drivers
v0x60000102c630_0 .net *"_ivl_31", 0 0, L_0x6000013beda0;  1 drivers
L_0x1400d10f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000102c6c0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d10f0;  1 drivers
v0x60000102c750_0 .net *"_ivl_6", 0 0, L_0x6000013bef80;  1 drivers
v0x60000102c7e0_0 .net "do_clear", 0 0, L_0x600000997950;  1 drivers
v0x60000102c870_0 .net "load_weight", 0 0, L_0x600000997b10;  1 drivers
v0x60000102c900_0 .net "weight_in", 7 0, L_0x6000013bf020;  1 drivers
L_0x6000013bf160 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d10a8;
L_0x6000013bef80 .cmp/eq 4, L_0x6000013bf160, L_0x1400d10f0;
L_0x6000013bee40 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1138;
L_0x6000013beee0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1180;
L_0x6000013bed00 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d11c8;
L_0x6000013beda0 .cmp/eq 32, L_0x6000013bed00, L_0x1400d1210;
S_0x138f4f1e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f51830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9d00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9d40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010333c0_0 .net *"_ivl_11", 0 0, L_0x6000013beb20;  1 drivers
v0x600001033450_0 .net *"_ivl_12", 15 0, L_0x6000013be940;  1 drivers
v0x6000010334e0_0 .net/s *"_ivl_4", 15 0, L_0x6000013bebc0;  1 drivers
v0x600001033570_0 .net/s *"_ivl_6", 15 0, L_0x6000013bec60;  1 drivers
v0x600001033600_0 .net/s "a_signed", 7 0, v0x6000010337b0_0;  1 drivers
v0x600001033690_0 .net "act_in", 7 0, v0x6000010321c0_0;  alias, 1 drivers
v0x600001033720_0 .var "act_out", 7 0;
v0x6000010337b0_0 .var "act_reg", 7 0;
v0x600001033840_0 .net "clear_acc", 0 0, L_0x600000997950;  alias, 1 drivers
v0x6000010338d0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001033960_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x6000010339f0_0 .net "load_weight", 0 0, L_0x600000997b10;  alias, 1 drivers
v0x600001033a80_0 .net/s "product", 15 0, L_0x6000013bea80;  1 drivers
v0x600001033b10_0 .net/s "product_ext", 31 0, L_0x6000013be9e0;  1 drivers
v0x600001033ba0_0 .net "psum_in", 31 0, v0x600001036640_0;  alias, 1 drivers
v0x600001033c30_0 .var "psum_out", 31 0;
v0x600001033cc0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001033d50_0 .net/s "w_signed", 7 0, v0x600001033e70_0;  1 drivers
v0x600001033de0_0 .net "weight_in", 7 0, L_0x6000013bf020;  alias, 1 drivers
v0x600001033e70_0 .var "weight_reg", 7 0;
L_0x6000013bebc0 .extend/s 16, v0x6000010337b0_0;
L_0x6000013bec60 .extend/s 16, v0x600001033e70_0;
L_0x6000013bea80 .arith/mult 16, L_0x6000013bebc0, L_0x6000013bec60;
L_0x6000013beb20 .part L_0x6000013bea80, 15, 1;
LS_0x6000013be940_0_0 .concat [ 1 1 1 1], L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20;
LS_0x6000013be940_0_4 .concat [ 1 1 1 1], L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20;
LS_0x6000013be940_0_8 .concat [ 1 1 1 1], L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20;
LS_0x6000013be940_0_12 .concat [ 1 1 1 1], L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20, L_0x6000013beb20;
L_0x6000013be940 .concat [ 4 4 4 4], LS_0x6000013be940_0_0, LS_0x6000013be940_0_4, LS_0x6000013be940_0_8, LS_0x6000013be940_0_12;
L_0x6000013be9e0 .concat [ 16 16 0 0], L_0x6000013bea80, L_0x6000013be940;
S_0x138f4cb90 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f5d7c0;
 .timescale 0 0;
P_0x6000038fa440 .param/l "col" 1 9 214, +C4<011>;
L_0x6000009978e0 .functor AND 1, v0x600001014870_0, L_0x6000013be8a0, C4<1>, C4<1>;
L_0x600000997790 .functor AND 1, L_0x6000013be580, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000997800 .functor OR 1, L_0x6000013be760, L_0x600000997790, C4<0>, C4<0>;
L_0x6000009976b0 .functor AND 1, L_0x1400d24a0, L_0x600000997800, C4<1>, C4<1>;
L_0x600000997720 .functor AND 1, L_0x6000009976b0, L_0x6000013be440, C4<1>, C4<1>;
v0x60000102d4d0_0 .net *"_ivl_0", 3 0, L_0x6000013be800;  1 drivers
L_0x1400d12e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000102d560_0 .net/2u *"_ivl_11", 2 0, L_0x1400d12e8;  1 drivers
v0x60000102d5f0_0 .net *"_ivl_13", 0 0, L_0x6000013be760;  1 drivers
L_0x1400d1330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000102d680_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1330;  1 drivers
v0x60000102d710_0 .net *"_ivl_17", 0 0, L_0x6000013be580;  1 drivers
v0x60000102d7a0_0 .net *"_ivl_20", 0 0, L_0x600000997790;  1 drivers
v0x60000102d830_0 .net *"_ivl_22", 0 0, L_0x600000997800;  1 drivers
v0x60000102d8c0_0 .net *"_ivl_24", 0 0, L_0x6000009976b0;  1 drivers
v0x60000102d950_0 .net *"_ivl_25", 31 0, L_0x6000013be620;  1 drivers
L_0x1400d1378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102d9e0_0 .net *"_ivl_28", 15 0, L_0x1400d1378;  1 drivers
L_0x1400d13c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102da70_0 .net/2u *"_ivl_29", 31 0, L_0x1400d13c0;  1 drivers
L_0x1400d1258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000102db00_0 .net *"_ivl_3", 1 0, L_0x1400d1258;  1 drivers
v0x60000102db90_0 .net *"_ivl_31", 0 0, L_0x6000013be440;  1 drivers
L_0x1400d12a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000102dc20_0 .net/2u *"_ivl_4", 3 0, L_0x1400d12a0;  1 drivers
v0x60000102dcb0_0 .net *"_ivl_6", 0 0, L_0x6000013be8a0;  1 drivers
v0x60000102dd40_0 .net "do_clear", 0 0, L_0x600000997720;  1 drivers
v0x60000102ddd0_0 .net "load_weight", 0 0, L_0x6000009978e0;  1 drivers
v0x60000102de60_0 .net "weight_in", 7 0, L_0x6000013be6c0;  1 drivers
L_0x6000013be800 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d1258;
L_0x6000013be8a0 .cmp/eq 4, L_0x6000013be800, L_0x1400d12a0;
L_0x6000013be760 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d12e8;
L_0x6000013be580 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1330;
L_0x6000013be620 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1378;
L_0x6000013be440 .cmp/eq 32, L_0x6000013be620, L_0x1400d13c0;
S_0x138f4a540 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f4cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000102c990_0 .net *"_ivl_11", 0 0, L_0x6000013bfd40;  1 drivers
v0x60000102ca20_0 .net *"_ivl_12", 15 0, L_0x6000013bfde0;  1 drivers
v0x60000102cab0_0 .net/s *"_ivl_4", 15 0, L_0x6000013be4e0;  1 drivers
v0x60000102cb40_0 .net/s *"_ivl_6", 15 0, L_0x6000013bfe80;  1 drivers
v0x60000102cbd0_0 .net/s "a_signed", 7 0, v0x60000102cd80_0;  1 drivers
v0x60000102cc60_0 .net "act_in", 7 0, v0x600001033720_0;  alias, 1 drivers
v0x60000102ccf0_0 .var "act_out", 7 0;
v0x60000102cd80_0 .var "act_reg", 7 0;
v0x60000102ce10_0 .net "clear_acc", 0 0, L_0x600000997720;  alias, 1 drivers
v0x60000102cea0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000102cf30_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000102cfc0_0 .net "load_weight", 0 0, L_0x6000009978e0;  alias, 1 drivers
v0x60000102d050_0 .net/s "product", 15 0, L_0x6000013bff20;  1 drivers
v0x60000102d0e0_0 .net/s "product_ext", 31 0, L_0x6000013be120;  1 drivers
v0x60000102d170_0 .net "psum_in", 31 0, v0x600001037ba0_0;  alias, 1 drivers
v0x60000102d200_0 .var "psum_out", 31 0;
v0x60000102d290_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000102d320_0 .net/s "w_signed", 7 0, v0x60000102d440_0;  1 drivers
v0x60000102d3b0_0 .net "weight_in", 7 0, L_0x6000013be6c0;  alias, 1 drivers
v0x60000102d440_0 .var "weight_reg", 7 0;
L_0x6000013be4e0 .extend/s 16, v0x60000102cd80_0;
L_0x6000013bfe80 .extend/s 16, v0x60000102d440_0;
L_0x6000013bff20 .arith/mult 16, L_0x6000013be4e0, L_0x6000013bfe80;
L_0x6000013bfd40 .part L_0x6000013bff20, 15, 1;
LS_0x6000013bfde0_0_0 .concat [ 1 1 1 1], L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40;
LS_0x6000013bfde0_0_4 .concat [ 1 1 1 1], L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40;
LS_0x6000013bfde0_0_8 .concat [ 1 1 1 1], L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40;
LS_0x6000013bfde0_0_12 .concat [ 1 1 1 1], L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40, L_0x6000013bfd40;
L_0x6000013bfde0 .concat [ 4 4 4 4], LS_0x6000013bfde0_0_0, LS_0x6000013bfde0_0_4, LS_0x6000013bfde0_0_8, LS_0x6000013bfde0_0_12;
L_0x6000013be120 .concat [ 16 16 0 0], L_0x6000013bff20, L_0x6000013bfde0;
S_0x138f47ef0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fa540 .param/l "row" 1 9 213, +C4<010>;
S_0x138f458a0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f47ef0;
 .timescale 0 0;
P_0x6000038fa5c0 .param/l "col" 1 9 214, +C4<00>;
L_0x6000009974f0 .functor AND 1, v0x600001014870_0, L_0x6000013be300, C4<1>, C4<1>;
L_0x600000997560 .functor AND 1, L_0x6000013bdd60, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000997410 .functor OR 1, L_0x6000013bdcc0, L_0x600000997560, C4<0>, C4<0>;
L_0x600000997480 .functor AND 1, L_0x1400d24a0, L_0x600000997410, C4<1>, C4<1>;
L_0x600000997330 .functor AND 1, L_0x600000997480, L_0x6000013bdea0, C4<1>, C4<1>;
v0x60000102ea30_0 .net *"_ivl_0", 2 0, L_0x6000013be1c0;  1 drivers
L_0x1400d1498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000102eac0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1498;  1 drivers
v0x60000102eb50_0 .net *"_ivl_13", 0 0, L_0x6000013bdcc0;  1 drivers
L_0x1400d14e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000102ebe0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d14e0;  1 drivers
v0x60000102ec70_0 .net *"_ivl_17", 0 0, L_0x6000013bdd60;  1 drivers
v0x60000102ed00_0 .net *"_ivl_20", 0 0, L_0x600000997560;  1 drivers
v0x60000102ed90_0 .net *"_ivl_22", 0 0, L_0x600000997410;  1 drivers
v0x60000102ee20_0 .net *"_ivl_24", 0 0, L_0x600000997480;  1 drivers
v0x60000102eeb0_0 .net *"_ivl_25", 31 0, L_0x6000013bde00;  1 drivers
L_0x1400d1528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102ef40_0 .net *"_ivl_28", 15 0, L_0x1400d1528;  1 drivers
L_0x1400d1570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102efd0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1570;  1 drivers
L_0x1400d1408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000102f060_0 .net *"_ivl_3", 0 0, L_0x1400d1408;  1 drivers
v0x60000102f0f0_0 .net *"_ivl_31", 0 0, L_0x6000013bdea0;  1 drivers
L_0x1400d1450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000102f180_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1450;  1 drivers
v0x60000102f210_0 .net *"_ivl_6", 0 0, L_0x6000013be300;  1 drivers
v0x60000102f2a0_0 .net "do_clear", 0 0, L_0x600000997330;  1 drivers
v0x60000102f330_0 .net "load_weight", 0 0, L_0x6000009974f0;  1 drivers
v0x60000102f3c0_0 .net "weight_in", 7 0, L_0x6000013be3a0;  1 drivers
L_0x6000013be1c0 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d1408;
L_0x6000013be300 .cmp/eq 3, L_0x6000013be1c0, L_0x1400d1450;
L_0x6000013bdcc0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1498;
L_0x6000013bdd60 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d14e0;
L_0x6000013bde00 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1528;
L_0x6000013bdea0 .cmp/eq 32, L_0x6000013bde00, L_0x1400d1570;
S_0x138f43250 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f458a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd9d80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd9dc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000102def0_0 .net *"_ivl_11", 0 0, L_0x6000013bd9a0;  1 drivers
v0x60000102df80_0 .net *"_ivl_12", 15 0, L_0x6000013bda40;  1 drivers
v0x60000102e010_0 .net/s *"_ivl_4", 15 0, L_0x6000013bdf40;  1 drivers
v0x60000102e0a0_0 .net/s *"_ivl_6", 15 0, L_0x6000013bdfe0;  1 drivers
v0x60000102e130_0 .net/s "a_signed", 7 0, v0x60000102e2e0_0;  1 drivers
v0x60000102e1c0_0 .net "act_in", 7 0, L_0x600000992e60;  alias, 1 drivers
v0x60000102e250_0 .var "act_out", 7 0;
v0x60000102e2e0_0 .var "act_reg", 7 0;
v0x60000102e370_0 .net "clear_acc", 0 0, L_0x600000997330;  alias, 1 drivers
v0x60000102e400_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000102e490_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000102e520_0 .net "load_weight", 0 0, L_0x6000009974f0;  alias, 1 drivers
v0x60000102e5b0_0 .net/s "product", 15 0, L_0x6000013bd900;  1 drivers
v0x60000102e640_0 .net/s "product_ext", 31 0, L_0x6000013bdb80;  1 drivers
v0x60000102e6d0_0 .net "psum_in", 31 0, v0x600001031170_0;  alias, 1 drivers
v0x60000102e760_0 .var "psum_out", 31 0;
v0x60000102e7f0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000102e880_0 .net/s "w_signed", 7 0, v0x60000102e9a0_0;  1 drivers
v0x60000102e910_0 .net "weight_in", 7 0, L_0x6000013be3a0;  alias, 1 drivers
v0x60000102e9a0_0 .var "weight_reg", 7 0;
L_0x6000013bdf40 .extend/s 16, v0x60000102e2e0_0;
L_0x6000013bdfe0 .extend/s 16, v0x60000102e9a0_0;
L_0x6000013bd900 .arith/mult 16, L_0x6000013bdf40, L_0x6000013bdfe0;
L_0x6000013bd9a0 .part L_0x6000013bd900, 15, 1;
LS_0x6000013bda40_0_0 .concat [ 1 1 1 1], L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0;
LS_0x6000013bda40_0_4 .concat [ 1 1 1 1], L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0;
LS_0x6000013bda40_0_8 .concat [ 1 1 1 1], L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0;
LS_0x6000013bda40_0_12 .concat [ 1 1 1 1], L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0, L_0x6000013bd9a0;
L_0x6000013bda40 .concat [ 4 4 4 4], LS_0x6000013bda40_0_0, LS_0x6000013bda40_0_4, LS_0x6000013bda40_0_8, LS_0x6000013bda40_0_12;
L_0x6000013bdb80 .concat [ 16 16 0 0], L_0x6000013bd900, L_0x6000013bda40;
S_0x138f40c00 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f47ef0;
 .timescale 0 0;
P_0x6000038fa6c0 .param/l "col" 1 9 214, +C4<01>;
L_0x6000009972c0 .functor AND 1, v0x600001014870_0, L_0x6000013bbde0, C4<1>, C4<1>;
L_0x600000997170 .functor AND 1, L_0x6000013bbd40, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x6000009971e0 .functor OR 1, L_0x6000013bbca0, L_0x600000997170, C4<0>, C4<0>;
L_0x600000997090 .functor AND 1, L_0x1400d24a0, L_0x6000009971e0, C4<1>, C4<1>;
L_0x600000997100 .functor AND 1, L_0x600000997090, L_0x6000013bbc00, C4<1>, C4<1>;
v0x600001028000_0 .net *"_ivl_0", 2 0, L_0x6000013bbf20;  1 drivers
L_0x1400d1648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001028090_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1648;  1 drivers
v0x600001028120_0 .net *"_ivl_13", 0 0, L_0x6000013bbca0;  1 drivers
L_0x1400d1690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010281b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1690;  1 drivers
v0x600001028240_0 .net *"_ivl_17", 0 0, L_0x6000013bbd40;  1 drivers
v0x6000010282d0_0 .net *"_ivl_20", 0 0, L_0x600000997170;  1 drivers
v0x600001028360_0 .net *"_ivl_22", 0 0, L_0x6000009971e0;  1 drivers
v0x6000010283f0_0 .net *"_ivl_24", 0 0, L_0x600000997090;  1 drivers
v0x600001028480_0 .net *"_ivl_25", 31 0, L_0x6000013bbb60;  1 drivers
L_0x1400d16d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001028510_0 .net *"_ivl_28", 15 0, L_0x1400d16d8;  1 drivers
L_0x1400d1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010285a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1720;  1 drivers
L_0x1400d15b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001028630_0 .net *"_ivl_3", 0 0, L_0x1400d15b8;  1 drivers
v0x6000010286c0_0 .net *"_ivl_31", 0 0, L_0x6000013bbc00;  1 drivers
L_0x1400d1600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001028750_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1600;  1 drivers
v0x6000010287e0_0 .net *"_ivl_6", 0 0, L_0x6000013bbde0;  1 drivers
v0x600001028870_0 .net "do_clear", 0 0, L_0x600000997100;  1 drivers
v0x600001028900_0 .net "load_weight", 0 0, L_0x6000009972c0;  1 drivers
v0x600001028990_0 .net "weight_in", 7 0, L_0x6000013bbe80;  1 drivers
L_0x6000013bbf20 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d15b8;
L_0x6000013bbde0 .cmp/eq 3, L_0x6000013bbf20, L_0x1400d1600;
L_0x6000013bbca0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1648;
L_0x6000013bbd40 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1690;
L_0x6000013bbb60 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d16d8;
L_0x6000013bbc00 .cmp/eq 32, L_0x6000013bbb60, L_0x1400d1720;
S_0x13985d8f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f40c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000102f450_0 .net *"_ivl_11", 0 0, L_0x6000013bb980;  1 drivers
v0x60000102f4e0_0 .net *"_ivl_12", 15 0, L_0x6000013bb7a0;  1 drivers
v0x60000102f570_0 .net/s *"_ivl_4", 15 0, L_0x6000013bba20;  1 drivers
v0x60000102f600_0 .net/s *"_ivl_6", 15 0, L_0x6000013bbac0;  1 drivers
v0x60000102f690_0 .net/s "a_signed", 7 0, v0x60000102f840_0;  1 drivers
v0x60000102f720_0 .net "act_in", 7 0, v0x60000102e250_0;  alias, 1 drivers
v0x60000102f7b0_0 .var "act_out", 7 0;
v0x60000102f840_0 .var "act_reg", 7 0;
v0x60000102f8d0_0 .net "clear_acc", 0 0, L_0x600000997100;  alias, 1 drivers
v0x60000102f960_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000102f9f0_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000102fa80_0 .net "load_weight", 0 0, L_0x6000009972c0;  alias, 1 drivers
v0x60000102fb10_0 .net/s "product", 15 0, L_0x6000013bb8e0;  1 drivers
v0x60000102fba0_0 .net/s "product_ext", 31 0, L_0x6000013bb840;  1 drivers
v0x60000102fc30_0 .net "psum_in", 31 0, v0x6000010326d0_0;  alias, 1 drivers
v0x60000102fcc0_0 .var "psum_out", 31 0;
v0x60000102fd50_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000102fde0_0 .net/s "w_signed", 7 0, v0x60000102ff00_0;  1 drivers
v0x60000102fe70_0 .net "weight_in", 7 0, L_0x6000013bbe80;  alias, 1 drivers
v0x60000102ff00_0 .var "weight_reg", 7 0;
L_0x6000013bba20 .extend/s 16, v0x60000102f840_0;
L_0x6000013bbac0 .extend/s 16, v0x60000102ff00_0;
L_0x6000013bb8e0 .arith/mult 16, L_0x6000013bba20, L_0x6000013bbac0;
L_0x6000013bb980 .part L_0x6000013bb8e0, 15, 1;
LS_0x6000013bb7a0_0_0 .concat [ 1 1 1 1], L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980;
LS_0x6000013bb7a0_0_4 .concat [ 1 1 1 1], L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980;
LS_0x6000013bb7a0_0_8 .concat [ 1 1 1 1], L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980;
LS_0x6000013bb7a0_0_12 .concat [ 1 1 1 1], L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980, L_0x6000013bb980;
L_0x6000013bb7a0 .concat [ 4 4 4 4], LS_0x6000013bb7a0_0_0, LS_0x6000013bb7a0_0_4, LS_0x6000013bb7a0_0_8, LS_0x6000013bb7a0_0_12;
L_0x6000013bb840 .concat [ 16 16 0 0], L_0x6000013bb8e0, L_0x6000013bb7a0;
S_0x13985bf70 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f47ef0;
 .timescale 0 0;
P_0x6000038fa7c0 .param/l "col" 1 9 214, +C4<010>;
L_0x6000009960d0 .functor AND 1, v0x600001014870_0, L_0x6000013bb700, C4<1>, C4<1>;
L_0x600000995c70 .functor AND 1, L_0x6000013bb480, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000995810 .functor OR 1, L_0x6000013bb3e0, L_0x600000995c70, C4<0>, C4<0>;
L_0x6000009953b0 .functor AND 1, L_0x1400d24a0, L_0x600000995810, C4<1>, C4<1>;
L_0x600000994f50 .functor AND 1, L_0x6000009953b0, L_0x6000013bb340, C4<1>, C4<1>;
v0x600001029560_0 .net *"_ivl_0", 3 0, L_0x6000013bb660;  1 drivers
L_0x1400d17f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010295f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d17f8;  1 drivers
v0x600001029680_0 .net *"_ivl_13", 0 0, L_0x6000013bb3e0;  1 drivers
L_0x1400d1840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001029710_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1840;  1 drivers
v0x6000010297a0_0 .net *"_ivl_17", 0 0, L_0x6000013bb480;  1 drivers
v0x600001029830_0 .net *"_ivl_20", 0 0, L_0x600000995c70;  1 drivers
v0x6000010298c0_0 .net *"_ivl_22", 0 0, L_0x600000995810;  1 drivers
v0x600001029950_0 .net *"_ivl_24", 0 0, L_0x6000009953b0;  1 drivers
v0x6000010299e0_0 .net *"_ivl_25", 31 0, L_0x6000013bb2a0;  1 drivers
L_0x1400d1888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001029a70_0 .net *"_ivl_28", 15 0, L_0x1400d1888;  1 drivers
L_0x1400d18d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001029b00_0 .net/2u *"_ivl_29", 31 0, L_0x1400d18d0;  1 drivers
L_0x1400d1768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001029b90_0 .net *"_ivl_3", 1 0, L_0x1400d1768;  1 drivers
v0x600001029c20_0 .net *"_ivl_31", 0 0, L_0x6000013bb340;  1 drivers
L_0x1400d17b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001029cb0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d17b0;  1 drivers
v0x600001029d40_0 .net *"_ivl_6", 0 0, L_0x6000013bb700;  1 drivers
v0x600001029dd0_0 .net "do_clear", 0 0, L_0x600000994f50;  1 drivers
v0x600001029e60_0 .net "load_weight", 0 0, L_0x6000009960d0;  1 drivers
v0x600001029ef0_0 .net "weight_in", 7 0, L_0x6000013bb520;  1 drivers
L_0x6000013bb660 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d1768;
L_0x6000013bb700 .cmp/eq 4, L_0x6000013bb660, L_0x1400d17b0;
L_0x6000013bb3e0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d17f8;
L_0x6000013bb480 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1840;
L_0x6000013bb2a0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1888;
L_0x6000013bb340 .cmp/eq 32, L_0x6000013bb2a0, L_0x1400d18d0;
S_0x139811170 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x13985bf70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001028a20_0 .net *"_ivl_11", 0 0, L_0x6000013bb0c0;  1 drivers
v0x600001028ab0_0 .net *"_ivl_12", 15 0, L_0x6000013baee0;  1 drivers
v0x600001028b40_0 .net/s *"_ivl_4", 15 0, L_0x6000013bb160;  1 drivers
v0x600001028bd0_0 .net/s *"_ivl_6", 15 0, L_0x6000013bb200;  1 drivers
v0x600001028c60_0 .net/s "a_signed", 7 0, v0x600001028e10_0;  1 drivers
v0x600001028cf0_0 .net "act_in", 7 0, v0x60000102f7b0_0;  alias, 1 drivers
v0x600001028d80_0 .var "act_out", 7 0;
v0x600001028e10_0 .var "act_reg", 7 0;
v0x600001028ea0_0 .net "clear_acc", 0 0, L_0x600000994f50;  alias, 1 drivers
v0x600001028f30_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001028fc0_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001029050_0 .net "load_weight", 0 0, L_0x6000009960d0;  alias, 1 drivers
v0x6000010290e0_0 .net/s "product", 15 0, L_0x6000013bb020;  1 drivers
v0x600001029170_0 .net/s "product_ext", 31 0, L_0x6000013baf80;  1 drivers
v0x600001029200_0 .net "psum_in", 31 0, v0x600001033c30_0;  alias, 1 drivers
v0x600001029290_0 .var "psum_out", 31 0;
v0x600001029320_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010293b0_0 .net/s "w_signed", 7 0, v0x6000010294d0_0;  1 drivers
v0x600001029440_0 .net "weight_in", 7 0, L_0x6000013bb520;  alias, 1 drivers
v0x6000010294d0_0 .var "weight_reg", 7 0;
L_0x6000013bb160 .extend/s 16, v0x600001028e10_0;
L_0x6000013bb200 .extend/s 16, v0x6000010294d0_0;
L_0x6000013bb020 .arith/mult 16, L_0x6000013bb160, L_0x6000013bb200;
L_0x6000013bb0c0 .part L_0x6000013bb020, 15, 1;
LS_0x6000013baee0_0_0 .concat [ 1 1 1 1], L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0;
LS_0x6000013baee0_0_4 .concat [ 1 1 1 1], L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0;
LS_0x6000013baee0_0_8 .concat [ 1 1 1 1], L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0;
LS_0x6000013baee0_0_12 .concat [ 1 1 1 1], L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0, L_0x6000013bb0c0;
L_0x6000013baee0 .concat [ 4 4 4 4], LS_0x6000013baee0_0_0, LS_0x6000013baee0_0_4, LS_0x6000013baee0_0_8, LS_0x6000013baee0_0_12;
L_0x6000013baf80 .concat [ 16 16 0 0], L_0x6000013bb020, L_0x6000013baee0;
S_0x13983afd0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f47ef0;
 .timescale 0 0;
P_0x6000038fa8c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000994230 .functor AND 1, v0x600001014870_0, L_0x6000013bae40, C4<1>, C4<1>;
L_0x600000996680 .functor AND 1, L_0x6000013bab20, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000996610 .functor OR 1, L_0x6000013bad00, L_0x600000996680, C4<0>, C4<0>;
L_0x6000009965a0 .functor AND 1, L_0x1400d24a0, L_0x600000996610, C4<1>, C4<1>;
L_0x600000996a00 .functor AND 1, L_0x6000009965a0, L_0x6000013ba800, C4<1>, C4<1>;
v0x60000102aac0_0 .net *"_ivl_0", 3 0, L_0x6000013bada0;  1 drivers
L_0x1400d19a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000102ab50_0 .net/2u *"_ivl_11", 2 0, L_0x1400d19a8;  1 drivers
v0x60000102abe0_0 .net *"_ivl_13", 0 0, L_0x6000013bad00;  1 drivers
L_0x1400d19f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000102ac70_0 .net/2u *"_ivl_15", 2 0, L_0x1400d19f0;  1 drivers
v0x60000102ad00_0 .net *"_ivl_17", 0 0, L_0x6000013bab20;  1 drivers
v0x60000102ad90_0 .net *"_ivl_20", 0 0, L_0x600000996680;  1 drivers
v0x60000102ae20_0 .net *"_ivl_22", 0 0, L_0x600000996610;  1 drivers
v0x60000102aeb0_0 .net *"_ivl_24", 0 0, L_0x6000009965a0;  1 drivers
v0x60000102af40_0 .net *"_ivl_25", 31 0, L_0x6000013babc0;  1 drivers
L_0x1400d1a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102afd0_0 .net *"_ivl_28", 15 0, L_0x1400d1a38;  1 drivers
L_0x1400d1a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000102b060_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1a80;  1 drivers
L_0x1400d1918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000102b0f0_0 .net *"_ivl_3", 1 0, L_0x1400d1918;  1 drivers
v0x60000102b180_0 .net *"_ivl_31", 0 0, L_0x6000013ba800;  1 drivers
L_0x1400d1960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000102b210_0 .net/2u *"_ivl_4", 3 0, L_0x1400d1960;  1 drivers
v0x60000102b2a0_0 .net *"_ivl_6", 0 0, L_0x6000013bae40;  1 drivers
v0x60000102b330_0 .net "do_clear", 0 0, L_0x600000996a00;  1 drivers
v0x60000102b3c0_0 .net "load_weight", 0 0, L_0x600000994230;  1 drivers
v0x60000102b450_0 .net "weight_in", 7 0, L_0x6000013bac60;  1 drivers
L_0x6000013bada0 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d1918;
L_0x6000013bae40 .cmp/eq 4, L_0x6000013bada0, L_0x1400d1960;
L_0x6000013bad00 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d19a8;
L_0x6000013bab20 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d19f0;
L_0x6000013babc0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1a38;
L_0x6000013ba800 .cmp/eq 32, L_0x6000013babc0, L_0x1400d1a80;
S_0x139810d30 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x13983afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001029f80_0 .net *"_ivl_11", 0 0, L_0x6000013ba3a0;  1 drivers
v0x60000102a010_0 .net *"_ivl_12", 15 0, L_0x6000013ba440;  1 drivers
v0x60000102a0a0_0 .net/s *"_ivl_4", 15 0, L_0x6000013ba8a0;  1 drivers
v0x60000102a130_0 .net/s *"_ivl_6", 15 0, L_0x6000013ba9e0;  1 drivers
v0x60000102a1c0_0 .net/s "a_signed", 7 0, v0x60000102a370_0;  1 drivers
v0x60000102a250_0 .net "act_in", 7 0, v0x600001028d80_0;  alias, 1 drivers
v0x60000102a2e0_0 .var "act_out", 7 0;
v0x60000102a370_0 .var "act_reg", 7 0;
v0x60000102a400_0 .net "clear_acc", 0 0, L_0x600000996a00;  alias, 1 drivers
v0x60000102a490_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000102a520_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000102a5b0_0 .net "load_weight", 0 0, L_0x600000994230;  alias, 1 drivers
v0x60000102a640_0 .net/s "product", 15 0, L_0x6000013baa80;  1 drivers
v0x60000102a6d0_0 .net/s "product_ext", 31 0, L_0x6000013ba4e0;  1 drivers
v0x60000102a760_0 .net "psum_in", 31 0, v0x60000102d200_0;  alias, 1 drivers
v0x60000102a7f0_0 .var "psum_out", 31 0;
v0x60000102a880_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000102a910_0 .net/s "w_signed", 7 0, v0x60000102aa30_0;  1 drivers
v0x60000102a9a0_0 .net "weight_in", 7 0, L_0x6000013bac60;  alias, 1 drivers
v0x60000102aa30_0 .var "weight_reg", 7 0;
L_0x6000013ba8a0 .extend/s 16, v0x60000102a370_0;
L_0x6000013ba9e0 .extend/s 16, v0x60000102aa30_0;
L_0x6000013baa80 .arith/mult 16, L_0x6000013ba8a0, L_0x6000013ba9e0;
L_0x6000013ba3a0 .part L_0x6000013baa80, 15, 1;
LS_0x6000013ba440_0_0 .concat [ 1 1 1 1], L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0;
LS_0x6000013ba440_0_4 .concat [ 1 1 1 1], L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0;
LS_0x6000013ba440_0_8 .concat [ 1 1 1 1], L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0;
LS_0x6000013ba440_0_12 .concat [ 1 1 1 1], L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0, L_0x6000013ba3a0;
L_0x6000013ba440 .concat [ 4 4 4 4], LS_0x6000013ba440_0_0, LS_0x6000013ba440_0_4, LS_0x6000013ba440_0_8, LS_0x6000013ba440_0_12;
L_0x6000013ba4e0 .concat [ 16 16 0 0], L_0x6000013baa80, L_0x6000013ba440;
S_0x1398108f0 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fa9c0 .param/l "row" 1 9 213, +C4<011>;
S_0x139836780 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x1398108f0;
 .timescale 0 0;
P_0x6000038faa40 .param/l "col" 1 9 214, +C4<00>;
L_0x60000099b4f0 .functor AND 1, v0x600001014870_0, L_0x6000013ba620, C4<1>, C4<1>;
L_0x60000099b090 .functor AND 1, L_0x6000013ba760, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x60000099ac30 .functor OR 1, L_0x6000013bb5c0, L_0x60000099b090, C4<0>, C4<0>;
L_0x60000099a7d0 .functor AND 1, L_0x1400d24a0, L_0x60000099ac30, C4<1>, C4<1>;
L_0x60000099a370 .functor AND 1, L_0x60000099a7d0, L_0x6000013b9540, C4<1>, C4<1>;
v0x600001024090_0 .net *"_ivl_0", 2 0, L_0x6000013ba580;  1 drivers
L_0x1400d1b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001024120_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1b58;  1 drivers
v0x6000010241b0_0 .net *"_ivl_13", 0 0, L_0x6000013bb5c0;  1 drivers
L_0x1400d1ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001024240_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1ba0;  1 drivers
v0x6000010242d0_0 .net *"_ivl_17", 0 0, L_0x6000013ba760;  1 drivers
v0x600001024360_0 .net *"_ivl_20", 0 0, L_0x60000099b090;  1 drivers
v0x6000010243f0_0 .net *"_ivl_22", 0 0, L_0x60000099ac30;  1 drivers
v0x600001024480_0 .net *"_ivl_24", 0 0, L_0x60000099a7d0;  1 drivers
v0x600001024510_0 .net *"_ivl_25", 31 0, L_0x6000013b9680;  1 drivers
L_0x1400d1be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010245a0_0 .net *"_ivl_28", 15 0, L_0x1400d1be8;  1 drivers
L_0x1400d1c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001024630_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1c30;  1 drivers
L_0x1400d1ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010246c0_0 .net *"_ivl_3", 0 0, L_0x1400d1ac8;  1 drivers
v0x600001024750_0 .net *"_ivl_31", 0 0, L_0x6000013b9540;  1 drivers
L_0x1400d1b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010247e0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1b10;  1 drivers
v0x600001024870_0 .net *"_ivl_6", 0 0, L_0x6000013ba620;  1 drivers
v0x600001024900_0 .net "do_clear", 0 0, L_0x60000099a370;  1 drivers
v0x600001024990_0 .net "load_weight", 0 0, L_0x60000099b4f0;  1 drivers
v0x600001024a20_0 .net "weight_in", 7 0, L_0x6000013ba6c0;  1 drivers
L_0x6000013ba580 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d1ac8;
L_0x6000013ba620 .cmp/eq 3, L_0x6000013ba580, L_0x1400d1b10;
L_0x6000013bb5c0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1b58;
L_0x6000013ba760 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1ba0;
L_0x6000013b9680 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1be8;
L_0x6000013b9540 .cmp/eq 32, L_0x6000013b9680, L_0x1400d1c30;
S_0x139834130 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139836780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000102b4e0_0 .net *"_ivl_11", 0 0, L_0x6000013b9860;  1 drivers
v0x60000102b570_0 .net *"_ivl_12", 15 0, L_0x6000013b9040;  1 drivers
v0x60000102b600_0 .net/s *"_ivl_4", 15 0, L_0x6000013b92c0;  1 drivers
v0x60000102b690_0 .net/s *"_ivl_6", 15 0, L_0x6000013b99a0;  1 drivers
v0x60000102b720_0 .net/s "a_signed", 7 0, v0x60000102b8d0_0;  1 drivers
v0x60000102b7b0_0 .net "act_in", 7 0, L_0x600000992ed0;  alias, 1 drivers
v0x60000102b840_0 .var "act_out", 7 0;
v0x60000102b8d0_0 .var "act_reg", 7 0;
v0x60000102b960_0 .net "clear_acc", 0 0, L_0x60000099a370;  alias, 1 drivers
v0x60000102b9f0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000102ba80_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x60000102bb10_0 .net "load_weight", 0 0, L_0x60000099b4f0;  alias, 1 drivers
v0x60000102bba0_0 .net/s "product", 15 0, L_0x6000013b9180;  1 drivers
v0x60000102bc30_0 .net/s "product_ext", 31 0, L_0x6000013b9720;  1 drivers
v0x60000102bcc0_0 .net "psum_in", 31 0, v0x60000102e760_0;  alias, 1 drivers
v0x60000102bd50_0 .var "psum_out", 31 0;
v0x60000102bde0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000102be70_0 .net/s "w_signed", 7 0, v0x600001024000_0;  1 drivers
v0x60000102bf00_0 .net "weight_in", 7 0, L_0x6000013ba6c0;  alias, 1 drivers
v0x600001024000_0 .var "weight_reg", 7 0;
L_0x6000013b92c0 .extend/s 16, v0x60000102b8d0_0;
L_0x6000013b99a0 .extend/s 16, v0x600001024000_0;
L_0x6000013b9180 .arith/mult 16, L_0x6000013b92c0, L_0x6000013b99a0;
L_0x6000013b9860 .part L_0x6000013b9180, 15, 1;
LS_0x6000013b9040_0_0 .concat [ 1 1 1 1], L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860;
LS_0x6000013b9040_0_4 .concat [ 1 1 1 1], L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860;
LS_0x6000013b9040_0_8 .concat [ 1 1 1 1], L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860;
LS_0x6000013b9040_0_12 .concat [ 1 1 1 1], L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860, L_0x6000013b9860;
L_0x6000013b9040 .concat [ 4 4 4 4], LS_0x6000013b9040_0_0, LS_0x6000013b9040_0_4, LS_0x6000013b9040_0_8, LS_0x6000013b9040_0_12;
L_0x6000013b9720 .concat [ 16 16 0 0], L_0x6000013b9180, L_0x6000013b9040;
S_0x139831ae0 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x1398108f0;
 .timescale 0 0;
P_0x6000038fab40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000999e30 .functor AND 1, v0x600001014870_0, L_0x6000013b95e0, C4<1>, C4<1>;
L_0x600000999dc0 .functor AND 1, L_0x6000013b8e60, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000999ce0 .functor OR 1, L_0x6000013b94a0, L_0x600000999dc0, C4<0>, C4<0>;
L_0x600000999d50 .functor AND 1, L_0x1400d24a0, L_0x600000999ce0, C4<1>, C4<1>;
L_0x6000009996c0 .functor AND 1, L_0x600000999d50, L_0x6000013b8f00, C4<1>, C4<1>;
v0x6000010255f0_0 .net *"_ivl_0", 2 0, L_0x6000013b8d20;  1 drivers
L_0x1400d1d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001025680_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1d08;  1 drivers
v0x600001025710_0 .net *"_ivl_13", 0 0, L_0x6000013b94a0;  1 drivers
L_0x1400d1d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010257a0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1d50;  1 drivers
v0x600001025830_0 .net *"_ivl_17", 0 0, L_0x6000013b8e60;  1 drivers
v0x6000010258c0_0 .net *"_ivl_20", 0 0, L_0x600000999dc0;  1 drivers
v0x600001025950_0 .net *"_ivl_22", 0 0, L_0x600000999ce0;  1 drivers
v0x6000010259e0_0 .net *"_ivl_24", 0 0, L_0x600000999d50;  1 drivers
v0x600001025a70_0 .net *"_ivl_25", 31 0, L_0x6000013b9360;  1 drivers
L_0x1400d1d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001025b00_0 .net *"_ivl_28", 15 0, L_0x1400d1d98;  1 drivers
L_0x1400d1de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001025b90_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1de0;  1 drivers
L_0x1400d1c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001025c20_0 .net *"_ivl_3", 0 0, L_0x1400d1c78;  1 drivers
v0x600001025cb0_0 .net *"_ivl_31", 0 0, L_0x6000013b8f00;  1 drivers
L_0x1400d1cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001025d40_0 .net/2u *"_ivl_4", 2 0, L_0x1400d1cc0;  1 drivers
v0x600001025dd0_0 .net *"_ivl_6", 0 0, L_0x6000013b95e0;  1 drivers
v0x600001025e60_0 .net "do_clear", 0 0, L_0x6000009996c0;  1 drivers
v0x600001025ef0_0 .net "load_weight", 0 0, L_0x600000999e30;  1 drivers
v0x600001025f80_0 .net "weight_in", 7 0, L_0x6000013b8dc0;  1 drivers
L_0x6000013b8d20 .concat [ 2 1 0 0], v0x6000010147e0_0, L_0x1400d1c78;
L_0x6000013b95e0 .cmp/eq 3, L_0x6000013b8d20, L_0x1400d1cc0;
L_0x6000013b94a0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1d08;
L_0x6000013b8e60 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1d50;
L_0x6000013b9360 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1d98;
L_0x6000013b8f00 .cmp/eq 32, L_0x6000013b9360, L_0x1400d1de0;
S_0x13982f490 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139831ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001024ab0_0 .net *"_ivl_11", 0 0, L_0x6000013b8be0;  1 drivers
v0x600001024b40_0 .net *"_ivl_12", 15 0, L_0x6000013b8c80;  1 drivers
v0x600001024bd0_0 .net/s *"_ivl_4", 15 0, L_0x6000013b9220;  1 drivers
v0x600001024c60_0 .net/s *"_ivl_6", 15 0, L_0x6000013b8fa0;  1 drivers
v0x600001024cf0_0 .net/s "a_signed", 7 0, v0x600001024ea0_0;  1 drivers
v0x600001024d80_0 .net "act_in", 7 0, v0x60000102b840_0;  alias, 1 drivers
v0x600001024e10_0 .var "act_out", 7 0;
v0x600001024ea0_0 .var "act_reg", 7 0;
v0x600001024f30_0 .net "clear_acc", 0 0, L_0x6000009996c0;  alias, 1 drivers
v0x600001024fc0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001025050_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x6000010250e0_0 .net "load_weight", 0 0, L_0x600000999e30;  alias, 1 drivers
v0x600001025170_0 .net/s "product", 15 0, L_0x6000013b90e0;  1 drivers
v0x600001025200_0 .net/s "product_ext", 31 0, L_0x6000013b8aa0;  1 drivers
v0x600001025290_0 .net "psum_in", 31 0, v0x60000102fcc0_0;  alias, 1 drivers
v0x600001025320_0 .var "psum_out", 31 0;
v0x6000010253b0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001025440_0 .net/s "w_signed", 7 0, v0x600001025560_0;  1 drivers
v0x6000010254d0_0 .net "weight_in", 7 0, L_0x6000013b8dc0;  alias, 1 drivers
v0x600001025560_0 .var "weight_reg", 7 0;
L_0x6000013b9220 .extend/s 16, v0x600001024ea0_0;
L_0x6000013b8fa0 .extend/s 16, v0x600001025560_0;
L_0x6000013b90e0 .arith/mult 16, L_0x6000013b9220, L_0x6000013b8fa0;
L_0x6000013b8be0 .part L_0x6000013b90e0, 15, 1;
LS_0x6000013b8c80_0_0 .concat [ 1 1 1 1], L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0;
LS_0x6000013b8c80_0_4 .concat [ 1 1 1 1], L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0;
LS_0x6000013b8c80_0_8 .concat [ 1 1 1 1], L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0;
LS_0x6000013b8c80_0_12 .concat [ 1 1 1 1], L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0, L_0x6000013b8be0;
L_0x6000013b8c80 .concat [ 4 4 4 4], LS_0x6000013b8c80_0_0, LS_0x6000013b8c80_0_4, LS_0x6000013b8c80_0_8, LS_0x6000013b8c80_0_12;
L_0x6000013b8aa0 .concat [ 16 16 0 0], L_0x6000013b90e0, L_0x6000013b8c80;
S_0x1398281a0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x1398108f0;
 .timescale 0 0;
P_0x6000038fac40 .param/l "col" 1 9 214, +C4<010>;
L_0x600000999810 .functor AND 1, v0x600001014870_0, L_0x6000013b8960, C4<1>, C4<1>;
L_0x600000998f50 .functor AND 1, L_0x6000013b88c0, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000998cb0 .functor OR 1, L_0x6000013b8820, L_0x600000998f50, C4<0>, C4<0>;
L_0x600000998d20 .functor AND 1, L_0x1400d24a0, L_0x600000998cb0, C4<1>, C4<1>;
L_0x600000998bd0 .functor AND 1, L_0x600000998d20, L_0x6000013b8780, C4<1>, C4<1>;
v0x600001026b50_0 .net *"_ivl_0", 3 0, L_0x6000013b8b40;  1 drivers
L_0x1400d1eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001026be0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d1eb8;  1 drivers
v0x600001026c70_0 .net *"_ivl_13", 0 0, L_0x6000013b8820;  1 drivers
L_0x1400d1f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001026d00_0 .net/2u *"_ivl_15", 2 0, L_0x1400d1f00;  1 drivers
v0x600001026d90_0 .net *"_ivl_17", 0 0, L_0x6000013b88c0;  1 drivers
v0x600001026e20_0 .net *"_ivl_20", 0 0, L_0x600000998f50;  1 drivers
v0x600001026eb0_0 .net *"_ivl_22", 0 0, L_0x600000998cb0;  1 drivers
v0x600001026f40_0 .net *"_ivl_24", 0 0, L_0x600000998d20;  1 drivers
v0x600001026fd0_0 .net *"_ivl_25", 31 0, L_0x6000013b86e0;  1 drivers
L_0x1400d1f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001027060_0 .net *"_ivl_28", 15 0, L_0x1400d1f48;  1 drivers
L_0x1400d1f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010270f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d1f90;  1 drivers
L_0x1400d1e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001027180_0 .net *"_ivl_3", 1 0, L_0x1400d1e28;  1 drivers
v0x600001027210_0 .net *"_ivl_31", 0 0, L_0x6000013b8780;  1 drivers
L_0x1400d1e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000010272a0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d1e70;  1 drivers
v0x600001027330_0 .net *"_ivl_6", 0 0, L_0x6000013b8960;  1 drivers
v0x6000010273c0_0 .net "do_clear", 0 0, L_0x600000998bd0;  1 drivers
v0x600001027450_0 .net "load_weight", 0 0, L_0x600000999810;  1 drivers
v0x6000010274e0_0 .net "weight_in", 7 0, L_0x6000013b8a00;  1 drivers
L_0x6000013b8b40 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d1e28;
L_0x6000013b8960 .cmp/eq 4, L_0x6000013b8b40, L_0x1400d1e70;
L_0x6000013b8820 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1eb8;
L_0x6000013b88c0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d1f00;
L_0x6000013b86e0 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d1f48;
L_0x6000013b8780 .cmp/eq 32, L_0x6000013b86e0, L_0x1400d1f90;
S_0x139825b50 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x1398281a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda300 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda340 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001026010_0 .net *"_ivl_11", 0 0, L_0x6000013b8500;  1 drivers
v0x6000010260a0_0 .net *"_ivl_12", 15 0, L_0x6000013ba260;  1 drivers
v0x600001026130_0 .net/s *"_ivl_4", 15 0, L_0x6000013b85a0;  1 drivers
v0x6000010261c0_0 .net/s *"_ivl_6", 15 0, L_0x6000013b8640;  1 drivers
v0x600001026250_0 .net/s "a_signed", 7 0, v0x600001026400_0;  1 drivers
v0x6000010262e0_0 .net "act_in", 7 0, v0x600001024e10_0;  alias, 1 drivers
v0x600001026370_0 .var "act_out", 7 0;
v0x600001026400_0 .var "act_reg", 7 0;
v0x600001026490_0 .net "clear_acc", 0 0, L_0x600000998bd0;  alias, 1 drivers
v0x600001026520_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010265b0_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001026640_0 .net "load_weight", 0 0, L_0x600000999810;  alias, 1 drivers
v0x6000010266d0_0 .net/s "product", 15 0, L_0x6000013b8460;  1 drivers
v0x600001026760_0 .net/s "product_ext", 31 0, L_0x6000013ba080;  1 drivers
v0x6000010267f0_0 .net "psum_in", 31 0, v0x600001029290_0;  alias, 1 drivers
v0x600001026880_0 .var "psum_out", 31 0;
v0x600001026910_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010269a0_0 .net/s "w_signed", 7 0, v0x600001026ac0_0;  1 drivers
v0x600001026a30_0 .net "weight_in", 7 0, L_0x6000013b8a00;  alias, 1 drivers
v0x600001026ac0_0 .var "weight_reg", 7 0;
L_0x6000013b85a0 .extend/s 16, v0x600001026400_0;
L_0x6000013b8640 .extend/s 16, v0x600001026ac0_0;
L_0x6000013b8460 .arith/mult 16, L_0x6000013b85a0, L_0x6000013b8640;
L_0x6000013b8500 .part L_0x6000013b8460, 15, 1;
LS_0x6000013ba260_0_0 .concat [ 1 1 1 1], L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500;
LS_0x6000013ba260_0_4 .concat [ 1 1 1 1], L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500;
LS_0x6000013ba260_0_8 .concat [ 1 1 1 1], L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500;
LS_0x6000013ba260_0_12 .concat [ 1 1 1 1], L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500, L_0x6000013b8500;
L_0x6000013ba260 .concat [ 4 4 4 4], LS_0x6000013ba260_0_0, LS_0x6000013ba260_0_4, LS_0x6000013ba260_0_8, LS_0x6000013ba260_0_12;
L_0x6000013ba080 .concat [ 16 16 0 0], L_0x6000013b8460, L_0x6000013ba260;
S_0x139823500 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x1398108f0;
 .timescale 0 0;
P_0x6000038fad40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000998b60 .functor AND 1, v0x600001014870_0, L_0x6000013b9fe0, C4<1>, C4<1>;
L_0x600000998a10 .functor AND 1, L_0x6000013b81e0, v0x60000101b2a0_0, C4<1>, C4<1>;
L_0x600000998a80 .functor OR 1, L_0x6000013b8140, L_0x600000998a10, C4<0>, C4<0>;
L_0x600000998930 .functor AND 1, L_0x1400d24a0, L_0x600000998a80, C4<1>, C4<1>;
L_0x6000009989a0 .functor AND 1, L_0x600000998930, L_0x6000013b80a0, C4<1>, C4<1>;
v0x600001020120_0 .net *"_ivl_0", 3 0, L_0x6000013b9f40;  1 drivers
L_0x1400d2068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010201b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d2068;  1 drivers
v0x600001020240_0 .net *"_ivl_13", 0 0, L_0x6000013b8140;  1 drivers
L_0x1400d20b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010202d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d20b0;  1 drivers
v0x600001020360_0 .net *"_ivl_17", 0 0, L_0x6000013b81e0;  1 drivers
v0x6000010203f0_0 .net *"_ivl_20", 0 0, L_0x600000998a10;  1 drivers
v0x600001020480_0 .net *"_ivl_22", 0 0, L_0x600000998a80;  1 drivers
v0x600001020510_0 .net *"_ivl_24", 0 0, L_0x600000998930;  1 drivers
v0x6000010205a0_0 .net *"_ivl_25", 31 0, L_0x6000013b8000;  1 drivers
L_0x1400d20f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001020630_0 .net *"_ivl_28", 15 0, L_0x1400d20f8;  1 drivers
L_0x1400d2140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010206c0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d2140;  1 drivers
L_0x1400d1fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001020750_0 .net *"_ivl_3", 1 0, L_0x1400d1fd8;  1 drivers
v0x6000010207e0_0 .net *"_ivl_31", 0 0, L_0x6000013b80a0;  1 drivers
L_0x1400d2020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001020870_0 .net/2u *"_ivl_4", 3 0, L_0x1400d2020;  1 drivers
v0x600001020900_0 .net *"_ivl_6", 0 0, L_0x6000013b9fe0;  1 drivers
v0x600001020990_0 .net "do_clear", 0 0, L_0x6000009989a0;  1 drivers
v0x600001020a20_0 .net "load_weight", 0 0, L_0x600000998b60;  1 drivers
v0x600001020ab0_0 .net "weight_in", 7 0, L_0x6000013b9d60;  1 drivers
L_0x6000013b9f40 .concat [ 2 2 0 0], v0x6000010147e0_0, L_0x1400d1fd8;
L_0x6000013b9fe0 .cmp/eq 4, L_0x6000013b9f40, L_0x1400d2020;
L_0x6000013b8140 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d2068;
L_0x6000013b81e0 .cmp/eq 3, v0x6000010229a0_0, L_0x1400d20b0;
L_0x6000013b8000 .concat [ 16 16 0 0], v0x6000010220a0_0, L_0x1400d20f8;
L_0x6000013b80a0 .cmp/eq 32, L_0x6000013b8000, L_0x1400d2140;
S_0x139820eb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x139823500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cda380 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cda3c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001027570_0 .net *"_ivl_11", 0 0, L_0x6000013b7f20;  1 drivers
v0x600001027600_0 .net *"_ivl_12", 15 0, L_0x6000013b7d40;  1 drivers
v0x600001027690_0 .net/s *"_ivl_4", 15 0, L_0x6000013b9c20;  1 drivers
v0x600001027720_0 .net/s *"_ivl_6", 15 0, L_0x6000013b9cc0;  1 drivers
v0x6000010277b0_0 .net/s "a_signed", 7 0, v0x600001027960_0;  1 drivers
v0x600001027840_0 .net "act_in", 7 0, v0x600001026370_0;  alias, 1 drivers
v0x6000010278d0_0 .var "act_out", 7 0;
v0x600001027960_0 .var "act_reg", 7 0;
v0x6000010279f0_0 .net "clear_acc", 0 0, L_0x6000009989a0;  alias, 1 drivers
v0x600001027a80_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001027b10_0 .net "enable", 0 0, L_0x6000009981c0;  alias, 1 drivers
v0x600001027ba0_0 .net "load_weight", 0 0, L_0x600000998b60;  alias, 1 drivers
v0x600001027c30_0 .net/s "product", 15 0, L_0x6000013b7e80;  1 drivers
v0x600001027cc0_0 .net/s "product_ext", 31 0, L_0x6000013b7de0;  1 drivers
v0x600001027d50_0 .net "psum_in", 31 0, v0x60000102a7f0_0;  alias, 1 drivers
v0x600001027de0_0 .var "psum_out", 31 0;
v0x600001027e70_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001027f00_0 .net/s "w_signed", 7 0, v0x600001020090_0;  1 drivers
v0x600001020000_0 .net "weight_in", 7 0, L_0x6000013b9d60;  alias, 1 drivers
v0x600001020090_0 .var "weight_reg", 7 0;
L_0x6000013b9c20 .extend/s 16, v0x600001027960_0;
L_0x6000013b9cc0 .extend/s 16, v0x600001020090_0;
L_0x6000013b7e80 .arith/mult 16, L_0x6000013b9c20, L_0x6000013b9cc0;
L_0x6000013b7f20 .part L_0x6000013b7e80, 15, 1;
LS_0x6000013b7d40_0_0 .concat [ 1 1 1 1], L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20;
LS_0x6000013b7d40_0_4 .concat [ 1 1 1 1], L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20;
LS_0x6000013b7d40_0_8 .concat [ 1 1 1 1], L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20;
LS_0x6000013b7d40_0_12 .concat [ 1 1 1 1], L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20, L_0x6000013b7f20;
L_0x6000013b7d40 .concat [ 4 4 4 4], LS_0x6000013b7d40_0_0, LS_0x6000013b7d40_0_4, LS_0x6000013b7d40_0_8, LS_0x6000013b7d40_0_12;
L_0x6000013b7de0 .concat [ 16 16 0 0], L_0x6000013b7e80, L_0x6000013b7d40;
S_0x13981e860 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fae40 .param/l "row" 1 9 198, +C4<00>;
L_0x600000992d80 .functor BUFZ 8, v0x60000103a880_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13981c210 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038faec0 .param/l "row" 1 9 198, +C4<01>;
L_0x600000992df0 .functor BUFZ 8, v0x60000103ab50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x139819bc0 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038faf40 .param/l "row" 1 9 198, +C4<010>;
L_0x600000992e60 .functor BUFZ 8, v0x60000103ae20_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x139817570 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fafc0 .param/l "row" 1 9 198, +C4<011>;
L_0x600000992ed0 .functor BUFZ 8, v0x60000103b0f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x139814f20 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb040 .param/l "col" 1 9 279, +C4<00>;
L_0x6000009983f0 .functor BUFZ 32, v0x60000103a520_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001020b40_0 .net *"_ivl_2", 31 0, L_0x6000009983f0;  1 drivers
S_0x1398128d0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb0c0 .param/l "col" 1 9 279, +C4<01>;
L_0x600000998460 .functor BUFZ 32, v0x60000103a640_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001020bd0_0 .net *"_ivl_2", 31 0, L_0x600000998460;  1 drivers
S_0x139859e00 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb140 .param/l "col" 1 9 279, +C4<010>;
L_0x600000998310 .functor BUFZ 32, v0x60000103a760_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001020c60_0 .net *"_ivl_2", 31 0, L_0x600000998310;  1 drivers
S_0x1398597a0 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb1c0 .param/l "col" 1 9 279, +C4<011>;
L_0x600000998380 .functor BUFZ 32, L_0x600000998540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001020cf0_0 .net *"_ivl_2", 31 0, L_0x600000998380;  1 drivers
S_0x139859140 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb240 .param/l "col" 1 9 206, +C4<00>;
S_0x139858ae0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb2c0 .param/l "col" 1 9 206, +C4<01>;
S_0x1398613a0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb340 .param/l "col" 1 9 206, +C4<010>;
S_0x138e27db0 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fc9ea0;
 .timescale 0 0;
P_0x6000038fb3c0 .param/l "col" 1 9 206, +C4<011>;
S_0x138e27f20 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138fd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138e21790 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138e217d0 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138e21810 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138e21850 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138e21890 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138e218d0 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x6000009a1960 .functor BUFZ 256, v0x60000101d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a1810 .functor BUFZ 256, v0x60000101df80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a1880 .functor BUFZ 256, v0x60000101cd80_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000101c360_0 .var/i "b", 31 0;
v0x60000101c3f0 .array "bank_addr", 3 0, 7 0;
v0x60000101c480_0 .net "bank_dma", 1 0, L_0x6000013b3840;  1 drivers
v0x60000101c510_0 .var "bank_dma_d", 1 0;
v0x60000101c5a0_0 .net "bank_mxu_a", 1 0, L_0x6000013b35c0;  1 drivers
v0x60000101c630_0 .var "bank_mxu_a_d", 1 0;
v0x60000101c6c0_0 .net "bank_mxu_o", 1 0, L_0x6000013b3660;  1 drivers
v0x60000101c750_0 .net "bank_mxu_w", 1 0, L_0x6000013b3980;  1 drivers
v0x60000101c7e0_0 .var "bank_mxu_w_d", 1 0;
v0x60000101c870 .array "bank_rdata", 3 0;
v0x60000101c870_0 .net v0x60000101c870 0, 255 0, v0x600001022f40_0; 1 drivers
v0x60000101c870_1 .net v0x60000101c870 1, 255 0, v0x600001023450_0; 1 drivers
v0x60000101c870_2 .net v0x60000101c870 2, 255 0, v0x600001023960_0; 1 drivers
v0x60000101c870_3 .net v0x60000101c870 3, 255 0, v0x600001023e70_0; 1 drivers
v0x60000101c900_0 .var "bank_re", 3 0;
v0x60000101c990_0 .net "bank_vpu", 1 0, L_0x6000013b37a0;  1 drivers
v0x60000101ca20_0 .var "bank_vpu_d", 1 0;
v0x60000101cab0 .array "bank_wdata", 3 0, 255 0;
v0x60000101cb40_0 .var "bank_we", 3 0;
v0x60000101cbd0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000101cc60_0 .net "dma_addr", 19 0, v0x60000103ed90_0;  alias, 1 drivers
v0x60000101ccf0_0 .net "dma_rdata", 255 0, L_0x6000009a1880;  alias, 1 drivers
v0x60000101cd80_0 .var "dma_rdata_reg", 255 0;
v0x60000101ce10_0 .net "dma_re", 0 0, L_0x6000009a2760;  alias, 1 drivers
v0x60000101cea0_0 .net "dma_ready", 0 0, L_0x6000013b2080;  alias, 1 drivers
v0x60000101cf30_0 .net "dma_wdata", 255 0, L_0x6000009a2680;  alias, 1 drivers
v0x60000101cfc0_0 .net "dma_we", 0 0, L_0x6000009a26f0;  alias, 1 drivers
v0x60000101d050_0 .var "grant_dma", 3 0;
v0x60000101d0e0_0 .var "grant_mxu_a", 3 0;
v0x60000101d170_0 .var "grant_mxu_o", 3 0;
v0x60000101d200_0 .var "grant_mxu_w", 3 0;
v0x60000101d290_0 .var "grant_vpu", 3 0;
v0x60000101d320_0 .net "mxu_a_addr", 19 0, L_0x6000013b7160;  alias, 1 drivers
v0x60000101d3b0_0 .net "mxu_a_rdata", 255 0, L_0x6000009a1960;  alias, 1 drivers
v0x60000101d440_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000101d4d0_0 .net "mxu_a_re", 0 0, L_0x6000013b6a80;  alias, 1 drivers
v0x60000101d560_0 .net "mxu_a_ready", 0 0, L_0x6000013b2440;  alias, 1 drivers
v0x60000101d5f0_0 .net "mxu_o_addr", 19 0, L_0x6000013b6c60;  alias, 1 drivers
v0x60000101d680_0 .net "mxu_o_ready", 0 0, L_0x6000013b2300;  alias, 1 drivers
v0x60000101d710_0 .net "mxu_o_wdata", 255 0, L_0x6000013b6e40;  alias, 1 drivers
v0x60000101d7a0_0 .net "mxu_o_we", 0 0, L_0x6000009990a0;  alias, 1 drivers
v0x60000101d830_0 .net "mxu_w_addr", 19 0, L_0x6000013b72a0;  alias, 1 drivers
v0x60000101d8c0_0 .net "mxu_w_rdata", 255 0, v0x60000101d950_0;  alias, 1 drivers
v0x60000101d950_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000101d9e0_0 .net "mxu_w_re", 0 0, L_0x6000013b6ee0;  alias, 1 drivers
v0x60000101da70_0 .net "mxu_w_ready", 0 0, L_0x6000013b3480;  alias, 1 drivers
v0x60000101db00_0 .var "req_dma", 3 0;
v0x60000101db90_0 .var "req_mxu_a", 3 0;
v0x60000101dc20_0 .var "req_mxu_o", 3 0;
v0x60000101dcb0_0 .var "req_mxu_w", 3 0;
v0x60000101dd40_0 .var "req_vpu", 3 0;
v0x60000101ddd0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000101de60_0 .net "vpu_addr", 19 0, v0x60000101f570_0;  alias, 1 drivers
v0x60000101def0_0 .net "vpu_rdata", 255 0, L_0x6000009a1810;  alias, 1 drivers
v0x60000101df80_0 .var "vpu_rdata_reg", 255 0;
v0x60000101e010_0 .net "vpu_re", 0 0, L_0x6000009a2d80;  alias, 1 drivers
v0x60000101e0a0_0 .net "vpu_ready", 0 0, L_0x6000013b3520;  alias, 1 drivers
v0x60000101e130_0 .net "vpu_wdata", 255 0, L_0x6000009a2e60;  alias, 1 drivers
v0x60000101e1c0_0 .net "vpu_we", 0 0, L_0x6000009a2df0;  alias, 1 drivers
v0x60000101e250_0 .net "word_dma", 7 0, L_0x6000013b33e0;  1 drivers
v0x60000101e2e0_0 .net "word_mxu_a", 7 0, L_0x6000013b3200;  1 drivers
v0x60000101e370_0 .net "word_mxu_o", 7 0, L_0x6000013b32a0;  1 drivers
v0x60000101e400_0 .net "word_mxu_w", 7 0, L_0x6000013b3160;  1 drivers
v0x60000101e490_0 .net "word_vpu", 7 0, L_0x6000013b3340;  1 drivers
E_0x6000038fbbc0/0 .event anyedge, v0x60000101c7e0_0, v0x600001022f40_0, v0x600001023450_0, v0x600001023960_0;
E_0x6000038fbbc0/1 .event anyedge, v0x600001023e70_0, v0x60000101c630_0, v0x60000101ca20_0, v0x60000101c510_0;
E_0x6000038fbbc0 .event/or E_0x6000038fbbc0/0, E_0x6000038fbbc0/1;
E_0x6000038fbc40/0 .event anyedge, v0x60000101dcb0_0, v0x60000101db90_0, v0x60000101dc20_0, v0x60000101dd40_0;
E_0x6000038fbc40/1 .event anyedge, v0x60000101db00_0, v0x60000101d200_0, v0x60000101e400_0, v0x60000101d0e0_0;
E_0x6000038fbc40/2 .event anyedge, v0x60000101e2e0_0, v0x60000101d170_0, v0x60000101e370_0, v0x60000101d710_0;
E_0x6000038fbc40/3 .event anyedge, v0x60000101d290_0, v0x60000101e490_0, v0x60000101e130_0, v0x60000101e1c0_0;
E_0x6000038fbc40/4 .event anyedge, v0x60000101e010_0, v0x60000101d050_0, v0x60000101e250_0, v0x60000103f060_0;
E_0x6000038fbc40/5 .event anyedge, v0x60000103f180_0, v0x60000103eeb0_0;
E_0x6000038fbc40 .event/or E_0x6000038fbc40/0, E_0x6000038fbc40/1, E_0x6000038fbc40/2, E_0x6000038fbc40/3, E_0x6000038fbc40/4, E_0x6000038fbc40/5;
E_0x6000038fbc80/0 .event anyedge, v0x60000101d9e0_0, v0x60000101c750_0, v0x60000101d4d0_0, v0x60000101c5a0_0;
E_0x6000038fbc80/1 .event anyedge, v0x60000101d7a0_0, v0x60000101c6c0_0, v0x60000101e1c0_0, v0x60000101e010_0;
E_0x6000038fbc80/2 .event anyedge, v0x60000101c990_0, v0x60000103f180_0, v0x60000103eeb0_0, v0x60000101c480_0;
E_0x6000038fbc80 .event/or E_0x6000038fbc80/0, E_0x6000038fbc80/1, E_0x6000038fbc80/2;
L_0x6000013b3e80 .part v0x60000101cb40_0, 0, 1;
L_0x6000013b3ca0 .part v0x60000101c900_0, 0, 1;
L_0x6000013b3d40 .part v0x60000101cb40_0, 1, 1;
L_0x6000013b3b60 .part v0x60000101c900_0, 1, 1;
L_0x6000013b3c00 .part v0x60000101cb40_0, 2, 1;
L_0x6000013b3a20 .part v0x60000101c900_0, 2, 1;
L_0x6000013b3ac0 .part v0x60000101cb40_0, 3, 1;
L_0x6000013b38e0 .part v0x60000101c900_0, 3, 1;
L_0x6000013b3980 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013b72a0 (v0x60000101c120_0) S_0x138f38ed0;
L_0x6000013b35c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013b7160 (v0x60000101c120_0) S_0x138f38ed0;
L_0x6000013b3660 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013b6c60 (v0x60000101c120_0) S_0x138f38ed0;
L_0x6000013b37a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000101f570_0 (v0x60000101c120_0) S_0x138f38ed0;
L_0x6000013b3840 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000103ed90_0 (v0x60000101c120_0) S_0x138f38ed0;
L_0x6000013b3160 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013b72a0 (v0x60000101c240_0) S_0x138ff4810;
L_0x6000013b3200 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013b7160 (v0x60000101c240_0) S_0x138ff4810;
L_0x6000013b32a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013b6c60 (v0x60000101c240_0) S_0x138ff4810;
L_0x6000013b3340 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000101f570_0 (v0x60000101c240_0) S_0x138ff4810;
L_0x6000013b33e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000103ed90_0 (v0x60000101c240_0) S_0x138ff4810;
L_0x6000013b3480 .part/v v0x60000101d200_0, L_0x6000013b3980, 1;
L_0x6000013b2440 .part/v v0x60000101d0e0_0, L_0x6000013b35c0, 1;
L_0x6000013b2300 .part/v v0x60000101d170_0, L_0x6000013b3660, 1;
L_0x6000013b3520 .part/v v0x60000101d290_0, L_0x6000013b37a0, 1;
L_0x6000013b2080 .part/v v0x60000101d050_0, L_0x6000013b3840, 1;
S_0x138e21910 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138e27f20;
 .timescale 0 0;
P_0x6000038fbcc0 .param/l "i" 1 11 184, +C4<00>;
S_0x138e04b10 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e21910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd9700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd9740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000101c3f0_0 .array/port v0x60000101c3f0, 0;
v0x600001022d00_0 .net "addr", 7 0, v0x60000101c3f0_0;  1 drivers
v0x600001022d90_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001022e20_0 .var/i "i", 31 0;
v0x600001022eb0 .array "mem", 255 0, 255 0;
v0x600001022f40_0 .var "rdata", 255 0;
v0x600001022fd0_0 .net "re", 0 0, L_0x6000013b3ca0;  1 drivers
v0x60000101cab0_0 .array/port v0x60000101cab0, 0;
v0x600001023060_0 .net "wdata", 255 0, v0x60000101cab0_0;  1 drivers
v0x6000010230f0_0 .net "we", 0 0, L_0x6000013b3e80;  1 drivers
S_0x138e04c80 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138e27f20;
 .timescale 0 0;
P_0x6000038fbe00 .param/l "i" 1 11 184, +C4<01>;
S_0x138e0baa0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e04c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cda400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cda440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000101c3f0_1 .array/port v0x60000101c3f0, 1;
v0x600001023210_0 .net "addr", 7 0, v0x60000101c3f0_1;  1 drivers
v0x6000010232a0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001023330_0 .var/i "i", 31 0;
v0x6000010233c0 .array "mem", 255 0, 255 0;
v0x600001023450_0 .var "rdata", 255 0;
v0x6000010234e0_0 .net "re", 0 0, L_0x6000013b3b60;  1 drivers
v0x60000101cab0_1 .array/port v0x60000101cab0, 1;
v0x600001023570_0 .net "wdata", 255 0, v0x60000101cab0_1;  1 drivers
v0x600001023600_0 .net "we", 0 0, L_0x6000013b3d40;  1 drivers
S_0x138e0bc10 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138e27f20;
 .timescale 0 0;
P_0x6000038fbf40 .param/l "i" 1 11 184, +C4<010>;
S_0x138e1b210 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e0bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cda480 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cda4c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000101c3f0_2 .array/port v0x60000101c3f0, 2;
v0x600001023720_0 .net "addr", 7 0, v0x60000101c3f0_2;  1 drivers
v0x6000010237b0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001023840_0 .var/i "i", 31 0;
v0x6000010238d0 .array "mem", 255 0, 255 0;
v0x600001023960_0 .var "rdata", 255 0;
v0x6000010239f0_0 .net "re", 0 0, L_0x6000013b3a20;  1 drivers
v0x60000101cab0_2 .array/port v0x60000101cab0, 2;
v0x600001023a80_0 .net "wdata", 255 0, v0x60000101cab0_2;  1 drivers
v0x600001023b10_0 .net "we", 0 0, L_0x6000013b3c00;  1 drivers
S_0x138e1b380 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138e27f20;
 .timescale 0 0;
P_0x6000038f4080 .param/l "i" 1 11 184, +C4<011>;
S_0x138f38d60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138e1b380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cda500 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cda540 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000101c3f0_3 .array/port v0x60000101c3f0, 3;
v0x600001023c30_0 .net "addr", 7 0, v0x60000101c3f0_3;  1 drivers
v0x600001023cc0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001023d50_0 .var/i "i", 31 0;
v0x600001023de0 .array "mem", 255 0, 255 0;
v0x600001023e70_0 .var "rdata", 255 0;
v0x600001023f00_0 .net "re", 0 0, L_0x6000013b38e0;  1 drivers
v0x60000101cab0_3 .array/port v0x60000101cab0, 3;
v0x60000101c000_0 .net "wdata", 255 0, v0x60000101cab0_3;  1 drivers
v0x60000101c090_0 .net "we", 0 0, L_0x6000013b3ac0;  1 drivers
S_0x138f38ed0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138e27f20;
 .timescale 0 0;
v0x60000101c120_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138f38ed0
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000101c120_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000101c120_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138ff4810 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138e27f20;
 .timescale 0 0;
v0x60000101c240_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138ff4810
TD_tb_top.dut.tpc_gen\x5B0\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000101c240_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138ff4980 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138fd37e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x13902d200 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x13902d240 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x13902d280 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x13902d2c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x13902d300 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x13902d340 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x13902d380 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x13902d3c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x13902d400 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x13902d440 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x13902d480 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x13902d4c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x13902d500 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x13902d540 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x13902d580 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x13902d5c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x13902d600 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x13902d640 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x13902d680 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x13902d6c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x13902d700 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x13902d740 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x13902d780 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x13902d7c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x13902d800 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x13902d840 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x13902d880 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x13902d8c0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x13902d900 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x6000009a3bf0 .functor BUFZ 256, L_0x6000013b41e0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a3790 .functor BUFZ 256, L_0x6000013b40a0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a3330 .functor BUFZ 1, v0x60000101ee20_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a2e60 .functor BUFZ 256, v0x60000101f8d0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009a2df0 .functor BUFZ 1, v0x60000101f9f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a2d80 .functor BUFZ 1, v0x60000101f720_0, C4<0>, C4<0>, C4<0>;
v0x60000101e520_0 .net *"_ivl_48", 255 0, L_0x6000013b41e0;  1 drivers
v0x60000101e5b0_0 .net *"_ivl_50", 6 0, L_0x6000013b4280;  1 drivers
L_0x1400d2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000101e640_0 .net *"_ivl_53", 1 0, L_0x1400d2848;  1 drivers
v0x60000101e6d0_0 .net *"_ivl_56", 255 0, L_0x6000013b40a0;  1 drivers
v0x60000101e760_0 .net *"_ivl_58", 6 0, L_0x6000013b4140;  1 drivers
L_0x1400d2890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000101e7f0_0 .net *"_ivl_61", 1 0, L_0x1400d2890;  1 drivers
L_0x1400d28d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000101e880_0 .net/2u *"_ivl_64", 2 0, L_0x1400d28d8;  1 drivers
v0x60000101e910_0 .var "addr_reg", 19 0;
v0x60000101e9a0_0 .var "alu_result", 255 0;
v0x60000101ea30_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000101eac0_0 .net "cmd", 127 0, v0x60000103a250_0;  alias, 1 drivers
v0x60000101eb50_0 .net "cmd_done", 0 0, L_0x6000009a3330;  alias, 1 drivers
v0x60000101ebe0_0 .net "cmd_ready", 0 0, L_0x6000013b4000;  alias, 1 drivers
v0x60000101ec70_0 .var "cmd_reg", 127 0;
v0x60000101ed00_0 .net "cmd_valid", 0 0, L_0x600000990070;  alias, 1 drivers
v0x60000101ed90_0 .net "count", 15 0, L_0x6000013b43c0;  1 drivers
v0x60000101ee20_0 .var "done_reg", 0 0;
v0x60000101eeb0_0 .var "elem_count", 15 0;
v0x60000101ef40_0 .net "imm", 15 0, L_0x6000013b48c0;  1 drivers
v0x60000101efd0_0 .var/i "lane", 31 0;
v0x60000101f060 .array "lane_a", 15 0;
v0x60000101f060_0 .net v0x60000101f060 0, 15 0, L_0x6000013b5c20; 1 drivers
v0x60000101f060_1 .net v0x60000101f060 1, 15 0, L_0x6000013b6080; 1 drivers
v0x60000101f060_2 .net v0x60000101f060 2, 15 0, L_0x6000013b5f40; 1 drivers
v0x60000101f060_3 .net v0x60000101f060 3, 15 0, L_0x6000013b5e00; 1 drivers
v0x60000101f060_4 .net v0x60000101f060 4, 15 0, L_0x6000013b5cc0; 1 drivers
v0x60000101f060_5 .net v0x60000101f060 5, 15 0, L_0x6000013b5b80; 1 drivers
v0x60000101f060_6 .net v0x60000101f060 6, 15 0, L_0x6000013b5a40; 1 drivers
v0x60000101f060_7 .net v0x60000101f060 7, 15 0, L_0x6000013b5900; 1 drivers
v0x60000101f060_8 .net v0x60000101f060 8, 15 0, L_0x6000013b57c0; 1 drivers
v0x60000101f060_9 .net v0x60000101f060 9, 15 0, L_0x6000013b5360; 1 drivers
v0x60000101f060_10 .net v0x60000101f060 10, 15 0, L_0x6000013b5040; 1 drivers
v0x60000101f060_11 .net v0x60000101f060 11, 15 0, L_0x6000013b50e0; 1 drivers
v0x60000101f060_12 .net v0x60000101f060 12, 15 0, L_0x6000013b4fa0; 1 drivers
v0x60000101f060_13 .net v0x60000101f060 13, 15 0, L_0x6000013b4e60; 1 drivers
v0x60000101f060_14 .net v0x60000101f060 14, 15 0, L_0x6000013b4d20; 1 drivers
v0x60000101f060_15 .net v0x60000101f060 15, 15 0, L_0x6000013b4be0; 1 drivers
v0x60000101f0f0 .array "lane_b", 15 0;
v0x60000101f0f0_0 .net v0x60000101f0f0 0, 15 0, L_0x6000013b59a0; 1 drivers
v0x60000101f0f0_1 .net v0x60000101f0f0 1, 15 0, L_0x6000013b5860; 1 drivers
v0x60000101f0f0_2 .net v0x60000101f0f0 2, 15 0, L_0x6000013b5720; 1 drivers
v0x60000101f0f0_3 .net v0x60000101f0f0 3, 15 0, L_0x6000013b5400; 1 drivers
v0x60000101f0f0_4 .net v0x60000101f0f0 4, 15 0, L_0x6000013b54a0; 1 drivers
v0x60000101f0f0_5 .net v0x60000101f0f0 5, 15 0, L_0x6000013b5540; 1 drivers
v0x60000101f0f0_6 .net v0x60000101f0f0 6, 15 0, L_0x6000013b55e0; 1 drivers
v0x60000101f0f0_7 .net v0x60000101f0f0 7, 15 0, L_0x6000013b5680; 1 drivers
v0x60000101f0f0_8 .net v0x60000101f0f0 8, 15 0, L_0x6000013b52c0; 1 drivers
v0x60000101f0f0_9 .net v0x60000101f0f0 9, 15 0, L_0x6000013b5220; 1 drivers
v0x60000101f0f0_10 .net v0x60000101f0f0 10, 15 0, L_0x6000013b5180; 1 drivers
v0x60000101f0f0_11 .net v0x60000101f0f0 11, 15 0, L_0x6000013b4f00; 1 drivers
v0x60000101f0f0_12 .net v0x60000101f0f0 12, 15 0, L_0x6000013b4dc0; 1 drivers
v0x60000101f0f0_13 .net v0x60000101f0f0 13, 15 0, L_0x6000013b4c80; 1 drivers
v0x60000101f0f0_14 .net v0x60000101f0f0 14, 15 0, L_0x6000013b4b40; 1 drivers
v0x60000101f0f0_15 .net v0x60000101f0f0 15, 15 0, L_0x6000013b6940; 1 drivers
v0x60000101f180 .array "lane_result", 15 0, 15 0;
v0x60000101f210_0 .net "mem_addr", 19 0, L_0x6000013b4320;  1 drivers
v0x60000101f2a0_0 .net "opcode", 7 0, L_0x6000013b6760;  1 drivers
v0x60000101f330_0 .var "reduce_result", 15 0;
v0x60000101f3c0 .array "reduce_tree", 79 0, 15 0;
v0x60000101f450_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000101f4e0_0 .net "sram_addr", 19 0, v0x60000101f570_0;  alias, 1 drivers
v0x60000101f570_0 .var "sram_addr_reg", 19 0;
v0x60000101f600_0 .net "sram_rdata", 255 0, L_0x6000009a1810;  alias, 1 drivers
v0x60000101f690_0 .net "sram_re", 0 0, L_0x6000009a2d80;  alias, 1 drivers
v0x60000101f720_0 .var "sram_re_reg", 0 0;
v0x60000101f7b0_0 .net "sram_ready", 0 0, L_0x6000013b3520;  alias, 1 drivers
v0x60000101f840_0 .net "sram_wdata", 255 0, L_0x6000009a2e60;  alias, 1 drivers
v0x60000101f8d0_0 .var "sram_wdata_reg", 255 0;
v0x60000101f960_0 .net "sram_we", 0 0, L_0x6000009a2df0;  alias, 1 drivers
v0x60000101f9f0_0 .var "sram_we_reg", 0 0;
v0x60000101fa80_0 .var/i "stage", 31 0;
v0x60000101fb10_0 .var "state", 2 0;
v0x60000101fba0_0 .net "subop", 7 0, L_0x6000013b6620;  1 drivers
v0x60000101fc30_0 .net "vd", 4 0, L_0x6000013b66c0;  1 drivers
v0x60000101fcc0 .array "vrf", 31 0, 255 0;
v0x60000101fd50_0 .net "vs1", 4 0, L_0x6000013b6440;  1 drivers
v0x60000101fde0_0 .net "vs1_data", 255 0, L_0x6000009a3bf0;  1 drivers
v0x60000101fe70_0 .net "vs2", 4 0, L_0x6000013b4820;  1 drivers
v0x60000101ff00_0 .net "vs2_data", 255 0, L_0x6000009a3790;  1 drivers
E_0x6000038f4980/0 .event anyedge, v0x60000101f060_0, v0x60000101f060_1, v0x60000101f060_2, v0x60000101f060_3;
E_0x6000038f4980/1 .event anyedge, v0x60000101f060_4, v0x60000101f060_5, v0x60000101f060_6, v0x60000101f060_7;
E_0x6000038f4980/2 .event anyedge, v0x60000101f060_8, v0x60000101f060_9, v0x60000101f060_10, v0x60000101f060_11;
E_0x6000038f4980/3 .event anyedge, v0x60000101f060_12, v0x60000101f060_13, v0x60000101f060_14, v0x60000101f060_15;
v0x60000101f3c0_0 .array/port v0x60000101f3c0, 0;
v0x60000101f3c0_1 .array/port v0x60000101f3c0, 1;
v0x60000101f3c0_2 .array/port v0x60000101f3c0, 2;
E_0x6000038f4980/4 .event anyedge, v0x60000101fba0_0, v0x60000101f3c0_0, v0x60000101f3c0_1, v0x60000101f3c0_2;
v0x60000101f3c0_3 .array/port v0x60000101f3c0, 3;
v0x60000101f3c0_4 .array/port v0x60000101f3c0, 4;
v0x60000101f3c0_5 .array/port v0x60000101f3c0, 5;
v0x60000101f3c0_6 .array/port v0x60000101f3c0, 6;
E_0x6000038f4980/5 .event anyedge, v0x60000101f3c0_3, v0x60000101f3c0_4, v0x60000101f3c0_5, v0x60000101f3c0_6;
v0x60000101f3c0_7 .array/port v0x60000101f3c0, 7;
v0x60000101f3c0_8 .array/port v0x60000101f3c0, 8;
v0x60000101f3c0_9 .array/port v0x60000101f3c0, 9;
v0x60000101f3c0_10 .array/port v0x60000101f3c0, 10;
E_0x6000038f4980/6 .event anyedge, v0x60000101f3c0_7, v0x60000101f3c0_8, v0x60000101f3c0_9, v0x60000101f3c0_10;
v0x60000101f3c0_11 .array/port v0x60000101f3c0, 11;
v0x60000101f3c0_12 .array/port v0x60000101f3c0, 12;
v0x60000101f3c0_13 .array/port v0x60000101f3c0, 13;
v0x60000101f3c0_14 .array/port v0x60000101f3c0, 14;
E_0x6000038f4980/7 .event anyedge, v0x60000101f3c0_11, v0x60000101f3c0_12, v0x60000101f3c0_13, v0x60000101f3c0_14;
v0x60000101f3c0_15 .array/port v0x60000101f3c0, 15;
v0x60000101f3c0_16 .array/port v0x60000101f3c0, 16;
v0x60000101f3c0_17 .array/port v0x60000101f3c0, 17;
v0x60000101f3c0_18 .array/port v0x60000101f3c0, 18;
E_0x6000038f4980/8 .event anyedge, v0x60000101f3c0_15, v0x60000101f3c0_16, v0x60000101f3c0_17, v0x60000101f3c0_18;
v0x60000101f3c0_19 .array/port v0x60000101f3c0, 19;
v0x60000101f3c0_20 .array/port v0x60000101f3c0, 20;
v0x60000101f3c0_21 .array/port v0x60000101f3c0, 21;
v0x60000101f3c0_22 .array/port v0x60000101f3c0, 22;
E_0x6000038f4980/9 .event anyedge, v0x60000101f3c0_19, v0x60000101f3c0_20, v0x60000101f3c0_21, v0x60000101f3c0_22;
v0x60000101f3c0_23 .array/port v0x60000101f3c0, 23;
v0x60000101f3c0_24 .array/port v0x60000101f3c0, 24;
v0x60000101f3c0_25 .array/port v0x60000101f3c0, 25;
v0x60000101f3c0_26 .array/port v0x60000101f3c0, 26;
E_0x6000038f4980/10 .event anyedge, v0x60000101f3c0_23, v0x60000101f3c0_24, v0x60000101f3c0_25, v0x60000101f3c0_26;
v0x60000101f3c0_27 .array/port v0x60000101f3c0, 27;
v0x60000101f3c0_28 .array/port v0x60000101f3c0, 28;
v0x60000101f3c0_29 .array/port v0x60000101f3c0, 29;
v0x60000101f3c0_30 .array/port v0x60000101f3c0, 30;
E_0x6000038f4980/11 .event anyedge, v0x60000101f3c0_27, v0x60000101f3c0_28, v0x60000101f3c0_29, v0x60000101f3c0_30;
v0x60000101f3c0_31 .array/port v0x60000101f3c0, 31;
v0x60000101f3c0_32 .array/port v0x60000101f3c0, 32;
v0x60000101f3c0_33 .array/port v0x60000101f3c0, 33;
v0x60000101f3c0_34 .array/port v0x60000101f3c0, 34;
E_0x6000038f4980/12 .event anyedge, v0x60000101f3c0_31, v0x60000101f3c0_32, v0x60000101f3c0_33, v0x60000101f3c0_34;
v0x60000101f3c0_35 .array/port v0x60000101f3c0, 35;
v0x60000101f3c0_36 .array/port v0x60000101f3c0, 36;
v0x60000101f3c0_37 .array/port v0x60000101f3c0, 37;
v0x60000101f3c0_38 .array/port v0x60000101f3c0, 38;
E_0x6000038f4980/13 .event anyedge, v0x60000101f3c0_35, v0x60000101f3c0_36, v0x60000101f3c0_37, v0x60000101f3c0_38;
v0x60000101f3c0_39 .array/port v0x60000101f3c0, 39;
v0x60000101f3c0_40 .array/port v0x60000101f3c0, 40;
v0x60000101f3c0_41 .array/port v0x60000101f3c0, 41;
v0x60000101f3c0_42 .array/port v0x60000101f3c0, 42;
E_0x6000038f4980/14 .event anyedge, v0x60000101f3c0_39, v0x60000101f3c0_40, v0x60000101f3c0_41, v0x60000101f3c0_42;
v0x60000101f3c0_43 .array/port v0x60000101f3c0, 43;
v0x60000101f3c0_44 .array/port v0x60000101f3c0, 44;
v0x60000101f3c0_45 .array/port v0x60000101f3c0, 45;
v0x60000101f3c0_46 .array/port v0x60000101f3c0, 46;
E_0x6000038f4980/15 .event anyedge, v0x60000101f3c0_43, v0x60000101f3c0_44, v0x60000101f3c0_45, v0x60000101f3c0_46;
v0x60000101f3c0_47 .array/port v0x60000101f3c0, 47;
v0x60000101f3c0_48 .array/port v0x60000101f3c0, 48;
v0x60000101f3c0_49 .array/port v0x60000101f3c0, 49;
v0x60000101f3c0_50 .array/port v0x60000101f3c0, 50;
E_0x6000038f4980/16 .event anyedge, v0x60000101f3c0_47, v0x60000101f3c0_48, v0x60000101f3c0_49, v0x60000101f3c0_50;
v0x60000101f3c0_51 .array/port v0x60000101f3c0, 51;
v0x60000101f3c0_52 .array/port v0x60000101f3c0, 52;
v0x60000101f3c0_53 .array/port v0x60000101f3c0, 53;
v0x60000101f3c0_54 .array/port v0x60000101f3c0, 54;
E_0x6000038f4980/17 .event anyedge, v0x60000101f3c0_51, v0x60000101f3c0_52, v0x60000101f3c0_53, v0x60000101f3c0_54;
v0x60000101f3c0_55 .array/port v0x60000101f3c0, 55;
v0x60000101f3c0_56 .array/port v0x60000101f3c0, 56;
v0x60000101f3c0_57 .array/port v0x60000101f3c0, 57;
v0x60000101f3c0_58 .array/port v0x60000101f3c0, 58;
E_0x6000038f4980/18 .event anyedge, v0x60000101f3c0_55, v0x60000101f3c0_56, v0x60000101f3c0_57, v0x60000101f3c0_58;
v0x60000101f3c0_59 .array/port v0x60000101f3c0, 59;
v0x60000101f3c0_60 .array/port v0x60000101f3c0, 60;
v0x60000101f3c0_61 .array/port v0x60000101f3c0, 61;
v0x60000101f3c0_62 .array/port v0x60000101f3c0, 62;
E_0x6000038f4980/19 .event anyedge, v0x60000101f3c0_59, v0x60000101f3c0_60, v0x60000101f3c0_61, v0x60000101f3c0_62;
v0x60000101f3c0_63 .array/port v0x60000101f3c0, 63;
v0x60000101f3c0_64 .array/port v0x60000101f3c0, 64;
v0x60000101f3c0_65 .array/port v0x60000101f3c0, 65;
v0x60000101f3c0_66 .array/port v0x60000101f3c0, 66;
E_0x6000038f4980/20 .event anyedge, v0x60000101f3c0_63, v0x60000101f3c0_64, v0x60000101f3c0_65, v0x60000101f3c0_66;
v0x60000101f3c0_67 .array/port v0x60000101f3c0, 67;
v0x60000101f3c0_68 .array/port v0x60000101f3c0, 68;
v0x60000101f3c0_69 .array/port v0x60000101f3c0, 69;
v0x60000101f3c0_70 .array/port v0x60000101f3c0, 70;
E_0x6000038f4980/21 .event anyedge, v0x60000101f3c0_67, v0x60000101f3c0_68, v0x60000101f3c0_69, v0x60000101f3c0_70;
v0x60000101f3c0_71 .array/port v0x60000101f3c0, 71;
v0x60000101f3c0_72 .array/port v0x60000101f3c0, 72;
v0x60000101f3c0_73 .array/port v0x60000101f3c0, 73;
v0x60000101f3c0_74 .array/port v0x60000101f3c0, 74;
E_0x6000038f4980/22 .event anyedge, v0x60000101f3c0_71, v0x60000101f3c0_72, v0x60000101f3c0_73, v0x60000101f3c0_74;
v0x60000101f3c0_75 .array/port v0x60000101f3c0, 75;
v0x60000101f3c0_76 .array/port v0x60000101f3c0, 76;
v0x60000101f3c0_77 .array/port v0x60000101f3c0, 77;
v0x60000101f3c0_78 .array/port v0x60000101f3c0, 78;
E_0x6000038f4980/23 .event anyedge, v0x60000101f3c0_75, v0x60000101f3c0_76, v0x60000101f3c0_77, v0x60000101f3c0_78;
v0x60000101f3c0_79 .array/port v0x60000101f3c0, 79;
E_0x6000038f4980/24 .event anyedge, v0x60000101f3c0_79;
E_0x6000038f4980 .event/or E_0x6000038f4980/0, E_0x6000038f4980/1, E_0x6000038f4980/2, E_0x6000038f4980/3, E_0x6000038f4980/4, E_0x6000038f4980/5, E_0x6000038f4980/6, E_0x6000038f4980/7, E_0x6000038f4980/8, E_0x6000038f4980/9, E_0x6000038f4980/10, E_0x6000038f4980/11, E_0x6000038f4980/12, E_0x6000038f4980/13, E_0x6000038f4980/14, E_0x6000038f4980/15, E_0x6000038f4980/16, E_0x6000038f4980/17, E_0x6000038f4980/18, E_0x6000038f4980/19, E_0x6000038f4980/20, E_0x6000038f4980/21, E_0x6000038f4980/22, E_0x6000038f4980/23, E_0x6000038f4980/24;
L_0x6000013b5c20 .part L_0x6000009a3bf0, 0, 16;
L_0x6000013b59a0 .part L_0x6000009a3790, 0, 16;
L_0x6000013b6080 .part L_0x6000009a3bf0, 16, 16;
L_0x6000013b5860 .part L_0x6000009a3790, 16, 16;
L_0x6000013b5f40 .part L_0x6000009a3bf0, 32, 16;
L_0x6000013b5720 .part L_0x6000009a3790, 32, 16;
L_0x6000013b5e00 .part L_0x6000009a3bf0, 48, 16;
L_0x6000013b5400 .part L_0x6000009a3790, 48, 16;
L_0x6000013b5cc0 .part L_0x6000009a3bf0, 64, 16;
L_0x6000013b54a0 .part L_0x6000009a3790, 64, 16;
L_0x6000013b5b80 .part L_0x6000009a3bf0, 80, 16;
L_0x6000013b5540 .part L_0x6000009a3790, 80, 16;
L_0x6000013b5a40 .part L_0x6000009a3bf0, 96, 16;
L_0x6000013b55e0 .part L_0x6000009a3790, 96, 16;
L_0x6000013b5900 .part L_0x6000009a3bf0, 112, 16;
L_0x6000013b5680 .part L_0x6000009a3790, 112, 16;
L_0x6000013b57c0 .part L_0x6000009a3bf0, 128, 16;
L_0x6000013b52c0 .part L_0x6000009a3790, 128, 16;
L_0x6000013b5360 .part L_0x6000009a3bf0, 144, 16;
L_0x6000013b5220 .part L_0x6000009a3790, 144, 16;
L_0x6000013b5040 .part L_0x6000009a3bf0, 160, 16;
L_0x6000013b5180 .part L_0x6000009a3790, 160, 16;
L_0x6000013b50e0 .part L_0x6000009a3bf0, 176, 16;
L_0x6000013b4f00 .part L_0x6000009a3790, 176, 16;
L_0x6000013b4fa0 .part L_0x6000009a3bf0, 192, 16;
L_0x6000013b4dc0 .part L_0x6000009a3790, 192, 16;
L_0x6000013b4e60 .part L_0x6000009a3bf0, 208, 16;
L_0x6000013b4c80 .part L_0x6000009a3790, 208, 16;
L_0x6000013b4d20 .part L_0x6000009a3bf0, 224, 16;
L_0x6000013b4b40 .part L_0x6000009a3790, 224, 16;
L_0x6000013b4be0 .part L_0x6000009a3bf0, 240, 16;
L_0x6000013b6940 .part L_0x6000009a3790, 240, 16;
L_0x6000013b6760 .part v0x60000103a250_0, 120, 8;
L_0x6000013b6620 .part v0x60000103a250_0, 112, 8;
L_0x6000013b66c0 .part v0x60000103a250_0, 112, 5;
L_0x6000013b6440 .part v0x60000103a250_0, 107, 5;
L_0x6000013b4820 .part v0x60000103a250_0, 102, 5;
L_0x6000013b48c0 .part v0x60000103a250_0, 32, 16;
L_0x6000013b4320 .part v0x60000103a250_0, 76, 20;
L_0x6000013b43c0 .part v0x60000103a250_0, 48, 16;
L_0x6000013b41e0 .array/port v0x60000101fcc0, L_0x6000013b4280;
L_0x6000013b4280 .concat [ 5 2 0 0], L_0x6000013b6440, L_0x1400d2848;
L_0x6000013b40a0 .array/port v0x60000101fcc0, L_0x6000013b4140;
L_0x6000013b4140 .concat [ 5 2 0 0], L_0x6000013b4820, L_0x1400d2890;
L_0x6000013b4000 .cmp/eq 3, v0x60000101fb10_0, L_0x1400d28d8;
S_0x138fea1b0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f49c0 .param/l "i" 1 12 117, +C4<00>;
v0x60000101f180_0 .array/port v0x60000101f180, 0;
v0x60000101f180_1 .array/port v0x60000101f180, 1;
v0x60000101f180_2 .array/port v0x60000101f180, 2;
v0x60000101f180_3 .array/port v0x60000101f180, 3;
E_0x6000038f4a40/0 .event anyedge, v0x60000101f180_0, v0x60000101f180_1, v0x60000101f180_2, v0x60000101f180_3;
v0x60000101f180_4 .array/port v0x60000101f180, 4;
v0x60000101f180_5 .array/port v0x60000101f180, 5;
v0x60000101f180_6 .array/port v0x60000101f180, 6;
v0x60000101f180_7 .array/port v0x60000101f180, 7;
E_0x6000038f4a40/1 .event anyedge, v0x60000101f180_4, v0x60000101f180_5, v0x60000101f180_6, v0x60000101f180_7;
v0x60000101f180_8 .array/port v0x60000101f180, 8;
v0x60000101f180_9 .array/port v0x60000101f180, 9;
v0x60000101f180_10 .array/port v0x60000101f180, 10;
v0x60000101f180_11 .array/port v0x60000101f180, 11;
E_0x6000038f4a40/2 .event anyedge, v0x60000101f180_8, v0x60000101f180_9, v0x60000101f180_10, v0x60000101f180_11;
v0x60000101f180_12 .array/port v0x60000101f180, 12;
v0x60000101f180_13 .array/port v0x60000101f180, 13;
v0x60000101f180_14 .array/port v0x60000101f180, 14;
v0x60000101f180_15 .array/port v0x60000101f180, 15;
E_0x6000038f4a40/3 .event anyedge, v0x60000101f180_12, v0x60000101f180_13, v0x60000101f180_14, v0x60000101f180_15;
E_0x6000038f4a40 .event/or E_0x6000038f4a40/0, E_0x6000038f4a40/1, E_0x6000038f4a40/2, E_0x6000038f4a40/3;
E_0x6000038f4a80/0 .event anyedge, v0x60000101fba0_0, v0x60000101f060_0, v0x60000101f060_1, v0x60000101f060_2;
E_0x6000038f4a80/1 .event anyedge, v0x60000101f060_3, v0x60000101f060_4, v0x60000101f060_5, v0x60000101f060_6;
E_0x6000038f4a80/2 .event anyedge, v0x60000101f060_7, v0x60000101f060_8, v0x60000101f060_9, v0x60000101f060_10;
E_0x6000038f4a80/3 .event anyedge, v0x60000101f060_11, v0x60000101f060_12, v0x60000101f060_13, v0x60000101f060_14;
E_0x6000038f4a80/4 .event anyedge, v0x60000101f060_15, v0x60000101f0f0_0, v0x60000101f0f0_1, v0x60000101f0f0_2;
E_0x6000038f4a80/5 .event anyedge, v0x60000101f0f0_3, v0x60000101f0f0_4, v0x60000101f0f0_5, v0x60000101f0f0_6;
E_0x6000038f4a80/6 .event anyedge, v0x60000101f0f0_7, v0x60000101f0f0_8, v0x60000101f0f0_9, v0x60000101f0f0_10;
E_0x6000038f4a80/7 .event anyedge, v0x60000101f0f0_11, v0x60000101f0f0_12, v0x60000101f0f0_13, v0x60000101f0f0_14;
E_0x6000038f4a80/8 .event anyedge, v0x60000101f0f0_15, v0x60000101ef40_0;
E_0x6000038f4a80 .event/or E_0x6000038f4a80/0, E_0x6000038f4a80/1, E_0x6000038f4a80/2, E_0x6000038f4a80/3, E_0x6000038f4a80/4, E_0x6000038f4a80/5, E_0x6000038f4a80/6, E_0x6000038f4a80/7, E_0x6000038f4a80/8;
S_0x138fea320 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4ac0 .param/l "i" 1 12 117, +C4<01>;
S_0x138fe7b60 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4b40 .param/l "i" 1 12 117, +C4<010>;
S_0x138fe7cd0 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4bc0 .param/l "i" 1 12 117, +C4<011>;
S_0x138fe5510 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4c80 .param/l "i" 1 12 117, +C4<0100>;
S_0x138fe5680 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4d00 .param/l "i" 1 12 117, +C4<0101>;
S_0x138fe2ec0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4d80 .param/l "i" 1 12 117, +C4<0110>;
S_0x138fe3030 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4e00 .param/l "i" 1 12 117, +C4<0111>;
S_0x138fe0870 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4c40 .param/l "i" 1 12 117, +C4<01000>;
S_0x138fe09e0 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4ec0 .param/l "i" 1 12 117, +C4<01001>;
S_0x138fde220 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4f40 .param/l "i" 1 12 117, +C4<01010>;
S_0x138fde390 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f4fc0 .param/l "i" 1 12 117, +C4<01011>;
S_0x138fdbbd0 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f5040 .param/l "i" 1 12 117, +C4<01100>;
S_0x138fdbd40 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f50c0 .param/l "i" 1 12 117, +C4<01101>;
S_0x138fd9580 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f5140 .param/l "i" 1 12 117, +C4<01110>;
S_0x138fd96f0 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x138ff4980;
 .timescale 0 0;
P_0x6000038f51c0 .param/l "i" 1 12 117, +C4<01111>;
S_0x138fd2290 .scope generate, "tpc_gen[1]" "tpc_gen[1]" 4 212, 4 212 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038f5780 .param/l "t" 1 4 212, +C4<01>;
v0x60000106c360_0 .net/2u *"_ivl_28", 0 0, L_0x1400d5740;  1 drivers
v0x60000106c3f0_0 .net/2u *"_ivl_30", 0 0, L_0x1400d5788;  1 drivers
S_0x138fd2400 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138fd2290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x13902e600 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x13902e640 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x13902e680 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x13902e6c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x13902e700 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x13902e740 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x13902e780 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x13902e7c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x13902e800 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x13902e840 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x13902e880 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x13902e8c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x13902e900 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x13902e940 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x13902e980 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000001>;
P_0x13902e9c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x13902ea00 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x6000009a16c0 .functor BUFZ 1, v0x600001071a70_0, C4<0>, C4<0>, C4<0>;
L_0x60000098c460 .functor OR 1, L_0x6000013a12c0, L_0x6000013a14a0, C4<0>, C4<0>;
L_0x60000098c4d0 .functor AND 1, L_0x60000098c3f0, L_0x60000098c460, C4<1>, C4<1>;
L_0x60000098c540 .functor BUFZ 1, v0x600001072ac0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098c5b0 .functor BUFZ 1, v0x6000010725b0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098d180 .functor AND 1, L_0x60000139c8c0, L_0x60000139c640, C4<1>, C4<1>;
L_0x60000098d1f0 .functor AND 1, L_0x60000098d180, L_0x60000139c6e0, C4<1>, C4<1>;
v0x6000010779f0_0 .net *"_ivl_24", 19 0, L_0x6000013a0be0;  1 drivers
L_0x1400d5110 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001077a80_0 .net *"_ivl_27", 3 0, L_0x1400d5110;  1 drivers
v0x600001077b10_0 .net *"_ivl_28", 19 0, L_0x6000013a0c80;  1 drivers
L_0x1400d5158 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001077ba0_0 .net *"_ivl_31", 14 0, L_0x1400d5158;  1 drivers
L_0x1400d51a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001077c30_0 .net/2u *"_ivl_34", 2 0, L_0x1400d51a0;  1 drivers
v0x600001077cc0_0 .net *"_ivl_38", 19 0, L_0x6000013a0e60;  1 drivers
L_0x1400d51e8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001077d50_0 .net *"_ivl_41", 3 0, L_0x1400d51e8;  1 drivers
v0x600001077de0_0 .net *"_ivl_42", 19 0, L_0x6000013a0f00;  1 drivers
L_0x1400d5230 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001077e70_0 .net *"_ivl_45", 3 0, L_0x1400d5230;  1 drivers
L_0x1400d5278 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001077f00_0 .net/2u *"_ivl_48", 2 0, L_0x1400d5278;  1 drivers
v0x600001070000_0 .net *"_ivl_52", 19 0, L_0x6000013a10e0;  1 drivers
L_0x1400d52c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001070090_0 .net *"_ivl_55", 3 0, L_0x1400d52c0;  1 drivers
v0x600001070120_0 .net *"_ivl_56", 19 0, L_0x6000013a1180;  1 drivers
L_0x1400d5308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000010701b0_0 .net *"_ivl_59", 3 0, L_0x1400d5308;  1 drivers
L_0x1400d5350 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600001070240_0 .net *"_ivl_63", 127 0, L_0x1400d5350;  1 drivers
v0x6000010702d0_0 .net *"_ivl_65", 127 0, L_0x6000013a1360;  1 drivers
L_0x1400d5398 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001070360_0 .net/2u *"_ivl_68", 2 0, L_0x1400d5398;  1 drivers
v0x6000010703f0_0 .net *"_ivl_70", 0 0, L_0x6000013a12c0;  1 drivers
L_0x1400d53e0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001070480_0 .net/2u *"_ivl_72", 2 0, L_0x1400d53e0;  1 drivers
v0x600001070510_0 .net *"_ivl_74", 0 0, L_0x6000013a14a0;  1 drivers
v0x6000010705a0_0 .net *"_ivl_77", 0 0, L_0x60000098c460;  1 drivers
v0x600001070630_0 .net *"_ivl_87", 0 0, L_0x60000098d180;  1 drivers
v0x6000010706c0_0 .net *"_ivl_89", 0 0, L_0x60000139c6e0;  1 drivers
v0x600001070750_0 .var "act_data_d", 31 0;
v0x6000010707e0_0 .var "act_valid_d", 0 0;
v0x600001070870_0 .var "act_valid_d2", 0 0;
v0x600001070900_0 .net "axi_araddr", 39 0, L_0x60000098ce00;  alias, 1 drivers
v0x600001070990_0 .net "axi_arlen", 7 0, L_0x60000098ce70;  alias, 1 drivers
v0x600001070a20_0 .net "axi_arready", 0 0, L_0x60000139cbe0;  1 drivers
v0x600001070ab0_0 .net "axi_arvalid", 0 0, v0x600001014e10_0;  1 drivers
v0x600001070b40_0 .net "axi_awaddr", 39 0, L_0x60000098cb60;  alias, 1 drivers
v0x600001070bd0_0 .net "axi_awlen", 7 0, L_0x60000098cbd0;  alias, 1 drivers
v0x600001070c60_0 .net "axi_awready", 0 0, L_0x60000139ca00;  1 drivers
v0x600001070cf0_0 .net "axi_awvalid", 0 0, v0x600001015200_0;  1 drivers
v0x600001070d80_0 .net "axi_bready", 0 0, L_0x1400d5548;  1 drivers
v0x600001070e10_0 .net "axi_bresp", 1 0, L_0x600000987cd0;  alias, 1 drivers
v0x600001070ea0_0 .net "axi_bvalid", 0 0, L_0x60000139cb40;  1 drivers
v0x600001070f30_0 .net "axi_rdata", 255 0, L_0x600000987e20;  alias, 1 drivers
v0x600001070fc0_0 .net "axi_rlast", 0 0, L_0x60000139cc80;  1 drivers
v0x600001071050_0 .net "axi_rready", 0 0, v0x6000010155f0_0;  1 drivers
v0x6000010710e0_0 .net "axi_rvalid", 0 0, L_0x60000139cdc0;  1 drivers
v0x600001071170_0 .net "axi_wdata", 255 0, L_0x60000098ccb0;  alias, 1 drivers
v0x600001071200_0 .net "axi_wlast", 0 0, v0x6000010158c0_0;  1 drivers
v0x600001071290_0 .net "axi_wready", 0 0, L_0x60000139caa0;  1 drivers
v0x600001071320_0 .net "axi_wvalid", 0 0, v0x600001015a70_0;  1 drivers
v0x6000010713b0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001071440_0 .net "dma_lcp_done", 0 0, L_0x60000098c930;  1 drivers
v0x6000010714d0_0 .net "dma_lcp_ready", 0 0, L_0x6000013a3700;  1 drivers
v0x600001071560_0 .net "dma_sram_addr", 19 0, v0x6000010167f0_0;  1 drivers
v0x6000010715f0_0 .net "dma_sram_rdata", 255 0, L_0x60000098d110;  1 drivers
v0x600001071680_0 .net "dma_sram_re", 0 0, L_0x60000098caf0;  1 drivers
v0x600001071710_0 .net "dma_sram_ready", 0 0, L_0x60000139c5a0;  1 drivers
v0x6000010717a0_0 .net "dma_sram_wdata", 255 0, L_0x60000098ca10;  1 drivers
v0x600001071830_0 .net "dma_sram_we", 0 0, L_0x60000098ca80;  1 drivers
v0x6000010718c0_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x600001071950 .array "instr_mem", 4095 0, 127 0;
v0x6000010719e0_0 .var "instr_rdata_reg", 127 0;
v0x600001071a70_0 .var "instr_valid_reg", 0 0;
v0x600001071b00_0 .net "lcp_dma_cmd", 127 0, v0x6000010103f0_0;  1 drivers
v0x600001071b90_0 .net "lcp_dma_valid", 0 0, L_0x6000009a1260;  1 drivers
v0x600001071c20_0 .net "lcp_imem_addr", 19 0, L_0x6000009a1490;  1 drivers
v0x600001071cb0_0 .net "lcp_imem_data", 127 0, v0x6000010719e0_0;  1 drivers
v0x600001071d40_0 .net "lcp_imem_re", 0 0, L_0x6000009a1500;  1 drivers
v0x600001071dd0_0 .net "lcp_imem_valid", 0 0, L_0x6000009a16c0;  1 drivers
v0x600001071e60_0 .net "lcp_mxu_cmd", 127 0, v0x6000010110e0_0;  1 drivers
v0x600001071ef0_0 .net "lcp_mxu_valid", 0 0, L_0x6000009a1420;  1 drivers
v0x600001071f80_0 .net "lcp_vpu_cmd", 127 0, v0x600001011cb0_0;  1 drivers
v0x600001072010_0 .net "lcp_vpu_valid", 0 0, L_0x6000009a1340;  1 drivers
v0x6000010720a0_0 .net "mxu_a_addr", 19 0, L_0x6000013a0fa0;  1 drivers
v0x600001072130_0 .net "mxu_a_rdata", 255 0, L_0x60000098d030;  1 drivers
v0x6000010721c0_0 .net "mxu_a_re", 0 0, L_0x6000013a1040;  1 drivers
v0x600001072250_0 .net "mxu_a_ready", 0 0, L_0x60000139c460;  1 drivers
v0x6000010722e0_0 .net "mxu_cfg_k", 15 0, L_0x6000013b08c0;  1 drivers
v0x600001072370_0 .net "mxu_cfg_m", 15 0, L_0x6000013b0a00;  1 drivers
v0x600001072400_0 .net "mxu_cfg_n", 15 0, L_0x6000013b0aa0;  1 drivers
v0x600001072490_0 .var "mxu_col_cnt", 4 0;
v0x600001072520_0 .var "mxu_cycle_cnt", 15 0;
v0x6000010725b0_0 .var "mxu_done_reg", 0 0;
v0x600001072640_0 .net "mxu_dst_addr", 15 0, L_0x6000013b2b20;  1 drivers
v0x6000010726d0_0 .net "mxu_lcp_done", 0 0, L_0x60000098c5b0;  1 drivers
v0x600001072760_0 .net "mxu_lcp_ready", 0 0, L_0x60000098c540;  1 drivers
v0x6000010727f0_0 .net "mxu_o_addr", 19 0, L_0x6000013a1220;  1 drivers
v0x600001072880_0 .net "mxu_o_ready", 0 0, L_0x60000139c500;  1 drivers
v0x600001072910_0 .net "mxu_o_wdata", 255 0, L_0x6000013a1400;  1 drivers
v0x6000010729a0_0 .net "mxu_o_we", 0 0, L_0x60000098c4d0;  1 drivers
v0x600001072a30_0 .var "mxu_out_cnt", 15 0;
v0x600001072ac0_0 .var "mxu_ready_reg", 0 0;
v0x600001072b50_0 .net "mxu_src0_addr", 15 0, L_0x6000013b0f00;  1 drivers
v0x600001072be0_0 .net "mxu_src1_addr", 15 0, L_0x6000013b0fa0;  1 drivers
v0x600001072c70_0 .var "mxu_start_array", 0 0;
v0x600001072d00_0 .var "mxu_start_array_d", 0 0;
v0x600001072d90_0 .var "mxu_state", 2 0;
v0x600001072e20_0 .net "mxu_subop", 7 0, L_0x6000013b2da0;  1 drivers
v0x600001072eb0_0 .net "mxu_w_addr", 19 0, L_0x6000013a0d20;  1 drivers
v0x600001072f40_0 .net "mxu_w_rdata", 255 0, v0x6000010753b0_0;  1 drivers
v0x600001072fd0_0 .net "mxu_w_re", 0 0, L_0x6000013a0dc0;  1 drivers
v0x600001073060_0 .net "mxu_w_ready", 0 0, L_0x60000139c320;  1 drivers
v0x6000010730f0_0 .net "noc_data_write", 0 0, L_0x60000098d1f0;  1 drivers
v0x600001073180_0 .net "noc_rx_addr", 19 0, L_0x1400d56f8;  alias, 1 drivers
v0x600001073210_0 .net "noc_rx_data", 255 0, L_0x1400d56b0;  alias, 1 drivers
v0x6000010732a0_0 .net "noc_rx_is_instr", 0 0, L_0x60000139c960;  1 drivers
v0x600001073330_0 .net "noc_rx_ready", 0 0, L_0x60000139c640;  1 drivers
v0x6000010733c0_0 .net "noc_rx_valid", 0 0, L_0x60000139c8c0;  1 drivers
L_0x1400d55d8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001073450_0 .net "noc_tx_addr", 19 0, L_0x1400d55d8;  1 drivers
L_0x1400d5590 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010734e0_0 .net "noc_tx_data", 255 0, L_0x1400d5590;  1 drivers
L_0x1400d5668 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001073570_0 .net "noc_tx_ready", 0 0, L_0x1400d5668;  1 drivers
L_0x1400d5620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001073600_0 .net "noc_tx_valid", 0 0, L_0x1400d5620;  1 drivers
v0x600001073690_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001073720_0 .net "sync_grant", 0 0, L_0x60000139c820;  1 drivers
v0x6000010737b0_0 .net "sync_request", 0 0, v0x600001011b00_0;  1 drivers
v0x600001073840_0 .net "systolic_busy", 0 0, L_0x60000098c310;  1 drivers
v0x6000010738d0_0 .net "systolic_done", 0 0, L_0x6000013a06e0;  1 drivers
v0x600001073960_0 .net "systolic_result", 127 0, L_0x6000013a0280;  1 drivers
v0x6000010739f0_0 .net "systolic_result_valid", 0 0, L_0x60000098c3f0;  1 drivers
v0x600001073a80_0 .net "tpc_busy", 0 0, L_0x6000009a1180;  1 drivers
v0x600001073b10_0 .net "tpc_done", 0 0, v0x600001010750_0;  1 drivers
v0x600001073ba0_0 .net "tpc_error", 0 0, v0x600001010870_0;  1 drivers
v0x600001073c30_0 .net "tpc_start", 0 0, L_0x60000139c780;  1 drivers
v0x600001073cc0_0 .net "tpc_start_pc", 19 0, L_0x6000009812d0;  alias, 1 drivers
v0x600001073d50_0 .net "vpu_lcp_done", 0 0, L_0x60000098c700;  1 drivers
v0x600001073de0_0 .net "vpu_lcp_ready", 0 0, L_0x6000013a30c0;  1 drivers
v0x600001073e70_0 .net "vpu_sram_addr", 19 0, v0x600001076fd0_0;  1 drivers
v0x600001073f00_0 .net "vpu_sram_rdata", 255 0, L_0x60000098d0a0;  1 drivers
v0x60000106c000_0 .net "vpu_sram_re", 0 0, L_0x60000098c8c0;  1 drivers
v0x60000106c090_0 .net "vpu_sram_ready", 0 0, L_0x60000139c3c0;  1 drivers
v0x60000106c120_0 .net "vpu_sram_wdata", 255 0, L_0x60000098c7e0;  1 drivers
v0x60000106c1b0_0 .net "vpu_sram_we", 0 0, L_0x60000098c850;  1 drivers
v0x60000106c240_0 .var "weight_load_col_d", 1 0;
v0x60000106c2d0_0 .var "weight_load_en_d", 0 0;
L_0x6000013b2da0 .part v0x6000010110e0_0, 112, 8;
L_0x6000013b2b20 .part v0x6000010110e0_0, 96, 16;
L_0x6000013b0f00 .part v0x6000010110e0_0, 80, 16;
L_0x6000013b0fa0 .part v0x6000010110e0_0, 64, 16;
L_0x6000013b0a00 .part v0x6000010110e0_0, 48, 16;
L_0x6000013b0aa0 .part v0x6000010110e0_0, 32, 16;
L_0x6000013b08c0 .part v0x6000010110e0_0, 16, 16;
L_0x6000013a0b40 .part v0x6000010753b0_0, 0, 32;
L_0x6000013a0be0 .concat [ 16 4 0 0], L_0x6000013b0fa0, L_0x1400d5110;
L_0x6000013a0c80 .concat [ 5 15 0 0], v0x600001072490_0, L_0x1400d5158;
L_0x6000013a0d20 .arith/sum 20, L_0x6000013a0be0, L_0x6000013a0c80;
L_0x6000013a0dc0 .cmp/eq 3, v0x600001072d90_0, L_0x1400d51a0;
L_0x6000013a0e60 .concat [ 16 4 0 0], L_0x6000013b0f00, L_0x1400d51e8;
L_0x6000013a0f00 .concat [ 16 4 0 0], v0x600001072520_0, L_0x1400d5230;
L_0x6000013a0fa0 .arith/sum 20, L_0x6000013a0e60, L_0x6000013a0f00;
L_0x6000013a1040 .cmp/eq 3, v0x600001072d90_0, L_0x1400d5278;
L_0x6000013a10e0 .concat [ 16 4 0 0], L_0x6000013b2b20, L_0x1400d52c0;
L_0x6000013a1180 .concat [ 16 4 0 0], v0x600001072a30_0, L_0x1400d5308;
L_0x6000013a1220 .arith/sum 20, L_0x6000013a10e0, L_0x6000013a1180;
L_0x6000013a1360 .part L_0x6000013a0280, 0, 128;
L_0x6000013a1400 .concat [ 128 128 0 0], L_0x6000013a1360, L_0x1400d5350;
L_0x6000013a12c0 .cmp/eq 3, v0x600001072d90_0, L_0x1400d5398;
L_0x6000013a14a0 .cmp/eq 3, v0x600001072d90_0, L_0x1400d53e0;
L_0x60000139c640 .reduce/nor L_0x6000009a1180;
L_0x60000139c6e0 .reduce/nor L_0x60000139c960;
S_0x138fcfc40 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x138fd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13902ec00 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x13902ec40 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x13902ec80 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x13902ecc0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x13902ed00 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x13902ed40 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x13902ed80 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x13902edc0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x13902ee00 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x13902ee40 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x13902ee80 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x13902eec0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x13902ef00 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x13902ef40 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x13902ef80 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x13902efc0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x13902f000 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x13902f040 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x60000098c930 .functor BUFZ 1, v0x6000010162e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098ca10 .functor BUFZ 256, v0x600001016b50_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098ca80 .functor BUFZ 1, v0x600001016c70_0, C4<0>, C4<0>, C4<0>;
L_0x60000098caf0 .functor BUFZ 1, v0x6000010169a0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098cb60 .functor BUFZ 40, v0x600001014f30_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000098cbd0 .functor BUFZ 8, v0x600001015050_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x60000098ccb0 .functor BUFZ 256, v0x6000010157a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098ce00 .functor BUFZ 40, v0x600001014b40_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000098ce70 .functor BUFZ 8, v0x600001014c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d5500 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001014a20_0 .net/2u *"_ivl_18", 3 0, L_0x1400d5500;  1 drivers
v0x600001014ab0_0 .net "axi_araddr", 39 0, L_0x60000098ce00;  alias, 1 drivers
v0x600001014b40_0 .var "axi_araddr_reg", 39 0;
v0x600001014bd0_0 .net "axi_arlen", 7 0, L_0x60000098ce70;  alias, 1 drivers
v0x600001014c60_0 .var "axi_arlen_reg", 7 0;
v0x600001014cf0_0 .net "axi_arready", 0 0, L_0x60000139cbe0;  alias, 1 drivers
v0x600001014d80_0 .net "axi_arvalid", 0 0, v0x600001014e10_0;  alias, 1 drivers
v0x600001014e10_0 .var "axi_arvalid_reg", 0 0;
v0x600001014ea0_0 .net "axi_awaddr", 39 0, L_0x60000098cb60;  alias, 1 drivers
v0x600001014f30_0 .var "axi_awaddr_reg", 39 0;
v0x600001014fc0_0 .net "axi_awlen", 7 0, L_0x60000098cbd0;  alias, 1 drivers
v0x600001015050_0 .var "axi_awlen_reg", 7 0;
v0x6000010150e0_0 .net "axi_awready", 0 0, L_0x60000139ca00;  alias, 1 drivers
v0x600001015170_0 .net "axi_awvalid", 0 0, v0x600001015200_0;  alias, 1 drivers
v0x600001015200_0 .var "axi_awvalid_reg", 0 0;
v0x600001015290_0 .net "axi_bready", 0 0, L_0x1400d5548;  alias, 1 drivers
v0x600001015320_0 .net "axi_bresp", 1 0, L_0x600000987cd0;  alias, 1 drivers
v0x6000010153b0_0 .net "axi_bvalid", 0 0, L_0x60000139cb40;  alias, 1 drivers
v0x600001015440_0 .net "axi_rdata", 255 0, L_0x600000987e20;  alias, 1 drivers
v0x6000010154d0_0 .net "axi_rlast", 0 0, L_0x60000139cc80;  alias, 1 drivers
v0x600001015560_0 .net "axi_rready", 0 0, v0x6000010155f0_0;  alias, 1 drivers
v0x6000010155f0_0 .var "axi_rready_reg", 0 0;
v0x600001015680_0 .net "axi_rvalid", 0 0, L_0x60000139cdc0;  alias, 1 drivers
v0x600001015710_0 .net "axi_wdata", 255 0, L_0x60000098ccb0;  alias, 1 drivers
v0x6000010157a0_0 .var "axi_wdata_reg", 255 0;
v0x600001015830_0 .net "axi_wlast", 0 0, v0x6000010158c0_0;  alias, 1 drivers
v0x6000010158c0_0 .var "axi_wlast_reg", 0 0;
v0x600001015950_0 .net "axi_wready", 0 0, L_0x60000139caa0;  alias, 1 drivers
v0x6000010159e0_0 .net "axi_wvalid", 0 0, v0x600001015a70_0;  alias, 1 drivers
v0x600001015a70_0 .var "axi_wvalid_reg", 0 0;
v0x600001015b00_0 .var "burst_count", 7 0;
v0x600001015b90_0 .var "burst_len", 7 0;
v0x600001015c20_0 .net "cfg_cols", 11 0, L_0x6000013a33e0;  1 drivers
v0x600001015cb0_0 .net "cfg_rows", 11 0, L_0x6000013a3340;  1 drivers
v0x600001015d40_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001015dd0_0 .net "cmd", 127 0, v0x6000010103f0_0;  alias, 1 drivers
v0x600001015e60_0 .net "cmd_done", 0 0, L_0x60000098c930;  alias, 1 drivers
v0x600001015ef0_0 .net "cmd_ready", 0 0, L_0x6000013a3700;  alias, 1 drivers
v0x600001015f80_0 .var "cmd_reg", 127 0;
v0x600001016010_0 .net "cmd_valid", 0 0, L_0x6000009a1260;  alias, 1 drivers
v0x6000010160a0_0 .var "col_count", 11 0;
v0x600001016130_0 .var "data_buf", 255 0;
v0x6000010161c0_0 .net "do_transpose", 0 0, L_0x6000013a35c0;  1 drivers
v0x600001016250_0 .net "do_zero_pad", 0 0, L_0x6000013a3660;  1 drivers
v0x6000010162e0_0 .var "done_reg", 0 0;
v0x600001016370_0 .net "dst_stride", 11 0, L_0x6000013a3520;  1 drivers
v0x600001016400_0 .net "ext_addr", 39 0, L_0x6000013a3200;  1 drivers
v0x600001016490_0 .var "ext_ptr", 39 0;
v0x600001016520_0 .net "int_addr", 19 0, L_0x6000013a32a0;  1 drivers
v0x6000010165b0_0 .var "int_ptr", 19 0;
v0x600001016640_0 .var "row_count", 11 0;
v0x6000010166d0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001016760_0 .net "sram_addr", 19 0, v0x6000010167f0_0;  alias, 1 drivers
v0x6000010167f0_0 .var "sram_addr_reg", 19 0;
v0x600001016880_0 .net "sram_rdata", 255 0, L_0x60000098d110;  alias, 1 drivers
v0x600001016910_0 .net "sram_re", 0 0, L_0x60000098caf0;  alias, 1 drivers
v0x6000010169a0_0 .var "sram_re_reg", 0 0;
v0x600001016a30_0 .net "sram_ready", 0 0, L_0x60000139c5a0;  alias, 1 drivers
v0x600001016ac0_0 .net "sram_wdata", 255 0, L_0x60000098ca10;  alias, 1 drivers
v0x600001016b50_0 .var "sram_wdata_reg", 255 0;
v0x600001016be0_0 .net "sram_we", 0 0, L_0x60000098ca80;  alias, 1 drivers
v0x600001016c70_0 .var "sram_we_reg", 0 0;
v0x600001016d00_0 .net "src_stride", 11 0, L_0x6000013a3480;  1 drivers
v0x600001016d90_0 .var "state", 3 0;
v0x600001016e20_0 .net "subop", 7 0, L_0x6000013a3160;  1 drivers
L_0x6000013a3160 .part v0x6000010103f0_0, 112, 8;
L_0x6000013a3200 .part v0x6000010103f0_0, 72, 40;
L_0x6000013a32a0 .part v0x6000010103f0_0, 52, 20;
L_0x6000013a3340 .part v0x6000010103f0_0, 40, 12;
L_0x6000013a33e0 .part v0x6000010103f0_0, 28, 12;
L_0x6000013a3480 .part v0x6000010103f0_0, 16, 12;
L_0x6000013a3520 .part v0x6000010103f0_0, 4, 12;
L_0x6000013a35c0 .part v0x6000010103f0_0, 0, 1;
L_0x6000013a3660 .part v0x6000010103f0_0, 1, 1;
L_0x6000013a3700 .cmp/eq 4, v0x600001016d90_0, L_0x1400d5500;
S_0x138fcfdb0 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138fd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13902f200 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x13902f240 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x13902f280 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x13902f2c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x13902f300 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x13902f340 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x13902f380 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x13902f3c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x13902f400 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x13902f440 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x13902f480 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x13902f4c0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x13902f500 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x13902f540 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x13902f580 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x13902f5c0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x13902f600 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x13902f640 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x13902f680 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x13902f6c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x13902f700 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x13902f740 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x13902f780 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x13902f7c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x13902f800 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x13902f840 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x13902f880 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x6000009a1570 .functor AND 1, L_0x6000013b1860, L_0x6000013b1720, C4<1>, C4<1>;
L_0x6000009a15e0 .functor AND 1, L_0x6000009a1570, L_0x6000013b15e0, C4<1>, C4<1>;
L_0x6000009a1490 .functor BUFZ 20, v0x600001010a20_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000009a1500 .functor BUFZ 1, v0x600001010bd0_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a1420 .functor BUFZ 1, v0x600001011320_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a1340 .functor BUFZ 1, v0x600001011ef0_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a1260 .functor BUFZ 1, v0x600001010630_0, C4<0>, C4<0>, C4<0>;
L_0x6000009a1110 .functor AND 1, L_0x6000013b12c0, L_0x6000013b3020, C4<1>, C4<1>;
L_0x6000009a1180 .functor AND 1, L_0x6000009a1110, L_0x6000013b2e40, C4<1>, C4<1>;
L_0x1400d2bf0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001016f40_0 .net *"_ivl_11", 23 0, L_0x1400d2bf0;  1 drivers
L_0x1400d2c38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001016fd0_0 .net/2u *"_ivl_12", 31 0, L_0x1400d2c38;  1 drivers
v0x600001017060_0 .net *"_ivl_14", 0 0, L_0x6000013b1860;  1 drivers
v0x6000010170f0_0 .net *"_ivl_16", 31 0, L_0x6000013b1900;  1 drivers
L_0x1400d2c80 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017180_0 .net *"_ivl_19", 23 0, L_0x1400d2c80;  1 drivers
L_0x1400d2cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017210_0 .net/2u *"_ivl_20", 31 0, L_0x1400d2cc8;  1 drivers
v0x6000010172a0_0 .net *"_ivl_22", 0 0, L_0x6000013b1720;  1 drivers
v0x600001017330_0 .net *"_ivl_25", 0 0, L_0x6000009a1570;  1 drivers
v0x6000010173c0_0 .net *"_ivl_26", 31 0, L_0x6000013b17c0;  1 drivers
L_0x1400d2d10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017450_0 .net *"_ivl_29", 23 0, L_0x1400d2d10;  1 drivers
L_0x1400d2d58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010174e0_0 .net/2u *"_ivl_30", 31 0, L_0x1400d2d58;  1 drivers
v0x600001017570_0 .net *"_ivl_32", 0 0, L_0x6000013b15e0;  1 drivers
v0x600001017600_0 .net *"_ivl_36", 31 0, L_0x6000013b1680;  1 drivers
L_0x1400d2da0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017690_0 .net *"_ivl_39", 23 0, L_0x1400d2da0;  1 drivers
L_0x1400d2de8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017720_0 .net/2u *"_ivl_40", 31 0, L_0x1400d2de8;  1 drivers
v0x6000010177b0_0 .net *"_ivl_44", 31 0, L_0x6000013b1540;  1 drivers
L_0x1400d2e30 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017840_0 .net *"_ivl_47", 23 0, L_0x1400d2e30;  1 drivers
L_0x1400d2e78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010178d0_0 .net/2u *"_ivl_48", 31 0, L_0x1400d2e78;  1 drivers
v0x600001017960_0 .net *"_ivl_52", 31 0, L_0x6000013b1400;  1 drivers
L_0x1400d2ec0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010179f0_0 .net *"_ivl_55", 23 0, L_0x1400d2ec0;  1 drivers
L_0x1400d2f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001017a80_0 .net/2u *"_ivl_56", 31 0, L_0x1400d2f08;  1 drivers
L_0x1400d2f50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001017b10_0 .net/2u *"_ivl_76", 3 0, L_0x1400d2f50;  1 drivers
v0x600001017ba0_0 .net *"_ivl_78", 0 0, L_0x6000013b12c0;  1 drivers
v0x600001017c30_0 .net *"_ivl_8", 31 0, L_0x6000013b1a40;  1 drivers
L_0x1400d2f98 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001017cc0_0 .net/2u *"_ivl_80", 3 0, L_0x1400d2f98;  1 drivers
v0x600001017d50_0 .net *"_ivl_82", 0 0, L_0x6000013b3020;  1 drivers
v0x600001017de0_0 .net *"_ivl_85", 0 0, L_0x6000009a1110;  1 drivers
L_0x1400d2fe0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001017e70_0 .net/2u *"_ivl_86", 3 0, L_0x1400d2fe0;  1 drivers
v0x600001017f00_0 .net *"_ivl_88", 0 0, L_0x6000013b2e40;  1 drivers
v0x600001010000_0 .net "all_done", 0 0, L_0x6000009a15e0;  1 drivers
v0x600001010090_0 .net "busy", 0 0, L_0x6000009a1180;  alias, 1 drivers
v0x600001010120_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010101b0_0 .var "decoded_opcode", 7 0;
v0x600001010240_0 .var "decoded_subop", 7 0;
v0x6000010102d0_0 .net "dma_clear", 0 0, L_0x6000013b1220;  1 drivers
v0x600001010360_0 .net "dma_cmd", 127 0, v0x6000010103f0_0;  alias, 1 drivers
v0x6000010103f0_0 .var "dma_cmd_reg", 127 0;
v0x600001010480_0 .net "dma_done", 0 0, L_0x60000098c930;  alias, 1 drivers
v0x600001010510_0 .net "dma_ready", 0 0, L_0x6000013a3700;  alias, 1 drivers
v0x6000010105a0_0 .net "dma_valid", 0 0, L_0x6000009a1260;  alias, 1 drivers
v0x600001010630_0 .var "dma_valid_reg", 0 0;
v0x6000010106c0_0 .net "done", 0 0, v0x600001010750_0;  alias, 1 drivers
v0x600001010750_0 .var "done_reg", 0 0;
v0x6000010107e0_0 .net "error", 0 0, v0x600001010870_0;  alias, 1 drivers
v0x600001010870_0 .var "error_reg", 0 0;
v0x600001010900_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x600001010990_0 .net "imem_addr", 19 0, L_0x6000009a1490;  alias, 1 drivers
v0x600001010a20_0 .var "imem_addr_reg", 19 0;
v0x600001010ab0_0 .net "imem_data", 127 0, v0x6000010719e0_0;  alias, 1 drivers
v0x600001010b40_0 .net "imem_re", 0 0, L_0x6000009a1500;  alias, 1 drivers
v0x600001010bd0_0 .var "imem_re_reg", 0 0;
v0x600001010c60_0 .net "imem_valid", 0 0, L_0x6000009a16c0;  alias, 1 drivers
v0x600001010cf0_0 .var "instr_reg", 127 0;
v0x600001010d80_0 .net "loop_count", 15 0, L_0x6000013b1ea0;  1 drivers
v0x600001010e10 .array "loop_counter", 3 0, 15 0;
v0x600001010ea0_0 .var "loop_sp", 1 0;
v0x600001010f30 .array "loop_start_addr", 3 0, 19 0;
v0x600001010fc0_0 .net "mxu_clear", 0 0, L_0x6000013b14a0;  1 drivers
v0x600001011050_0 .net "mxu_cmd", 127 0, v0x6000010110e0_0;  alias, 1 drivers
v0x6000010110e0_0 .var "mxu_cmd_reg", 127 0;
v0x600001011170_0 .net "mxu_done", 0 0, L_0x60000098c5b0;  alias, 1 drivers
v0x600001011200_0 .net "mxu_ready", 0 0, L_0x60000098c540;  alias, 1 drivers
v0x600001011290_0 .net "mxu_valid", 0 0, L_0x6000009a1420;  alias, 1 drivers
v0x600001011320_0 .var "mxu_valid_reg", 0 0;
v0x6000010113b0_0 .net "opcode", 7 0, L_0x6000013b1fe0;  1 drivers
v0x600001011440_0 .var "pc", 19 0;
v0x6000010114d0_0 .var "pending_dma", 7 0;
v0x600001011560_0 .var "pending_mxu", 7 0;
v0x6000010115f0_0 .var "pending_vpu", 7 0;
v0x600001011680_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001011710_0 .net "start", 0 0, L_0x60000139c780;  alias, 1 drivers
v0x6000010117a0_0 .net "start_pc", 19 0, L_0x6000009812d0;  alias, 1 drivers
v0x600001011830_0 .var "state", 3 0;
v0x6000010118c0_0 .net "subop", 7 0, L_0x6000013b1d60;  1 drivers
v0x600001011950_0 .net "sync_grant", 0 0, L_0x60000139c820;  alias, 1 drivers
v0x6000010119e0_0 .net "sync_mask", 7 0, L_0x6000013b19a0;  1 drivers
v0x600001011a70_0 .net "sync_request", 0 0, v0x600001011b00_0;  alias, 1 drivers
v0x600001011b00_0 .var "sync_request_reg", 0 0;
v0x600001011b90_0 .net "vpu_clear", 0 0, L_0x6000013b1360;  1 drivers
v0x600001011c20_0 .net "vpu_cmd", 127 0, v0x600001011cb0_0;  alias, 1 drivers
v0x600001011cb0_0 .var "vpu_cmd_reg", 127 0;
v0x600001011d40_0 .net "vpu_done", 0 0, L_0x60000098c700;  alias, 1 drivers
v0x600001011dd0_0 .net "vpu_ready", 0 0, L_0x6000013a30c0;  alias, 1 drivers
v0x600001011e60_0 .net "vpu_valid", 0 0, L_0x6000009a1340;  alias, 1 drivers
v0x600001011ef0_0 .var "vpu_valid_reg", 0 0;
L_0x6000013b1fe0 .part v0x6000010719e0_0, 120, 8;
L_0x6000013b1d60 .part v0x6000010719e0_0, 112, 8;
L_0x6000013b1ea0 .part v0x6000010719e0_0, 32, 16;
L_0x6000013b19a0 .part v0x6000010719e0_0, 104, 8;
L_0x6000013b1a40 .concat [ 8 24 0 0], v0x600001011560_0, L_0x1400d2bf0;
L_0x6000013b1860 .cmp/eq 32, L_0x6000013b1a40, L_0x1400d2c38;
L_0x6000013b1900 .concat [ 8 24 0 0], v0x6000010115f0_0, L_0x1400d2c80;
L_0x6000013b1720 .cmp/eq 32, L_0x6000013b1900, L_0x1400d2cc8;
L_0x6000013b17c0 .concat [ 8 24 0 0], v0x6000010114d0_0, L_0x1400d2d10;
L_0x6000013b15e0 .cmp/eq 32, L_0x6000013b17c0, L_0x1400d2d58;
L_0x6000013b1680 .concat [ 8 24 0 0], v0x600001011560_0, L_0x1400d2da0;
L_0x6000013b14a0 .cmp/eq 32, L_0x6000013b1680, L_0x1400d2de8;
L_0x6000013b1540 .concat [ 8 24 0 0], v0x6000010115f0_0, L_0x1400d2e30;
L_0x6000013b1360 .cmp/eq 32, L_0x6000013b1540, L_0x1400d2e78;
L_0x6000013b1400 .concat [ 8 24 0 0], v0x6000010114d0_0, L_0x1400d2ec0;
L_0x6000013b1220 .cmp/eq 32, L_0x6000013b1400, L_0x1400d2f08;
L_0x6000013b12c0 .cmp/ne 4, v0x600001011830_0, L_0x1400d2f50;
L_0x6000013b3020 .cmp/ne 4, v0x600001011830_0, L_0x1400d2f98;
L_0x6000013b2e40 .cmp/ne 4, v0x600001011830_0, L_0x1400d2fe0;
S_0x138fafec0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fcfdb0;
 .timescale 0 0;
v0x600001016eb0_0 .var/i "i", 31 0;
S_0x138fb0030 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138fd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138faa500 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138faa540 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138faa580 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138faa5c0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138faa600 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138faa640 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138faa680 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138faa6c0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x60000098c0e0 .functor OR 1, L_0x6000013a0320, L_0x6000013a03c0, C4<0>, C4<0>;
L_0x60000098c150 .functor AND 1, L_0x6000013a0460, v0x600001072d00_0, C4<1>, C4<1>;
L_0x60000098c1c0 .functor AND 1, L_0x60000098c150, L_0x6000013a0500, C4<1>, C4<1>;
L_0x60000098c230 .functor OR 1, L_0x60000098c0e0, L_0x60000098c1c0, C4<0>, C4<0>;
L_0x60000098c2a0 .functor BUFZ 1, L_0x60000098c230, C4<0>, C4<0>, C4<0>;
L_0x60000098c310 .functor AND 1, L_0x6000013a05a0, L_0x6000013a0640, C4<1>, C4<1>;
L_0x60000098c380 .functor AND 1, L_0x6000013a0820, L_0x6000013a08c0, C4<1>, C4<1>;
L_0x60000098c3f0 .functor AND 1, L_0x60000098c380, L_0x6000013a0aa0, C4<1>, C4<1>;
v0x6000010787e0_0 .net *"_ivl_101", 0 0, L_0x6000013a0aa0;  1 drivers
L_0x1400d4d68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001078870_0 .net/2u *"_ivl_37", 2 0, L_0x1400d4d68;  1 drivers
v0x600001078900_0 .net *"_ivl_39", 0 0, L_0x6000013a0320;  1 drivers
L_0x1400d4db0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001078990_0 .net/2u *"_ivl_41", 2 0, L_0x1400d4db0;  1 drivers
v0x600001078a20_0 .net *"_ivl_43", 0 0, L_0x6000013a03c0;  1 drivers
v0x600001078ab0_0 .net *"_ivl_46", 0 0, L_0x60000098c0e0;  1 drivers
L_0x1400d4df8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001078b40_0 .net/2u *"_ivl_47", 2 0, L_0x1400d4df8;  1 drivers
v0x600001078bd0_0 .net *"_ivl_49", 0 0, L_0x6000013a0460;  1 drivers
v0x600001078c60_0 .net *"_ivl_52", 0 0, L_0x60000098c150;  1 drivers
v0x600001078cf0_0 .net *"_ivl_54", 0 0, L_0x6000013a0500;  1 drivers
v0x600001078d80_0 .net *"_ivl_56", 0 0, L_0x60000098c1c0;  1 drivers
L_0x1400d4e40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001078e10_0 .net/2u *"_ivl_61", 2 0, L_0x1400d4e40;  1 drivers
v0x600001078ea0_0 .net *"_ivl_63", 0 0, L_0x6000013a05a0;  1 drivers
L_0x1400d4e88 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001078f30_0 .net/2u *"_ivl_65", 2 0, L_0x1400d4e88;  1 drivers
v0x600001078fc0_0 .net *"_ivl_67", 0 0, L_0x6000013a0640;  1 drivers
L_0x1400d4ed0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001079050_0 .net/2u *"_ivl_71", 2 0, L_0x1400d4ed0;  1 drivers
L_0x1400d4f18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010790e0_0 .net/2u *"_ivl_75", 2 0, L_0x1400d4f18;  1 drivers
L_0x1400d4fa8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001079170_0 .net/2u *"_ivl_81", 2 0, L_0x1400d4fa8;  1 drivers
v0x600001079200_0 .net *"_ivl_83", 0 0, L_0x6000013a0820;  1 drivers
v0x600001079290_0 .net *"_ivl_85", 0 0, L_0x6000013a08c0;  1 drivers
v0x600001079320_0 .net *"_ivl_88", 0 0, L_0x60000098c380;  1 drivers
v0x6000010793b0_0 .net *"_ivl_89", 31 0, L_0x6000013a0960;  1 drivers
L_0x1400d4ff0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001079440_0 .net *"_ivl_92", 15 0, L_0x1400d4ff0;  1 drivers
L_0x1400dbf98 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000010794d0_0 .net *"_ivl_93", 31 0, L_0x1400dbf98;  1 drivers
L_0x1400d5038 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001079560_0 .net/2u *"_ivl_97", 31 0, L_0x1400d5038;  1 drivers
v0x6000010795f0_0 .net *"_ivl_99", 31 0, L_0x6000013a0a00;  1 drivers
v0x600001079680_0 .net "act_data", 31 0, v0x600001070750_0;  1 drivers
v0x600001079710 .array "act_h", 19 0;
v0x600001079710_0 .net v0x600001079710 0, 7 0, L_0x6000009a0a80; 1 drivers
v0x600001079710_1 .net v0x600001079710 1, 7 0, v0x600001013060_0; 1 drivers
v0x600001079710_2 .net v0x600001079710 2, 7 0, v0x60000100c630_0; 1 drivers
v0x600001079710_3 .net v0x600001079710 3, 7 0, v0x60000100db90_0; 1 drivers
v0x600001079710_4 .net v0x600001079710 4, 7 0, v0x60000100f0f0_0; 1 drivers
v0x600001079710_5 .net v0x600001079710 5, 7 0, L_0x6000009a04d0; 1 drivers
v0x600001079710_6 .net v0x600001079710 6, 7 0, v0x6000010086c0_0; 1 drivers
v0x600001079710_7 .net v0x600001079710 7, 7 0, v0x600001009c20_0; 1 drivers
v0x600001079710_8 .net v0x600001079710 8, 7 0, v0x60000100b180_0; 1 drivers
v0x600001079710_9 .net v0x600001079710 9, 7 0, v0x600001004750_0; 1 drivers
v0x600001079710_10 .net v0x600001079710 10, 7 0, L_0x6000009a0070; 1 drivers
v0x600001079710_11 .net v0x600001079710 11, 7 0, v0x600001005cb0_0; 1 drivers
v0x600001079710_12 .net v0x600001079710 12, 7 0, v0x600001007210_0; 1 drivers
v0x600001079710_13 .net v0x600001079710 13, 7 0, v0x6000010007e0_0; 1 drivers
v0x600001079710_14 .net v0x600001079710 14, 7 0, v0x600001001d40_0; 1 drivers
v0x600001079710_15 .net v0x600001079710 15, 7 0, L_0x6000009a0620; 1 drivers
v0x600001079710_16 .net v0x600001079710 16, 7 0, v0x6000010032a0_0; 1 drivers
v0x600001079710_17 .net v0x600001079710 17, 7 0, v0x60000107c870_0; 1 drivers
v0x600001079710_18 .net v0x600001079710 18, 7 0, v0x60000107ddd0_0; 1 drivers
v0x600001079710_19 .net v0x600001079710 19, 7 0, v0x60000107f330_0; 1 drivers
v0x6000010797a0_0 .net "act_ready", 0 0, L_0x6000013a0780;  1 drivers
v0x600001079830_0 .net "act_valid", 0 0, v0x600001070870_0;  1 drivers
v0x6000010798c0_0 .net "busy", 0 0, L_0x60000098c310;  alias, 1 drivers
v0x600001079950_0 .net "cfg_k_tiles", 15 0, L_0x6000013b08c0;  alias, 1 drivers
L_0x1400d5080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000010799e0_0 .net "clear_acc", 0 0, L_0x1400d5080;  1 drivers
v0x600001079a70_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001079b00_0 .var "cycle_count", 15 0;
v0x600001079b90_0 .var "cycle_count_next", 15 0;
v0x600001011f80_5 .array/port v0x600001011f80, 5;
v0x600001079c20 .array "deskew_output", 3 0;
v0x600001079c20_0 .net v0x600001079c20 0, 31 0, v0x600001011f80_5; 1 drivers
v0x6000010120a0_3 .array/port v0x6000010120a0, 3;
v0x600001079c20_1 .net v0x600001079c20 1, 31 0, v0x6000010120a0_3; 1 drivers
v0x6000010121c0_1 .array/port v0x6000010121c0, 1;
v0x600001079c20_2 .net v0x600001079c20 2, 31 0, v0x6000010121c0_1; 1 drivers
v0x600001079c20_3 .net v0x600001079c20 3, 31 0, L_0x60000099f560; 1 drivers
v0x600001079cb0_0 .net "done", 0 0, L_0x6000013a06e0;  alias, 1 drivers
L_0x1400d4f60 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001079d40_0 .net "drain_delay", 15 0, L_0x1400d4f60;  1 drivers
v0x600001079dd0_0 .net "pe_enable", 0 0, L_0x60000098c230;  1 drivers
v0x600001079e60 .array "psum_bottom", 3 0;
v0x600001079e60_0 .net v0x600001079e60 0, 31 0, L_0x60000099d1f0; 1 drivers
v0x600001079e60_1 .net v0x600001079e60 1, 31 0, L_0x60000099c930; 1 drivers
v0x600001079e60_2 .net v0x600001079e60 2, 31 0, L_0x60000099c070; 1 drivers
v0x600001079e60_3 .net v0x600001079e60 3, 31 0, L_0x60000099f5d0; 1 drivers
L_0x1400d3148 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001079ef0 .array "psum_v", 19 0;
v0x600001079ef0_0 .net v0x600001079ef0 0, 31 0, L_0x1400d3148; 1 drivers
L_0x1400d3190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001079ef0_1 .net v0x600001079ef0 1, 31 0, L_0x1400d3190; 1 drivers
L_0x1400d31d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001079ef0_2 .net v0x600001079ef0 2, 31 0, L_0x1400d31d8; 1 drivers
L_0x1400d3220 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001079ef0_3 .net v0x600001079ef0 3, 31 0, L_0x1400d3220; 1 drivers
v0x600001079ef0_4 .net v0x600001079ef0 4, 31 0, v0x600001013570_0; 1 drivers
v0x600001079ef0_5 .net v0x600001079ef0 5, 31 0, v0x60000100cb40_0; 1 drivers
v0x600001079ef0_6 .net v0x600001079ef0 6, 31 0, v0x60000100e0a0_0; 1 drivers
v0x600001079ef0_7 .net v0x600001079ef0 7, 31 0, v0x60000100f600_0; 1 drivers
v0x600001079ef0_8 .net v0x600001079ef0 8, 31 0, v0x600001008bd0_0; 1 drivers
v0x600001079ef0_9 .net v0x600001079ef0 9, 31 0, v0x60000100a130_0; 1 drivers
v0x600001079ef0_10 .net v0x600001079ef0 10, 31 0, v0x60000100b690_0; 1 drivers
v0x600001079ef0_11 .net v0x600001079ef0 11, 31 0, v0x600001004c60_0; 1 drivers
v0x600001079ef0_12 .net v0x600001079ef0 12, 31 0, v0x6000010061c0_0; 1 drivers
v0x600001079ef0_13 .net v0x600001079ef0 13, 31 0, v0x600001007720_0; 1 drivers
v0x600001079ef0_14 .net v0x600001079ef0 14, 31 0, v0x600001000cf0_0; 1 drivers
v0x600001079ef0_15 .net v0x600001079ef0 15, 31 0, v0x600001002250_0; 1 drivers
v0x600001079ef0_16 .net v0x600001079ef0 16, 31 0, v0x6000010037b0_0; 1 drivers
v0x600001079ef0_17 .net v0x600001079ef0 17, 31 0, v0x60000107cd80_0; 1 drivers
v0x600001079ef0_18 .net v0x600001079ef0 18, 31 0, v0x60000107e2e0_0; 1 drivers
v0x600001079ef0_19 .net v0x600001079ef0 19, 31 0, v0x60000107f840_0; 1 drivers
v0x600001079f80_0 .net "result_data", 127 0, L_0x6000013a0280;  alias, 1 drivers
L_0x1400d50c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000107a010_0 .net "result_ready", 0 0, L_0x1400d50c8;  1 drivers
v0x60000107a0a0_0 .net "result_valid", 0 0, L_0x60000098c3f0;  alias, 1 drivers
v0x60000107a130_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000107a1c0_0 .net "skew_enable", 0 0, L_0x60000098c2a0;  1 drivers
v0x60000107a250 .array "skew_input", 3 0;
v0x60000107a250_0 .net v0x60000107a250 0, 7 0, L_0x6000013b0780; 1 drivers
v0x60000107a250_1 .net v0x60000107a250 1, 7 0, L_0x6000013b0640; 1 drivers
v0x60000107a250_2 .net v0x60000107a250 2, 7 0, L_0x6000013b0500; 1 drivers
v0x60000107a250_3 .net v0x60000107a250 3, 7 0, L_0x6000013b03c0; 1 drivers
v0x60000107a2e0 .array "skew_output", 3 0;
v0x60000107a2e0_0 .net v0x60000107a2e0 0, 7 0, v0x6000010122e0_0; 1 drivers
v0x60000107a2e0_1 .net v0x60000107a2e0 1, 7 0, v0x6000010125b0_0; 1 drivers
v0x60000107a2e0_2 .net v0x60000107a2e0 2, 7 0, v0x600001012880_0; 1 drivers
v0x60000107a2e0_3 .net v0x60000107a2e0 3, 7 0, v0x600001012b50_0; 1 drivers
v0x60000107a370_0 .net "start", 0 0, v0x600001072d00_0;  1 drivers
v0x60000107a400_0 .var "state", 2 0;
v0x60000107a490_0 .var "state_next", 2 0;
v0x60000107a520_0 .net "weight_load_col", 1 0, v0x60000106c240_0;  1 drivers
v0x60000107a5b0_0 .net "weight_load_data", 31 0, L_0x6000013a0b40;  1 drivers
v0x60000107a640_0 .net "weight_load_en", 0 0, v0x60000106c2d0_0;  1 drivers
E_0x6000038f6980/0 .event anyedge, v0x60000107a400_0, v0x600001079b00_0, v0x60000107a370_0, v0x60000107a640_0;
E_0x6000038f6980/1 .event anyedge, v0x600001079950_0, v0x600001079d40_0;
E_0x6000038f6980 .event/or E_0x6000038f6980/0, E_0x6000038f6980/1;
L_0x6000013b0960 .part v0x600001070750_0, 0, 8;
L_0x1400d3028 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013b0780 .functor MUXZ 8, L_0x1400d3028, L_0x6000013b0960, v0x600001070870_0, C4<>;
L_0x6000013b0820 .part v0x600001070750_0, 8, 8;
L_0x1400d3070 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013b0640 .functor MUXZ 8, L_0x1400d3070, L_0x6000013b0820, v0x600001070870_0, C4<>;
L_0x6000013b06e0 .part v0x600001070750_0, 16, 8;
L_0x1400d30b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013b0500 .functor MUXZ 8, L_0x1400d30b8, L_0x6000013b06e0, v0x600001070870_0, C4<>;
L_0x6000013b05a0 .part v0x600001070750_0, 24, 8;
L_0x1400d3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000013b03c0 .functor MUXZ 8, L_0x1400d3100, L_0x6000013b05a0, v0x600001070870_0, C4<>;
L_0x6000013b0320 .part L_0x6000013a0b40, 0, 8;
L_0x6000013af840 .part L_0x6000013a0b40, 0, 8;
L_0x6000013ae4e0 .part L_0x6000013a0b40, 0, 8;
L_0x6000013ae120 .part L_0x6000013a0b40, 0, 8;
L_0x6000013af700 .part L_0x6000013a0b40, 8, 8;
L_0x6000013acd20 .part L_0x6000013a0b40, 8, 8;
L_0x6000013ac640 .part L_0x6000013a0b40, 8, 8;
L_0x6000013ad400 .part L_0x6000013a0b40, 8, 8;
L_0x6000013a4280 .part L_0x6000013a0b40, 16, 8;
L_0x6000013a4aa0 .part L_0x6000013a0b40, 16, 8;
L_0x6000013a52c0 .part L_0x6000013a0b40, 16, 8;
L_0x6000013a5b80 .part L_0x6000013a0b40, 16, 8;
L_0x6000013a63a0 .part L_0x6000013a0b40, 24, 8;
L_0x6000013a6b20 .part L_0x6000013a0b40, 24, 8;
L_0x6000013a7340 .part L_0x6000013a0b40, 24, 8;
L_0x6000013a7b60 .part L_0x6000013a0b40, 24, 8;
L_0x6000013a0280 .concat8 [ 32 32 32 32], L_0x60000099f9c0, L_0x600000993bf0, L_0x60000098c000, L_0x60000098c070;
L_0x6000013a0320 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4d68;
L_0x6000013a03c0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4db0;
L_0x6000013a0460 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4df8;
L_0x6000013a0500 .reduce/nor v0x60000106c2d0_0;
L_0x6000013a05a0 .cmp/ne 3, v0x60000107a400_0, L_0x1400d4e40;
L_0x6000013a0640 .cmp/ne 3, v0x60000107a400_0, L_0x1400d4e88;
L_0x6000013a06e0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4ed0;
L_0x6000013a0780 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4f18;
L_0x6000013a0820 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4fa8;
L_0x6000013a08c0 .cmp/ge 16, v0x600001079b00_0, L_0x1400d4f60;
L_0x6000013a0960 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4ff0;
L_0x6000013a0a00 .arith/sum 32, L_0x1400dbf98, L_0x1400d5038;
L_0x6000013a0aa0 .cmp/gt 32, L_0x6000013a0a00, L_0x6000013a0960;
S_0x138fa8030 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fb0030;
 .timescale 0 0;
P_0x600000cda880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000cda8c0 .param/l "col" 1 9 248, +C4<00>;
L_0x60000099d1f0 .functor BUFZ 32, v0x6000010037b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa5860 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa8030;
 .timescale 0 0;
v0x600001011f80 .array "delay_stages", 5 0, 31 0;
v0x600001012010_0 .var/i "i", 31 0;
S_0x138fa59d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fb0030;
 .timescale 0 0;
P_0x600000cda900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000cda940 .param/l "col" 1 9 248, +C4<01>;
L_0x60000099c930 .functor BUFZ 32, v0x60000107cd80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa3210 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa59d0;
 .timescale 0 0;
v0x6000010120a0 .array "delay_stages", 3 0, 31 0;
v0x600001012130_0 .var/i "i", 31 0;
S_0x138fa3380 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fb0030;
 .timescale 0 0;
P_0x600000cda980 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000cda9c0 .param/l "col" 1 9 248, +C4<010>;
L_0x60000099c070 .functor BUFZ 32, v0x60000107e2e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fa0bc0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fa3380;
 .timescale 0 0;
v0x6000010121c0 .array "delay_stages", 1 0, 31 0;
v0x600001012250_0 .var/i "i", 31 0;
S_0x138fa0d30 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fb0030;
 .timescale 0 0;
P_0x600000cdaa00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000cdaa40 .param/l "col" 1 9 248, +C4<011>;
L_0x60000099f5d0 .functor BUFZ 32, v0x60000107f840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f9e570 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138fa0d30;
 .timescale 0 0;
L_0x60000099f560 .functor BUFZ 32, L_0x60000099f5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138f9e6e0 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f6c00 .param/l "row" 1 9 142, +C4<00>;
v0x600001012370_0 .net *"_ivl_1", 7 0, L_0x6000013b0960;  1 drivers
v0x600001012400_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3028;  1 drivers
S_0x138f9bf20 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138f9e6e0;
 .timescale 0 0;
v0x6000010122e0_0 .var "out_reg", 7 0;
S_0x138f9c090 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f6c80 .param/l "row" 1 9 142, +C4<01>;
v0x600001012640_0 .net *"_ivl_1", 7 0, L_0x6000013b0820;  1 drivers
v0x6000010126d0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3070;  1 drivers
S_0x138f998d0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f9c090;
 .timescale 0 0;
v0x600001012490 .array "delay_stages", 0 0, 7 0;
v0x600001012520_0 .var/i "i", 31 0;
v0x6000010125b0_0 .var "out_reg", 7 0;
S_0x138f99a40 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f6d00 .param/l "row" 1 9 142, +C4<010>;
v0x600001012910_0 .net *"_ivl_1", 7 0, L_0x6000013b06e0;  1 drivers
v0x6000010129a0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d30b8;  1 drivers
S_0x138f97280 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f99a40;
 .timescale 0 0;
v0x600001012760 .array "delay_stages", 1 0, 7 0;
v0x6000010127f0_0 .var/i "i", 31 0;
v0x600001012880_0 .var "out_reg", 7 0;
S_0x138f973f0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f6d80 .param/l "row" 1 9 142, +C4<011>;
v0x600001012be0_0 .net *"_ivl_1", 7 0, L_0x6000013b05a0;  1 drivers
v0x600001012c70_0 .net/2u *"_ivl_2", 7 0, L_0x1400d3100;  1 drivers
S_0x138f94c30 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f973f0;
 .timescale 0 0;
v0x600001012a30 .array "delay_stages", 2 0, 7 0;
v0x600001012ac0_0 .var/i "i", 31 0;
v0x600001012b50_0 .var "out_reg", 7 0;
S_0x138f94da0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f6bc0 .param/l "row" 1 9 213, +C4<00>;
S_0x138f925e0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f94da0;
 .timescale 0 0;
P_0x6000038f6e40 .param/l "col" 1 9 214, +C4<00>;
L_0x6000009a05b0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013b0280, C4<1>, C4<1>;
L_0x6000009a0540 .functor AND 1, L_0x6000013b01e0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009a1f80 .functor OR 1, L_0x6000013b0140, L_0x6000009a0540, C4<0>, C4<0>;
L_0x6000009a09a0 .functor AND 1, L_0x1400d5080, L_0x6000009a1f80, C4<1>, C4<1>;
L_0x6000009abe90 .functor AND 1, L_0x6000009a09a0, L_0x6000013b00a0, C4<1>, C4<1>;
v0x600001013840_0 .net *"_ivl_0", 2 0, L_0x6000013b0460;  1 drivers
L_0x1400d32f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010138d0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d32f8;  1 drivers
v0x600001013960_0 .net *"_ivl_13", 0 0, L_0x6000013b0140;  1 drivers
L_0x1400d3340 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010139f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3340;  1 drivers
v0x600001013a80_0 .net *"_ivl_17", 0 0, L_0x6000013b01e0;  1 drivers
v0x600001013b10_0 .net *"_ivl_20", 0 0, L_0x6000009a0540;  1 drivers
v0x600001013ba0_0 .net *"_ivl_22", 0 0, L_0x6000009a1f80;  1 drivers
v0x600001013c30_0 .net *"_ivl_24", 0 0, L_0x6000009a09a0;  1 drivers
v0x600001013cc0_0 .net *"_ivl_25", 31 0, L_0x6000013b0000;  1 drivers
L_0x1400d3388 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001013d50_0 .net *"_ivl_28", 15 0, L_0x1400d3388;  1 drivers
L_0x1400d33d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001013de0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d33d0;  1 drivers
L_0x1400d3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001013e70_0 .net *"_ivl_3", 0 0, L_0x1400d3268;  1 drivers
v0x600001013f00_0 .net *"_ivl_31", 0 0, L_0x6000013b00a0;  1 drivers
L_0x1400d32b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100c000_0 .net/2u *"_ivl_4", 2 0, L_0x1400d32b0;  1 drivers
v0x60000100c090_0 .net *"_ivl_6", 0 0, L_0x6000013b0280;  1 drivers
v0x60000100c120_0 .net "do_clear", 0 0, L_0x6000009abe90;  1 drivers
v0x60000100c1b0_0 .net "load_weight", 0 0, L_0x6000009a05b0;  1 drivers
v0x60000100c240_0 .net "weight_in", 7 0, L_0x6000013b0320;  1 drivers
L_0x6000013b0460 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d3268;
L_0x6000013b0280 .cmp/eq 3, L_0x6000013b0460, L_0x1400d32b0;
L_0x6000013b0140 .cmp/eq 3, v0x60000107a400_0, L_0x1400d32f8;
L_0x6000013b01e0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3340;
L_0x6000013b0000 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3388;
L_0x6000013b00a0 .cmp/eq 32, L_0x6000013b0000, L_0x1400d33d0;
S_0x138f92750 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f925e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdab00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdab40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001012d00_0 .net *"_ivl_11", 0 0, L_0x6000013b0d20;  1 drivers
v0x600001012d90_0 .net *"_ivl_12", 15 0, L_0x6000013b0b40;  1 drivers
v0x600001012e20_0 .net/s *"_ivl_4", 15 0, L_0x6000013b0dc0;  1 drivers
v0x600001012eb0_0 .net/s *"_ivl_6", 15 0, L_0x6000013b0e60;  1 drivers
v0x600001012f40_0 .net/s "a_signed", 7 0, v0x6000010130f0_0;  1 drivers
v0x600001012fd0_0 .net "act_in", 7 0, L_0x6000009a0a80;  alias, 1 drivers
v0x600001013060_0 .var "act_out", 7 0;
v0x6000010130f0_0 .var "act_reg", 7 0;
v0x600001013180_0 .net "clear_acc", 0 0, L_0x6000009abe90;  alias, 1 drivers
v0x600001013210_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010132a0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001013330_0 .net "load_weight", 0 0, L_0x6000009a05b0;  alias, 1 drivers
v0x6000010133c0_0 .net/s "product", 15 0, L_0x6000013b0c80;  1 drivers
v0x600001013450_0 .net/s "product_ext", 31 0, L_0x6000013b0be0;  1 drivers
v0x6000010134e0_0 .net "psum_in", 31 0, L_0x1400d3148;  alias, 1 drivers
v0x600001013570_0 .var "psum_out", 31 0;
v0x600001013600_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001013690_0 .net/s "w_signed", 7 0, v0x6000010137b0_0;  1 drivers
v0x600001013720_0 .net "weight_in", 7 0, L_0x6000013b0320;  alias, 1 drivers
v0x6000010137b0_0 .var "weight_reg", 7 0;
L_0x6000013b0dc0 .extend/s 16, v0x6000010130f0_0;
L_0x6000013b0e60 .extend/s 16, v0x6000010137b0_0;
L_0x6000013b0c80 .arith/mult 16, L_0x6000013b0dc0, L_0x6000013b0e60;
L_0x6000013b0d20 .part L_0x6000013b0c80, 15, 1;
LS_0x6000013b0b40_0_0 .concat [ 1 1 1 1], L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20;
LS_0x6000013b0b40_0_4 .concat [ 1 1 1 1], L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20;
LS_0x6000013b0b40_0_8 .concat [ 1 1 1 1], L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20;
LS_0x6000013b0b40_0_12 .concat [ 1 1 1 1], L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20, L_0x6000013b0d20;
L_0x6000013b0b40 .concat [ 4 4 4 4], LS_0x6000013b0b40_0_0, LS_0x6000013b0b40_0_4, LS_0x6000013b0b40_0_8, LS_0x6000013b0b40_0_12;
L_0x6000013b0be0 .concat [ 16 16 0 0], L_0x6000013b0c80, L_0x6000013b0b40;
S_0x138f8ff90 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f94da0;
 .timescale 0 0;
P_0x6000038f6f40 .param/l "col" 1 9 214, +C4<01>;
L_0x6000009abd40 .functor AND 1, v0x60000106c2d0_0, L_0x6000013b2a80, C4<1>, C4<1>;
L_0x6000009abc60 .functor AND 1, L_0x6000013af980, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009abcd0 .functor OR 1, L_0x6000013af8e0, L_0x6000009abc60, C4<0>, C4<0>;
L_0x6000009ab640 .functor AND 1, L_0x1400d5080, L_0x6000009abcd0, C4<1>, C4<1>;
L_0x6000009ab6b0 .functor AND 1, L_0x6000009ab640, L_0x6000013afac0, C4<1>, C4<1>;
v0x60000100ce10_0 .net *"_ivl_0", 2 0, L_0x6000013b29e0;  1 drivers
L_0x1400d34a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000100cea0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d34a8;  1 drivers
v0x60000100cf30_0 .net *"_ivl_13", 0 0, L_0x6000013af8e0;  1 drivers
L_0x1400d34f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100cfc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d34f0;  1 drivers
v0x60000100d050_0 .net *"_ivl_17", 0 0, L_0x6000013af980;  1 drivers
v0x60000100d0e0_0 .net *"_ivl_20", 0 0, L_0x6000009abc60;  1 drivers
v0x60000100d170_0 .net *"_ivl_22", 0 0, L_0x6000009abcd0;  1 drivers
v0x60000100d200_0 .net *"_ivl_24", 0 0, L_0x6000009ab640;  1 drivers
v0x60000100d290_0 .net *"_ivl_25", 31 0, L_0x6000013afa20;  1 drivers
L_0x1400d3538 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100d320_0 .net *"_ivl_28", 15 0, L_0x1400d3538;  1 drivers
L_0x1400d3580 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100d3b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3580;  1 drivers
L_0x1400d3418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000100d440_0 .net *"_ivl_3", 0 0, L_0x1400d3418;  1 drivers
v0x60000100d4d0_0 .net *"_ivl_31", 0 0, L_0x6000013afac0;  1 drivers
L_0x1400d3460 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000100d560_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3460;  1 drivers
v0x60000100d5f0_0 .net *"_ivl_6", 0 0, L_0x6000013b2a80;  1 drivers
v0x60000100d680_0 .net "do_clear", 0 0, L_0x6000009ab6b0;  1 drivers
v0x60000100d710_0 .net "load_weight", 0 0, L_0x6000009abd40;  1 drivers
v0x60000100d7a0_0 .net "weight_in", 7 0, L_0x6000013af840;  1 drivers
L_0x6000013b29e0 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d3418;
L_0x6000013b2a80 .cmp/eq 3, L_0x6000013b29e0, L_0x1400d3460;
L_0x6000013af8e0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d34a8;
L_0x6000013af980 .cmp/eq 3, v0x60000107a400_0, L_0x1400d34f0;
L_0x6000013afa20 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3538;
L_0x6000013afac0 .cmp/eq 32, L_0x6000013afa20, L_0x1400d3580;
S_0x138f90100 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdab80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdabc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000100c2d0_0 .net *"_ivl_11", 0 0, L_0x6000013ae9e0;  1 drivers
v0x60000100c360_0 .net *"_ivl_12", 15 0, L_0x6000013ae760;  1 drivers
v0x60000100c3f0_0 .net/s *"_ivl_4", 15 0, L_0x6000013afb60;  1 drivers
v0x60000100c480_0 .net/s *"_ivl_6", 15 0, L_0x6000013afc00;  1 drivers
v0x60000100c510_0 .net/s "a_signed", 7 0, v0x60000100c6c0_0;  1 drivers
v0x60000100c5a0_0 .net "act_in", 7 0, v0x600001013060_0;  alias, 1 drivers
v0x60000100c630_0 .var "act_out", 7 0;
v0x60000100c6c0_0 .var "act_reg", 7 0;
v0x60000100c750_0 .net "clear_acc", 0 0, L_0x6000009ab6b0;  alias, 1 drivers
v0x60000100c7e0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000100c870_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000100c900_0 .net "load_weight", 0 0, L_0x6000009abd40;  alias, 1 drivers
v0x60000100c990_0 .net/s "product", 15 0, L_0x6000013aeb20;  1 drivers
v0x60000100ca20_0 .net/s "product_ext", 31 0, L_0x6000013aee40;  1 drivers
v0x60000100cab0_0 .net "psum_in", 31 0, L_0x1400d3190;  alias, 1 drivers
v0x60000100cb40_0 .var "psum_out", 31 0;
v0x60000100cbd0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000100cc60_0 .net/s "w_signed", 7 0, v0x60000100cd80_0;  1 drivers
v0x60000100ccf0_0 .net "weight_in", 7 0, L_0x6000013af840;  alias, 1 drivers
v0x60000100cd80_0 .var "weight_reg", 7 0;
L_0x6000013afb60 .extend/s 16, v0x60000100c6c0_0;
L_0x6000013afc00 .extend/s 16, v0x60000100cd80_0;
L_0x6000013aeb20 .arith/mult 16, L_0x6000013afb60, L_0x6000013afc00;
L_0x6000013ae9e0 .part L_0x6000013aeb20, 15, 1;
LS_0x6000013ae760_0_0 .concat [ 1 1 1 1], L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0;
LS_0x6000013ae760_0_4 .concat [ 1 1 1 1], L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0;
LS_0x6000013ae760_0_8 .concat [ 1 1 1 1], L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0;
LS_0x6000013ae760_0_12 .concat [ 1 1 1 1], L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0, L_0x6000013ae9e0;
L_0x6000013ae760 .concat [ 4 4 4 4], LS_0x6000013ae760_0_0, LS_0x6000013ae760_0_4, LS_0x6000013ae760_0_8, LS_0x6000013ae760_0_12;
L_0x6000013aee40 .concat [ 16 16 0 0], L_0x6000013aeb20, L_0x6000013ae760;
S_0x138f8d940 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f94da0;
 .timescale 0 0;
P_0x6000038f7040 .param/l "col" 1 9 214, +C4<010>;
L_0x6000009aaed0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013aed00, C4<1>, C4<1>;
L_0x6000009aac30 .functor AND 1, L_0x6000013ae1c0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009aaca0 .functor OR 1, L_0x6000013aebc0, L_0x6000009aac30, C4<0>, C4<0>;
L_0x6000009aab50 .functor AND 1, L_0x1400d5080, L_0x6000009aaca0, C4<1>, C4<1>;
L_0x6000009aabc0 .functor AND 1, L_0x6000009aab50, L_0x6000013ae260, C4<1>, C4<1>;
v0x60000100e370_0 .net *"_ivl_0", 3 0, L_0x6000013ae620;  1 drivers
L_0x1400d3658 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000100e400_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3658;  1 drivers
v0x60000100e490_0 .net *"_ivl_13", 0 0, L_0x6000013aebc0;  1 drivers
L_0x1400d36a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100e520_0 .net/2u *"_ivl_15", 2 0, L_0x1400d36a0;  1 drivers
v0x60000100e5b0_0 .net *"_ivl_17", 0 0, L_0x6000013ae1c0;  1 drivers
v0x60000100e640_0 .net *"_ivl_20", 0 0, L_0x6000009aac30;  1 drivers
v0x60000100e6d0_0 .net *"_ivl_22", 0 0, L_0x6000009aaca0;  1 drivers
v0x60000100e760_0 .net *"_ivl_24", 0 0, L_0x6000009aab50;  1 drivers
v0x60000100e7f0_0 .net *"_ivl_25", 31 0, L_0x6000013aea80;  1 drivers
L_0x1400d36e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100e880_0 .net *"_ivl_28", 15 0, L_0x1400d36e8;  1 drivers
L_0x1400d3730 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100e910_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3730;  1 drivers
L_0x1400d35c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000100e9a0_0 .net *"_ivl_3", 1 0, L_0x1400d35c8;  1 drivers
v0x60000100ea30_0 .net *"_ivl_31", 0 0, L_0x6000013ae260;  1 drivers
L_0x1400d3610 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000100eac0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3610;  1 drivers
v0x60000100eb50_0 .net *"_ivl_6", 0 0, L_0x6000013aed00;  1 drivers
v0x60000100ebe0_0 .net "do_clear", 0 0, L_0x6000009aabc0;  1 drivers
v0x60000100ec70_0 .net "load_weight", 0 0, L_0x6000009aaed0;  1 drivers
v0x60000100ed00_0 .net "weight_in", 7 0, L_0x6000013ae4e0;  1 drivers
L_0x6000013ae620 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d35c8;
L_0x6000013aed00 .cmp/eq 4, L_0x6000013ae620, L_0x1400d3610;
L_0x6000013aebc0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3658;
L_0x6000013ae1c0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d36a0;
L_0x6000013aea80 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d36e8;
L_0x6000013ae260 .cmp/eq 32, L_0x6000013aea80, L_0x1400d3730;
S_0x138f8dab0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdac00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdac40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000100d830_0 .net *"_ivl_11", 0 0, L_0x6000013ae3a0;  1 drivers
v0x60000100d8c0_0 .net *"_ivl_12", 15 0, L_0x6000013ae6c0;  1 drivers
v0x60000100d950_0 .net/s *"_ivl_4", 15 0, L_0x6000013ae940;  1 drivers
v0x60000100d9e0_0 .net/s *"_ivl_6", 15 0, L_0x6000013ae300;  1 drivers
v0x60000100da70_0 .net/s "a_signed", 7 0, v0x60000100dc20_0;  1 drivers
v0x60000100db00_0 .net "act_in", 7 0, v0x60000100c630_0;  alias, 1 drivers
v0x60000100db90_0 .var "act_out", 7 0;
v0x60000100dc20_0 .var "act_reg", 7 0;
v0x60000100dcb0_0 .net "clear_acc", 0 0, L_0x6000009aabc0;  alias, 1 drivers
v0x60000100dd40_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000100ddd0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000100de60_0 .net "load_weight", 0 0, L_0x6000009aaed0;  alias, 1 drivers
v0x60000100def0_0 .net/s "product", 15 0, L_0x6000013ae800;  1 drivers
v0x60000100df80_0 .net/s "product_ext", 31 0, L_0x6000013ae440;  1 drivers
v0x60000100e010_0 .net "psum_in", 31 0, L_0x1400d31d8;  alias, 1 drivers
v0x60000100e0a0_0 .var "psum_out", 31 0;
v0x60000100e130_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000100e1c0_0 .net/s "w_signed", 7 0, v0x60000100e2e0_0;  1 drivers
v0x60000100e250_0 .net "weight_in", 7 0, L_0x6000013ae4e0;  alias, 1 drivers
v0x60000100e2e0_0 .var "weight_reg", 7 0;
L_0x6000013ae940 .extend/s 16, v0x60000100dc20_0;
L_0x6000013ae300 .extend/s 16, v0x60000100e2e0_0;
L_0x6000013ae800 .arith/mult 16, L_0x6000013ae940, L_0x6000013ae300;
L_0x6000013ae3a0 .part L_0x6000013ae800, 15, 1;
LS_0x6000013ae6c0_0_0 .concat [ 1 1 1 1], L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0;
LS_0x6000013ae6c0_0_4 .concat [ 1 1 1 1], L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0;
LS_0x6000013ae6c0_0_8 .concat [ 1 1 1 1], L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0;
LS_0x6000013ae6c0_0_12 .concat [ 1 1 1 1], L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0, L_0x6000013ae3a0;
L_0x6000013ae6c0 .concat [ 4 4 4 4], LS_0x6000013ae6c0_0_0, LS_0x6000013ae6c0_0_4, LS_0x6000013ae6c0_0_8, LS_0x6000013ae6c0_0_12;
L_0x6000013ae440 .concat [ 16 16 0 0], L_0x6000013ae800, L_0x6000013ae6c0;
S_0x138f8b2f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f94da0;
 .timescale 0 0;
P_0x6000038f7180 .param/l "col" 1 9 214, +C4<011>;
L_0x6000009aa990 .functor AND 1, v0x60000106c2d0_0, L_0x6000013ae080, C4<1>, C4<1>;
L_0x6000009aaa00 .functor AND 1, L_0x6000013adfe0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009aa8b0 .functor OR 1, L_0x6000013adf40, L_0x6000009aaa00, C4<0>, C4<0>;
L_0x6000009aa920 .functor AND 1, L_0x1400d5080, L_0x6000009aa8b0, C4<1>, C4<1>;
L_0x6000009aa7d0 .functor AND 1, L_0x6000009aa920, L_0x6000013adea0, C4<1>, C4<1>;
v0x60000100f8d0_0 .net *"_ivl_0", 3 0, L_0x6000013ae580;  1 drivers
L_0x1400d3808 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000100f960_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3808;  1 drivers
v0x60000100f9f0_0 .net *"_ivl_13", 0 0, L_0x6000013adf40;  1 drivers
L_0x1400d3850 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100fa80_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3850;  1 drivers
v0x60000100fb10_0 .net *"_ivl_17", 0 0, L_0x6000013adfe0;  1 drivers
v0x60000100fba0_0 .net *"_ivl_20", 0 0, L_0x6000009aaa00;  1 drivers
v0x60000100fc30_0 .net *"_ivl_22", 0 0, L_0x6000009aa8b0;  1 drivers
v0x60000100fcc0_0 .net *"_ivl_24", 0 0, L_0x6000009aa920;  1 drivers
v0x60000100fd50_0 .net *"_ivl_25", 31 0, L_0x6000013ade00;  1 drivers
L_0x1400d3898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100fde0_0 .net *"_ivl_28", 15 0, L_0x1400d3898;  1 drivers
L_0x1400d38e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100fe70_0 .net/2u *"_ivl_29", 31 0, L_0x1400d38e0;  1 drivers
L_0x1400d3778 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000100ff00_0 .net *"_ivl_3", 1 0, L_0x1400d3778;  1 drivers
v0x600001008000_0 .net *"_ivl_31", 0 0, L_0x6000013adea0;  1 drivers
L_0x1400d37c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001008090_0 .net/2u *"_ivl_4", 3 0, L_0x1400d37c0;  1 drivers
v0x600001008120_0 .net *"_ivl_6", 0 0, L_0x6000013ae080;  1 drivers
v0x6000010081b0_0 .net "do_clear", 0 0, L_0x6000009aa7d0;  1 drivers
v0x600001008240_0 .net "load_weight", 0 0, L_0x6000009aa990;  1 drivers
v0x6000010082d0_0 .net "weight_in", 7 0, L_0x6000013ae120;  1 drivers
L_0x6000013ae580 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d3778;
L_0x6000013ae080 .cmp/eq 4, L_0x6000013ae580, L_0x1400d37c0;
L_0x6000013adf40 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3808;
L_0x6000013adfe0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3850;
L_0x6000013ade00 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3898;
L_0x6000013adea0 .cmp/eq 32, L_0x6000013ade00, L_0x1400d38e0;
S_0x138f8b460 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f8b2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdac80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdacc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000100ed90_0 .net *"_ivl_11", 0 0, L_0x6000013adc20;  1 drivers
v0x60000100ee20_0 .net *"_ivl_12", 15 0, L_0x6000013ada40;  1 drivers
v0x60000100eeb0_0 .net/s *"_ivl_4", 15 0, L_0x6000013adcc0;  1 drivers
v0x60000100ef40_0 .net/s *"_ivl_6", 15 0, L_0x6000013add60;  1 drivers
v0x60000100efd0_0 .net/s "a_signed", 7 0, v0x60000100f180_0;  1 drivers
v0x60000100f060_0 .net "act_in", 7 0, v0x60000100db90_0;  alias, 1 drivers
v0x60000100f0f0_0 .var "act_out", 7 0;
v0x60000100f180_0 .var "act_reg", 7 0;
v0x60000100f210_0 .net "clear_acc", 0 0, L_0x6000009aa7d0;  alias, 1 drivers
v0x60000100f2a0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000100f330_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000100f3c0_0 .net "load_weight", 0 0, L_0x6000009aa990;  alias, 1 drivers
v0x60000100f450_0 .net/s "product", 15 0, L_0x6000013adb80;  1 drivers
v0x60000100f4e0_0 .net/s "product_ext", 31 0, L_0x6000013adae0;  1 drivers
v0x60000100f570_0 .net "psum_in", 31 0, L_0x1400d3220;  alias, 1 drivers
v0x60000100f600_0 .var "psum_out", 31 0;
v0x60000100f690_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000100f720_0 .net/s "w_signed", 7 0, v0x60000100f840_0;  1 drivers
v0x60000100f7b0_0 .net "weight_in", 7 0, L_0x6000013ae120;  alias, 1 drivers
v0x60000100f840_0 .var "weight_reg", 7 0;
L_0x6000013adcc0 .extend/s 16, v0x60000100f180_0;
L_0x6000013add60 .extend/s 16, v0x60000100f840_0;
L_0x6000013adb80 .arith/mult 16, L_0x6000013adcc0, L_0x6000013add60;
L_0x6000013adc20 .part L_0x6000013adb80, 15, 1;
LS_0x6000013ada40_0_0 .concat [ 1 1 1 1], L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20;
LS_0x6000013ada40_0_4 .concat [ 1 1 1 1], L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20;
LS_0x6000013ada40_0_8 .concat [ 1 1 1 1], L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20;
LS_0x6000013ada40_0_12 .concat [ 1 1 1 1], L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20, L_0x6000013adc20;
L_0x6000013ada40 .concat [ 4 4 4 4], LS_0x6000013ada40_0_0, LS_0x6000013ada40_0_4, LS_0x6000013ada40_0_8, LS_0x6000013ada40_0_12;
L_0x6000013adae0 .concat [ 16 16 0 0], L_0x6000013adb80, L_0x6000013ada40;
S_0x13982ce40 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f7280 .param/l "row" 1 9 213, +C4<01>;
S_0x138f88ca0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x13982ce40;
 .timescale 0 0;
P_0x6000038f7300 .param/l "col" 1 9 214, +C4<00>;
L_0x6000009aa760 .functor AND 1, v0x60000106c2d0_0, L_0x6000013ad9a0, C4<1>, C4<1>;
L_0x6000009aa680 .functor AND 1, L_0x6000013af3e0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009aa530 .functor OR 1, L_0x6000013af520, L_0x6000009aa680, C4<0>, C4<0>;
L_0x6000009aa5a0 .functor AND 1, L_0x1400d5080, L_0x6000009aa530, C4<1>, C4<1>;
L_0x6000009aa450 .functor AND 1, L_0x6000009aa5a0, L_0x6000013af200, C4<1>, C4<1>;
v0x600001008ea0_0 .net *"_ivl_0", 2 0, L_0x6000013ad900;  1 drivers
L_0x1400d39b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001008f30_0 .net/2u *"_ivl_11", 2 0, L_0x1400d39b8;  1 drivers
v0x600001008fc0_0 .net *"_ivl_13", 0 0, L_0x6000013af520;  1 drivers
L_0x1400d3a00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001009050_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3a00;  1 drivers
v0x6000010090e0_0 .net *"_ivl_17", 0 0, L_0x6000013af3e0;  1 drivers
v0x600001009170_0 .net *"_ivl_20", 0 0, L_0x6000009aa680;  1 drivers
v0x600001009200_0 .net *"_ivl_22", 0 0, L_0x6000009aa530;  1 drivers
v0x600001009290_0 .net *"_ivl_24", 0 0, L_0x6000009aa5a0;  1 drivers
v0x600001009320_0 .net *"_ivl_25", 31 0, L_0x6000013af480;  1 drivers
L_0x1400d3a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010093b0_0 .net *"_ivl_28", 15 0, L_0x1400d3a48;  1 drivers
L_0x1400d3a90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001009440_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3a90;  1 drivers
L_0x1400d3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010094d0_0 .net *"_ivl_3", 0 0, L_0x1400d3928;  1 drivers
v0x600001009560_0 .net *"_ivl_31", 0 0, L_0x6000013af200;  1 drivers
L_0x1400d3970 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010095f0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3970;  1 drivers
v0x600001009680_0 .net *"_ivl_6", 0 0, L_0x6000013ad9a0;  1 drivers
v0x600001009710_0 .net "do_clear", 0 0, L_0x6000009aa450;  1 drivers
v0x6000010097a0_0 .net "load_weight", 0 0, L_0x6000009aa760;  1 drivers
v0x600001009830_0 .net "weight_in", 7 0, L_0x6000013af700;  1 drivers
L_0x6000013ad900 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d3928;
L_0x6000013ad9a0 .cmp/eq 3, L_0x6000013ad900, L_0x1400d3970;
L_0x6000013af520 .cmp/eq 3, v0x60000107a400_0, L_0x1400d39b8;
L_0x6000013af3e0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3a00;
L_0x6000013af480 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3a48;
L_0x6000013af200 .cmp/eq 32, L_0x6000013af480, L_0x1400d3a90;
S_0x138f88e10 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f88ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdad00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdad40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001008360_0 .net *"_ivl_11", 0 0, L_0x6000013ad180;  1 drivers
v0x6000010083f0_0 .net *"_ivl_12", 15 0, L_0x6000013acfa0;  1 drivers
v0x600001008480_0 .net/s *"_ivl_4", 15 0, L_0x6000013ad5e0;  1 drivers
v0x600001008510_0 .net/s *"_ivl_6", 15 0, L_0x6000013ad680;  1 drivers
v0x6000010085a0_0 .net/s "a_signed", 7 0, v0x600001008750_0;  1 drivers
v0x600001008630_0 .net "act_in", 7 0, L_0x6000009a04d0;  alias, 1 drivers
v0x6000010086c0_0 .var "act_out", 7 0;
v0x600001008750_0 .var "act_reg", 7 0;
v0x6000010087e0_0 .net "clear_acc", 0 0, L_0x6000009aa450;  alias, 1 drivers
v0x600001008870_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001008900_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001008990_0 .net "load_weight", 0 0, L_0x6000009aa760;  alias, 1 drivers
v0x600001008a20_0 .net/s "product", 15 0, L_0x6000013ad0e0;  1 drivers
v0x600001008ab0_0 .net/s "product_ext", 31 0, L_0x6000013ad040;  1 drivers
v0x600001008b40_0 .net "psum_in", 31 0, v0x600001013570_0;  alias, 1 drivers
v0x600001008bd0_0 .var "psum_out", 31 0;
v0x600001008c60_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001008cf0_0 .net/s "w_signed", 7 0, v0x600001008e10_0;  1 drivers
v0x600001008d80_0 .net "weight_in", 7 0, L_0x6000013af700;  alias, 1 drivers
v0x600001008e10_0 .var "weight_reg", 7 0;
L_0x6000013ad5e0 .extend/s 16, v0x600001008750_0;
L_0x6000013ad680 .extend/s 16, v0x600001008e10_0;
L_0x6000013ad0e0 .arith/mult 16, L_0x6000013ad5e0, L_0x6000013ad680;
L_0x6000013ad180 .part L_0x6000013ad0e0, 15, 1;
LS_0x6000013acfa0_0_0 .concat [ 1 1 1 1], L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180;
LS_0x6000013acfa0_0_4 .concat [ 1 1 1 1], L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180;
LS_0x6000013acfa0_0_8 .concat [ 1 1 1 1], L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180;
LS_0x6000013acfa0_0_12 .concat [ 1 1 1 1], L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180, L_0x6000013ad180;
L_0x6000013acfa0 .concat [ 4 4 4 4], LS_0x6000013acfa0_0_0, LS_0x6000013acfa0_0_4, LS_0x6000013acfa0_0_8, LS_0x6000013acfa0_0_12;
L_0x6000013ad040 .concat [ 16 16 0 0], L_0x6000013ad0e0, L_0x6000013acfa0;
S_0x138f86650 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x13982ce40;
 .timescale 0 0;
P_0x6000038f7140 .param/l "col" 1 9 214, +C4<01>;
L_0x6000009aa3e0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013acf00, C4<1>, C4<1>;
L_0x6000009aa290 .functor AND 1, L_0x6000013acbe0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009aa300 .functor OR 1, L_0x6000013acdc0, L_0x6000009aa290, C4<0>, C4<0>;
L_0x6000009aa1b0 .functor AND 1, L_0x1400d5080, L_0x6000009aa300, C4<1>, C4<1>;
L_0x6000009aa220 .functor AND 1, L_0x6000009aa1b0, L_0x6000013acaa0, C4<1>, C4<1>;
v0x60000100a400_0 .net *"_ivl_0", 2 0, L_0x6000013ace60;  1 drivers
L_0x1400d3b68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000100a490_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3b68;  1 drivers
v0x60000100a520_0 .net *"_ivl_13", 0 0, L_0x6000013acdc0;  1 drivers
L_0x1400d3bb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100a5b0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3bb0;  1 drivers
v0x60000100a640_0 .net *"_ivl_17", 0 0, L_0x6000013acbe0;  1 drivers
v0x60000100a6d0_0 .net *"_ivl_20", 0 0, L_0x6000009aa290;  1 drivers
v0x60000100a760_0 .net *"_ivl_22", 0 0, L_0x6000009aa300;  1 drivers
v0x60000100a7f0_0 .net *"_ivl_24", 0 0, L_0x6000009aa1b0;  1 drivers
v0x60000100a880_0 .net *"_ivl_25", 31 0, L_0x6000013acc80;  1 drivers
L_0x1400d3bf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100a910_0 .net *"_ivl_28", 15 0, L_0x1400d3bf8;  1 drivers
L_0x1400d3c40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100a9a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3c40;  1 drivers
L_0x1400d3ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000100aa30_0 .net *"_ivl_3", 0 0, L_0x1400d3ad8;  1 drivers
v0x60000100aac0_0 .net *"_ivl_31", 0 0, L_0x6000013acaa0;  1 drivers
L_0x1400d3b20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000100ab50_0 .net/2u *"_ivl_4", 2 0, L_0x1400d3b20;  1 drivers
v0x60000100abe0_0 .net *"_ivl_6", 0 0, L_0x6000013acf00;  1 drivers
v0x60000100ac70_0 .net "do_clear", 0 0, L_0x6000009aa220;  1 drivers
v0x60000100ad00_0 .net "load_weight", 0 0, L_0x6000009aa3e0;  1 drivers
v0x60000100ad90_0 .net "weight_in", 7 0, L_0x6000013acd20;  1 drivers
L_0x6000013ace60 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d3ad8;
L_0x6000013acf00 .cmp/eq 3, L_0x6000013ace60, L_0x1400d3b20;
L_0x6000013acdc0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3b68;
L_0x6000013acbe0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3bb0;
L_0x6000013acc80 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3bf8;
L_0x6000013acaa0 .cmp/eq 32, L_0x6000013acc80, L_0x1400d3c40;
S_0x138f867c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f86650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdad80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdadc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010098c0_0 .net *"_ivl_11", 0 0, L_0x6000013ac820;  1 drivers
v0x600001009950_0 .net *"_ivl_12", 15 0, L_0x6000013ac8c0;  1 drivers
v0x6000010099e0_0 .net/s *"_ivl_4", 15 0, L_0x6000013acb40;  1 drivers
v0x600001009a70_0 .net/s *"_ivl_6", 15 0, L_0x6000013ac960;  1 drivers
v0x600001009b00_0 .net/s "a_signed", 7 0, v0x600001009cb0_0;  1 drivers
v0x600001009b90_0 .net "act_in", 7 0, v0x6000010086c0_0;  alias, 1 drivers
v0x600001009c20_0 .var "act_out", 7 0;
v0x600001009cb0_0 .var "act_reg", 7 0;
v0x600001009d40_0 .net "clear_acc", 0 0, L_0x6000009aa220;  alias, 1 drivers
v0x600001009dd0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001009e60_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001009ef0_0 .net "load_weight", 0 0, L_0x6000009aa3e0;  alias, 1 drivers
v0x600001009f80_0 .net/s "product", 15 0, L_0x6000013aca00;  1 drivers
v0x60000100a010_0 .net/s "product_ext", 31 0, L_0x6000013ac6e0;  1 drivers
v0x60000100a0a0_0 .net "psum_in", 31 0, v0x60000100cb40_0;  alias, 1 drivers
v0x60000100a130_0 .var "psum_out", 31 0;
v0x60000100a1c0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000100a250_0 .net/s "w_signed", 7 0, v0x60000100a370_0;  1 drivers
v0x60000100a2e0_0 .net "weight_in", 7 0, L_0x6000013acd20;  alias, 1 drivers
v0x60000100a370_0 .var "weight_reg", 7 0;
L_0x6000013acb40 .extend/s 16, v0x600001009cb0_0;
L_0x6000013ac960 .extend/s 16, v0x60000100a370_0;
L_0x6000013aca00 .arith/mult 16, L_0x6000013acb40, L_0x6000013ac960;
L_0x6000013ac820 .part L_0x6000013aca00, 15, 1;
LS_0x6000013ac8c0_0_0 .concat [ 1 1 1 1], L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820;
LS_0x6000013ac8c0_0_4 .concat [ 1 1 1 1], L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820;
LS_0x6000013ac8c0_0_8 .concat [ 1 1 1 1], L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820;
LS_0x6000013ac8c0_0_12 .concat [ 1 1 1 1], L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820, L_0x6000013ac820;
L_0x6000013ac8c0 .concat [ 4 4 4 4], LS_0x6000013ac8c0_0_0, LS_0x6000013ac8c0_0_4, LS_0x6000013ac8c0_0_8, LS_0x6000013ac8c0_0_12;
L_0x6000013ac6e0 .concat [ 16 16 0 0], L_0x6000013aca00, L_0x6000013ac8c0;
S_0x138f6b570 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x13982ce40;
 .timescale 0 0;
P_0x6000038f74c0 .param/l "col" 1 9 214, +C4<010>;
L_0x6000009a9ff0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013ac5a0, C4<1>, C4<1>;
L_0x6000009aa610 .functor AND 1, L_0x6000013ac500, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009aa060 .functor OR 1, L_0x6000013ac460, L_0x6000009aa610, C4<0>, C4<0>;
L_0x6000009ab480 .functor AND 1, L_0x1400d5080, L_0x6000009aa060, C4<1>, C4<1>;
L_0x6000009ab100 .functor AND 1, L_0x6000009ab480, L_0x6000013ac3c0, C4<1>, C4<1>;
v0x60000100b960_0 .net *"_ivl_0", 3 0, L_0x6000013ac780;  1 drivers
L_0x1400d3d18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000100b9f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3d18;  1 drivers
v0x60000100ba80_0 .net *"_ivl_13", 0 0, L_0x6000013ac460;  1 drivers
L_0x1400d3d60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000100bb10_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3d60;  1 drivers
v0x60000100bba0_0 .net *"_ivl_17", 0 0, L_0x6000013ac500;  1 drivers
v0x60000100bc30_0 .net *"_ivl_20", 0 0, L_0x6000009aa610;  1 drivers
v0x60000100bcc0_0 .net *"_ivl_22", 0 0, L_0x6000009aa060;  1 drivers
v0x60000100bd50_0 .net *"_ivl_24", 0 0, L_0x6000009ab480;  1 drivers
v0x60000100bde0_0 .net *"_ivl_25", 31 0, L_0x6000013ac320;  1 drivers
L_0x1400d3da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100be70_0 .net *"_ivl_28", 15 0, L_0x1400d3da8;  1 drivers
L_0x1400d3df0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000100bf00_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3df0;  1 drivers
L_0x1400d3c88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001004000_0 .net *"_ivl_3", 1 0, L_0x1400d3c88;  1 drivers
v0x600001004090_0 .net *"_ivl_31", 0 0, L_0x6000013ac3c0;  1 drivers
L_0x1400d3cd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001004120_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3cd0;  1 drivers
v0x6000010041b0_0 .net *"_ivl_6", 0 0, L_0x6000013ac5a0;  1 drivers
v0x600001004240_0 .net "do_clear", 0 0, L_0x6000009ab100;  1 drivers
v0x6000010042d0_0 .net "load_weight", 0 0, L_0x6000009a9ff0;  1 drivers
v0x600001004360_0 .net "weight_in", 7 0, L_0x6000013ac640;  1 drivers
L_0x6000013ac780 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d3c88;
L_0x6000013ac5a0 .cmp/eq 4, L_0x6000013ac780, L_0x1400d3cd0;
L_0x6000013ac460 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3d18;
L_0x6000013ac500 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3d60;
L_0x6000013ac320 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3da8;
L_0x6000013ac3c0 .cmp/eq 32, L_0x6000013ac320, L_0x1400d3df0;
S_0x138f6b6e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdae80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdaec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000100ae20_0 .net *"_ivl_11", 0 0, L_0x6000013ac140;  1 drivers
v0x60000100aeb0_0 .net *"_ivl_12", 15 0, L_0x6000013ac000;  1 drivers
v0x60000100af40_0 .net/s *"_ivl_4", 15 0, L_0x6000013ac1e0;  1 drivers
v0x60000100afd0_0 .net/s *"_ivl_6", 15 0, L_0x6000013ac280;  1 drivers
v0x60000100b060_0 .net/s "a_signed", 7 0, v0x60000100b210_0;  1 drivers
v0x60000100b0f0_0 .net "act_in", 7 0, v0x600001009c20_0;  alias, 1 drivers
v0x60000100b180_0 .var "act_out", 7 0;
v0x60000100b210_0 .var "act_reg", 7 0;
v0x60000100b2a0_0 .net "clear_acc", 0 0, L_0x6000009ab100;  alias, 1 drivers
v0x60000100b330_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000100b3c0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000100b450_0 .net "load_weight", 0 0, L_0x6000009a9ff0;  alias, 1 drivers
v0x60000100b4e0_0 .net/s "product", 15 0, L_0x6000013ac0a0;  1 drivers
v0x60000100b570_0 .net/s "product_ext", 31 0, L_0x6000013ad4a0;  1 drivers
v0x60000100b600_0 .net "psum_in", 31 0, v0x60000100e0a0_0;  alias, 1 drivers
v0x60000100b690_0 .var "psum_out", 31 0;
v0x60000100b720_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000100b7b0_0 .net/s "w_signed", 7 0, v0x60000100b8d0_0;  1 drivers
v0x60000100b840_0 .net "weight_in", 7 0, L_0x6000013ac640;  alias, 1 drivers
v0x60000100b8d0_0 .var "weight_reg", 7 0;
L_0x6000013ac1e0 .extend/s 16, v0x60000100b210_0;
L_0x6000013ac280 .extend/s 16, v0x60000100b8d0_0;
L_0x6000013ac0a0 .arith/mult 16, L_0x6000013ac1e0, L_0x6000013ac280;
L_0x6000013ac140 .part L_0x6000013ac0a0, 15, 1;
LS_0x6000013ac000_0_0 .concat [ 1 1 1 1], L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140;
LS_0x6000013ac000_0_4 .concat [ 1 1 1 1], L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140;
LS_0x6000013ac000_0_8 .concat [ 1 1 1 1], L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140;
LS_0x6000013ac000_0_12 .concat [ 1 1 1 1], L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140, L_0x6000013ac140;
L_0x6000013ac000 .concat [ 4 4 4 4], LS_0x6000013ac000_0_0, LS_0x6000013ac000_0_4, LS_0x6000013ac000_0_8, LS_0x6000013ac000_0_12;
L_0x6000013ad4a0 .concat [ 16 16 0 0], L_0x6000013ac0a0, L_0x6000013ac000;
S_0x138f65bb0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x13982ce40;
 .timescale 0 0;
P_0x6000038f75c0 .param/l "col" 1 9 214, +C4<011>;
L_0x6000009aafb0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013ad360, C4<1>, C4<1>;
L_0x6000009a9a40 .functor AND 1, L_0x6000013ad2c0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009a9490 .functor OR 1, L_0x6000013ad220, L_0x6000009a9a40, C4<0>, C4<0>;
L_0x6000009a9030 .functor AND 1, L_0x1400d5080, L_0x6000009a9490, C4<1>, C4<1>;
L_0x6000009a8bd0 .functor AND 1, L_0x6000009a9030, L_0x6000013af160, C4<1>, C4<1>;
v0x600001004f30_0 .net *"_ivl_0", 3 0, L_0x6000013ad540;  1 drivers
L_0x1400d3ec8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001004fc0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d3ec8;  1 drivers
v0x600001005050_0 .net *"_ivl_13", 0 0, L_0x6000013ad220;  1 drivers
L_0x1400d3f10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010050e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d3f10;  1 drivers
v0x600001005170_0 .net *"_ivl_17", 0 0, L_0x6000013ad2c0;  1 drivers
v0x600001005200_0 .net *"_ivl_20", 0 0, L_0x6000009a9a40;  1 drivers
v0x600001005290_0 .net *"_ivl_22", 0 0, L_0x6000009a9490;  1 drivers
v0x600001005320_0 .net *"_ivl_24", 0 0, L_0x6000009a9030;  1 drivers
v0x6000010053b0_0 .net *"_ivl_25", 31 0, L_0x6000013af0c0;  1 drivers
L_0x1400d3f58 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001005440_0 .net *"_ivl_28", 15 0, L_0x1400d3f58;  1 drivers
L_0x1400d3fa0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010054d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d3fa0;  1 drivers
L_0x1400d3e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001005560_0 .net *"_ivl_3", 1 0, L_0x1400d3e38;  1 drivers
v0x6000010055f0_0 .net *"_ivl_31", 0 0, L_0x6000013af160;  1 drivers
L_0x1400d3e80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001005680_0 .net/2u *"_ivl_4", 3 0, L_0x1400d3e80;  1 drivers
v0x600001005710_0 .net *"_ivl_6", 0 0, L_0x6000013ad360;  1 drivers
v0x6000010057a0_0 .net "do_clear", 0 0, L_0x6000009a8bd0;  1 drivers
v0x600001005830_0 .net "load_weight", 0 0, L_0x6000009aafb0;  1 drivers
v0x6000010058c0_0 .net "weight_in", 7 0, L_0x6000013ad400;  1 drivers
L_0x6000013ad540 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d3e38;
L_0x6000013ad360 .cmp/eq 4, L_0x6000013ad540, L_0x1400d3e80;
L_0x6000013ad220 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3ec8;
L_0x6000013ad2c0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d3f10;
L_0x6000013af0c0 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d3f58;
L_0x6000013af160 .cmp/eq 32, L_0x6000013af0c0, L_0x1400d3fa0;
S_0x138f65d20 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f65bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdaf00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdaf40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010043f0_0 .net *"_ivl_11", 0 0, L_0x6000013afe80;  1 drivers
v0x600001004480_0 .net *"_ivl_12", 15 0, L_0x6000013a4000;  1 drivers
v0x600001004510_0 .net/s *"_ivl_4", 15 0, L_0x6000013afca0;  1 drivers
v0x6000010045a0_0 .net/s *"_ivl_6", 15 0, L_0x6000013afd40;  1 drivers
v0x600001004630_0 .net/s "a_signed", 7 0, v0x6000010047e0_0;  1 drivers
v0x6000010046c0_0 .net "act_in", 7 0, v0x60000100b180_0;  alias, 1 drivers
v0x600001004750_0 .var "act_out", 7 0;
v0x6000010047e0_0 .var "act_reg", 7 0;
v0x600001004870_0 .net "clear_acc", 0 0, L_0x6000009a8bd0;  alias, 1 drivers
v0x600001004900_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001004990_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001004a20_0 .net "load_weight", 0 0, L_0x6000009aafb0;  alias, 1 drivers
v0x600001004ab0_0 .net/s "product", 15 0, L_0x6000013afde0;  1 drivers
v0x600001004b40_0 .net/s "product_ext", 31 0, L_0x6000013a40a0;  1 drivers
v0x600001004bd0_0 .net "psum_in", 31 0, v0x60000100f600_0;  alias, 1 drivers
v0x600001004c60_0 .var "psum_out", 31 0;
v0x600001004cf0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001004d80_0 .net/s "w_signed", 7 0, v0x600001004ea0_0;  1 drivers
v0x600001004e10_0 .net "weight_in", 7 0, L_0x6000013ad400;  alias, 1 drivers
v0x600001004ea0_0 .var "weight_reg", 7 0;
L_0x6000013afca0 .extend/s 16, v0x6000010047e0_0;
L_0x6000013afd40 .extend/s 16, v0x600001004ea0_0;
L_0x6000013afde0 .arith/mult 16, L_0x6000013afca0, L_0x6000013afd40;
L_0x6000013afe80 .part L_0x6000013afde0, 15, 1;
LS_0x6000013a4000_0_0 .concat [ 1 1 1 1], L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80;
LS_0x6000013a4000_0_4 .concat [ 1 1 1 1], L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80;
LS_0x6000013a4000_0_8 .concat [ 1 1 1 1], L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80;
LS_0x6000013a4000_0_12 .concat [ 1 1 1 1], L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80, L_0x6000013afe80;
L_0x6000013a4000 .concat [ 4 4 4 4], LS_0x6000013a4000_0_0, LS_0x6000013a4000_0_4, LS_0x6000013a4000_0_8, LS_0x6000013a4000_0_12;
L_0x6000013a40a0 .concat [ 16 16 0 0], L_0x6000013afde0, L_0x6000013a4000;
S_0x13982a7f0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f76c0 .param/l "row" 1 9 213, +C4<010>;
S_0x138f63560 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x13982a7f0;
 .timescale 0 0;
P_0x6000038f7740 .param/l "col" 1 9 214, +C4<00>;
L_0x6000009a95e0 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a41e0, C4<1>, C4<1>;
L_0x6000009a9570 .functor AND 1, L_0x6000013a43c0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009a9500 .functor OR 1, L_0x6000013a4320, L_0x6000009a9570, C4<0>, C4<0>;
L_0x6000009aaf40 .functor AND 1, L_0x1400d5080, L_0x6000009a9500, C4<1>, C4<1>;
L_0x6000009a9960 .functor AND 1, L_0x6000009aaf40, L_0x6000013a4500, C4<1>, C4<1>;
v0x600001006490_0 .net *"_ivl_0", 2 0, L_0x6000013a4140;  1 drivers
L_0x1400d4078 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001006520_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4078;  1 drivers
v0x6000010065b0_0 .net *"_ivl_13", 0 0, L_0x6000013a4320;  1 drivers
L_0x1400d40c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001006640_0 .net/2u *"_ivl_15", 2 0, L_0x1400d40c0;  1 drivers
v0x6000010066d0_0 .net *"_ivl_17", 0 0, L_0x6000013a43c0;  1 drivers
v0x600001006760_0 .net *"_ivl_20", 0 0, L_0x6000009a9570;  1 drivers
v0x6000010067f0_0 .net *"_ivl_22", 0 0, L_0x6000009a9500;  1 drivers
v0x600001006880_0 .net *"_ivl_24", 0 0, L_0x6000009aaf40;  1 drivers
v0x600001006910_0 .net *"_ivl_25", 31 0, L_0x6000013a4460;  1 drivers
L_0x1400d4108 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010069a0_0 .net *"_ivl_28", 15 0, L_0x1400d4108;  1 drivers
L_0x1400d4150 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001006a30_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4150;  1 drivers
L_0x1400d3fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001006ac0_0 .net *"_ivl_3", 0 0, L_0x1400d3fe8;  1 drivers
v0x600001006b50_0 .net *"_ivl_31", 0 0, L_0x6000013a4500;  1 drivers
L_0x1400d4030 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001006be0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d4030;  1 drivers
v0x600001006c70_0 .net *"_ivl_6", 0 0, L_0x6000013a41e0;  1 drivers
v0x600001006d00_0 .net "do_clear", 0 0, L_0x6000009a9960;  1 drivers
v0x600001006d90_0 .net "load_weight", 0 0, L_0x6000009a95e0;  1 drivers
v0x600001006e20_0 .net "weight_in", 7 0, L_0x6000013a4280;  1 drivers
L_0x6000013a4140 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d3fe8;
L_0x6000013a41e0 .cmp/eq 3, L_0x6000013a4140, L_0x1400d4030;
L_0x6000013a4320 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4078;
L_0x6000013a43c0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d40c0;
L_0x6000013a4460 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4108;
L_0x6000013a4500 .cmp/eq 32, L_0x6000013a4460, L_0x1400d4150;
S_0x138f636d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f63560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdaf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdafc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001005950_0 .net *"_ivl_11", 0 0, L_0x6000013a4780;  1 drivers
v0x6000010059e0_0 .net *"_ivl_12", 15 0, L_0x6000013a4820;  1 drivers
v0x600001005a70_0 .net/s *"_ivl_4", 15 0, L_0x6000013a45a0;  1 drivers
v0x600001005b00_0 .net/s *"_ivl_6", 15 0, L_0x6000013a4640;  1 drivers
v0x600001005b90_0 .net/s "a_signed", 7 0, v0x600001005d40_0;  1 drivers
v0x600001005c20_0 .net "act_in", 7 0, L_0x6000009a0070;  alias, 1 drivers
v0x600001005cb0_0 .var "act_out", 7 0;
v0x600001005d40_0 .var "act_reg", 7 0;
v0x600001005dd0_0 .net "clear_acc", 0 0, L_0x6000009a9960;  alias, 1 drivers
v0x600001005e60_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001005ef0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001005f80_0 .net "load_weight", 0 0, L_0x6000009a95e0;  alias, 1 drivers
v0x600001006010_0 .net/s "product", 15 0, L_0x6000013a46e0;  1 drivers
v0x6000010060a0_0 .net/s "product_ext", 31 0, L_0x6000013a48c0;  1 drivers
v0x600001006130_0 .net "psum_in", 31 0, v0x600001008bd0_0;  alias, 1 drivers
v0x6000010061c0_0 .var "psum_out", 31 0;
v0x600001006250_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010062e0_0 .net/s "w_signed", 7 0, v0x600001006400_0;  1 drivers
v0x600001006370_0 .net "weight_in", 7 0, L_0x6000013a4280;  alias, 1 drivers
v0x600001006400_0 .var "weight_reg", 7 0;
L_0x6000013a45a0 .extend/s 16, v0x600001005d40_0;
L_0x6000013a4640 .extend/s 16, v0x600001006400_0;
L_0x6000013a46e0 .arith/mult 16, L_0x6000013a45a0, L_0x6000013a4640;
L_0x6000013a4780 .part L_0x6000013a46e0, 15, 1;
LS_0x6000013a4820_0_0 .concat [ 1 1 1 1], L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780;
LS_0x6000013a4820_0_4 .concat [ 1 1 1 1], L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780;
LS_0x6000013a4820_0_8 .concat [ 1 1 1 1], L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780;
LS_0x6000013a4820_0_12 .concat [ 1 1 1 1], L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780, L_0x6000013a4780;
L_0x6000013a4820 .concat [ 4 4 4 4], LS_0x6000013a4820_0_0, LS_0x6000013a4820_0_4, LS_0x6000013a4820_0_8, LS_0x6000013a4820_0_12;
L_0x6000013a48c0 .concat [ 16 16 0 0], L_0x6000013a46e0, L_0x6000013a4820;
S_0x138f60f10 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x13982a7f0;
 .timescale 0 0;
P_0x6000038f7840 .param/l "col" 1 9 214, +C4<01>;
L_0x6000009afa30 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a4a00, C4<1>, C4<1>;
L_0x6000009af5d0 .functor AND 1, L_0x6000013a4be0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009af170 .functor OR 1, L_0x6000013a4b40, L_0x6000009af5d0, C4<0>, C4<0>;
L_0x6000009aed10 .functor AND 1, L_0x1400d5080, L_0x6000009af170, C4<1>, C4<1>;
L_0x6000009ae8b0 .functor AND 1, L_0x6000009aed10, L_0x6000013a4d20, C4<1>, C4<1>;
v0x6000010079f0_0 .net *"_ivl_0", 2 0, L_0x6000013a4960;  1 drivers
L_0x1400d4228 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001007a80_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4228;  1 drivers
v0x600001007b10_0 .net *"_ivl_13", 0 0, L_0x6000013a4b40;  1 drivers
L_0x1400d4270 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001007ba0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4270;  1 drivers
v0x600001007c30_0 .net *"_ivl_17", 0 0, L_0x6000013a4be0;  1 drivers
v0x600001007cc0_0 .net *"_ivl_20", 0 0, L_0x6000009af5d0;  1 drivers
v0x600001007d50_0 .net *"_ivl_22", 0 0, L_0x6000009af170;  1 drivers
v0x600001007de0_0 .net *"_ivl_24", 0 0, L_0x6000009aed10;  1 drivers
v0x600001007e70_0 .net *"_ivl_25", 31 0, L_0x6000013a4c80;  1 drivers
L_0x1400d42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001007f00_0 .net *"_ivl_28", 15 0, L_0x1400d42b8;  1 drivers
L_0x1400d4300 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001000000_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4300;  1 drivers
L_0x1400d4198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001000090_0 .net *"_ivl_3", 0 0, L_0x1400d4198;  1 drivers
v0x600001000120_0 .net *"_ivl_31", 0 0, L_0x6000013a4d20;  1 drivers
L_0x1400d41e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010001b0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d41e0;  1 drivers
v0x600001000240_0 .net *"_ivl_6", 0 0, L_0x6000013a4a00;  1 drivers
v0x6000010002d0_0 .net "do_clear", 0 0, L_0x6000009ae8b0;  1 drivers
v0x600001000360_0 .net "load_weight", 0 0, L_0x6000009afa30;  1 drivers
v0x6000010003f0_0 .net "weight_in", 7 0, L_0x6000013a4aa0;  1 drivers
L_0x6000013a4960 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d4198;
L_0x6000013a4a00 .cmp/eq 3, L_0x6000013a4960, L_0x1400d41e0;
L_0x6000013a4b40 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4228;
L_0x6000013a4be0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4270;
L_0x6000013a4c80 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d42b8;
L_0x6000013a4d20 .cmp/eq 32, L_0x6000013a4c80, L_0x1400d4300;
S_0x138f61080 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f60f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001006eb0_0 .net *"_ivl_11", 0 0, L_0x6000013a4fa0;  1 drivers
v0x600001006f40_0 .net *"_ivl_12", 15 0, L_0x6000013a5040;  1 drivers
v0x600001006fd0_0 .net/s *"_ivl_4", 15 0, L_0x6000013a4dc0;  1 drivers
v0x600001007060_0 .net/s *"_ivl_6", 15 0, L_0x6000013a4e60;  1 drivers
v0x6000010070f0_0 .net/s "a_signed", 7 0, v0x6000010072a0_0;  1 drivers
v0x600001007180_0 .net "act_in", 7 0, v0x600001005cb0_0;  alias, 1 drivers
v0x600001007210_0 .var "act_out", 7 0;
v0x6000010072a0_0 .var "act_reg", 7 0;
v0x600001007330_0 .net "clear_acc", 0 0, L_0x6000009ae8b0;  alias, 1 drivers
v0x6000010073c0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001007450_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x6000010074e0_0 .net "load_weight", 0 0, L_0x6000009afa30;  alias, 1 drivers
v0x600001007570_0 .net/s "product", 15 0, L_0x6000013a4f00;  1 drivers
v0x600001007600_0 .net/s "product_ext", 31 0, L_0x6000013a50e0;  1 drivers
v0x600001007690_0 .net "psum_in", 31 0, v0x60000100a130_0;  alias, 1 drivers
v0x600001007720_0 .var "psum_out", 31 0;
v0x6000010077b0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001007840_0 .net/s "w_signed", 7 0, v0x600001007960_0;  1 drivers
v0x6000010078d0_0 .net "weight_in", 7 0, L_0x6000013a4aa0;  alias, 1 drivers
v0x600001007960_0 .var "weight_reg", 7 0;
L_0x6000013a4dc0 .extend/s 16, v0x6000010072a0_0;
L_0x6000013a4e60 .extend/s 16, v0x600001007960_0;
L_0x6000013a4f00 .arith/mult 16, L_0x6000013a4dc0, L_0x6000013a4e60;
L_0x6000013a4fa0 .part L_0x6000013a4f00, 15, 1;
LS_0x6000013a5040_0_0 .concat [ 1 1 1 1], L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0;
LS_0x6000013a5040_0_4 .concat [ 1 1 1 1], L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0;
LS_0x6000013a5040_0_8 .concat [ 1 1 1 1], L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0;
LS_0x6000013a5040_0_12 .concat [ 1 1 1 1], L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0, L_0x6000013a4fa0;
L_0x6000013a5040 .concat [ 4 4 4 4], LS_0x6000013a5040_0_0, LS_0x6000013a5040_0_4, LS_0x6000013a5040_0_8, LS_0x6000013a5040_0_12;
L_0x6000013a50e0 .concat [ 16 16 0 0], L_0x6000013a4f00, L_0x6000013a5040;
S_0x138f5e8c0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x13982a7f0;
 .timescale 0 0;
P_0x6000038f7940 .param/l "col" 1 9 214, +C4<010>;
L_0x6000009adb90 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a5220, C4<1>, C4<1>;
L_0x6000009ad730 .functor AND 1, L_0x6000013a54a0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009ad2d0 .functor OR 1, L_0x6000013a5400, L_0x6000009ad730, C4<0>, C4<0>;
L_0x6000009ace70 .functor AND 1, L_0x1400d5080, L_0x6000009ad2d0, C4<1>, C4<1>;
L_0x6000009ace00 .functor AND 1, L_0x6000009ace70, L_0x6000013a55e0, C4<1>, C4<1>;
v0x600001000fc0_0 .net *"_ivl_0", 3 0, L_0x6000013a5180;  1 drivers
L_0x1400d43d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001001050_0 .net/2u *"_ivl_11", 2 0, L_0x1400d43d8;  1 drivers
v0x6000010010e0_0 .net *"_ivl_13", 0 0, L_0x6000013a5400;  1 drivers
L_0x1400d4420 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001001170_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4420;  1 drivers
v0x600001001200_0 .net *"_ivl_17", 0 0, L_0x6000013a54a0;  1 drivers
v0x600001001290_0 .net *"_ivl_20", 0 0, L_0x6000009ad730;  1 drivers
v0x600001001320_0 .net *"_ivl_22", 0 0, L_0x6000009ad2d0;  1 drivers
v0x6000010013b0_0 .net *"_ivl_24", 0 0, L_0x6000009ace70;  1 drivers
v0x600001001440_0 .net *"_ivl_25", 31 0, L_0x6000013a5540;  1 drivers
L_0x1400d4468 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010014d0_0 .net *"_ivl_28", 15 0, L_0x1400d4468;  1 drivers
L_0x1400d44b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001001560_0 .net/2u *"_ivl_29", 31 0, L_0x1400d44b0;  1 drivers
L_0x1400d4348 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010015f0_0 .net *"_ivl_3", 1 0, L_0x1400d4348;  1 drivers
v0x600001001680_0 .net *"_ivl_31", 0 0, L_0x6000013a55e0;  1 drivers
L_0x1400d4390 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001001710_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4390;  1 drivers
v0x6000010017a0_0 .net *"_ivl_6", 0 0, L_0x6000013a5220;  1 drivers
v0x600001001830_0 .net "do_clear", 0 0, L_0x6000009ace00;  1 drivers
v0x6000010018c0_0 .net "load_weight", 0 0, L_0x6000009adb90;  1 drivers
v0x600001001950_0 .net "weight_in", 7 0, L_0x6000013a52c0;  1 drivers
L_0x6000013a5180 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d4348;
L_0x6000013a5220 .cmp/eq 4, L_0x6000013a5180, L_0x1400d4390;
L_0x6000013a5400 .cmp/eq 3, v0x60000107a400_0, L_0x1400d43d8;
L_0x6000013a54a0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4420;
L_0x6000013a5540 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4468;
L_0x6000013a55e0 .cmp/eq 32, L_0x6000013a5540, L_0x1400d44b0;
S_0x138f5ea30 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f5e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdae00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdae40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001000480_0 .net *"_ivl_11", 0 0, L_0x6000013a5860;  1 drivers
v0x600001000510_0 .net *"_ivl_12", 15 0, L_0x6000013a5900;  1 drivers
v0x6000010005a0_0 .net/s *"_ivl_4", 15 0, L_0x6000013a5680;  1 drivers
v0x600001000630_0 .net/s *"_ivl_6", 15 0, L_0x6000013a5720;  1 drivers
v0x6000010006c0_0 .net/s "a_signed", 7 0, v0x600001000870_0;  1 drivers
v0x600001000750_0 .net "act_in", 7 0, v0x600001007210_0;  alias, 1 drivers
v0x6000010007e0_0 .var "act_out", 7 0;
v0x600001000870_0 .var "act_reg", 7 0;
v0x600001000900_0 .net "clear_acc", 0 0, L_0x6000009ace00;  alias, 1 drivers
v0x600001000990_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001000a20_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001000ab0_0 .net "load_weight", 0 0, L_0x6000009adb90;  alias, 1 drivers
v0x600001000b40_0 .net/s "product", 15 0, L_0x6000013a57c0;  1 drivers
v0x600001000bd0_0 .net/s "product_ext", 31 0, L_0x6000013a59a0;  1 drivers
v0x600001000c60_0 .net "psum_in", 31 0, v0x60000100b690_0;  alias, 1 drivers
v0x600001000cf0_0 .var "psum_out", 31 0;
v0x600001000d80_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001000e10_0 .net/s "w_signed", 7 0, v0x600001000f30_0;  1 drivers
v0x600001000ea0_0 .net "weight_in", 7 0, L_0x6000013a52c0;  alias, 1 drivers
v0x600001000f30_0 .var "weight_reg", 7 0;
L_0x6000013a5680 .extend/s 16, v0x600001000870_0;
L_0x6000013a5720 .extend/s 16, v0x600001000f30_0;
L_0x6000013a57c0 .arith/mult 16, L_0x6000013a5680, L_0x6000013a5720;
L_0x6000013a5860 .part L_0x6000013a57c0, 15, 1;
LS_0x6000013a5900_0_0 .concat [ 1 1 1 1], L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860;
LS_0x6000013a5900_0_4 .concat [ 1 1 1 1], L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860;
LS_0x6000013a5900_0_8 .concat [ 1 1 1 1], L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860;
LS_0x6000013a5900_0_12 .concat [ 1 1 1 1], L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860, L_0x6000013a5860;
L_0x6000013a5900 .concat [ 4 4 4 4], LS_0x6000013a5900_0_0, LS_0x6000013a5900_0_4, LS_0x6000013a5900_0_8, LS_0x6000013a5900_0_12;
L_0x6000013a59a0 .concat [ 16 16 0 0], L_0x6000013a57c0, L_0x6000013a5900;
S_0x138f5c270 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x13982a7f0;
 .timescale 0 0;
P_0x6000038f7a40 .param/l "col" 1 9 214, +C4<011>;
L_0x6000009acc40 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a5ae0, C4<1>, C4<1>;
L_0x6000009accb0 .functor AND 1, L_0x6000013a5cc0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009ac4d0 .functor OR 1, L_0x6000013a5c20, L_0x6000009accb0, C4<0>, C4<0>;
L_0x6000009ac540 .functor AND 1, L_0x1400d5080, L_0x6000009ac4d0, C4<1>, C4<1>;
L_0x6000009ac5b0 .functor AND 1, L_0x6000009ac540, L_0x6000013a5e00, C4<1>, C4<1>;
v0x600001002520_0 .net *"_ivl_0", 3 0, L_0x6000013a5a40;  1 drivers
L_0x1400d4588 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010025b0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4588;  1 drivers
v0x600001002640_0 .net *"_ivl_13", 0 0, L_0x6000013a5c20;  1 drivers
L_0x1400d45d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010026d0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d45d0;  1 drivers
v0x600001002760_0 .net *"_ivl_17", 0 0, L_0x6000013a5cc0;  1 drivers
v0x6000010027f0_0 .net *"_ivl_20", 0 0, L_0x6000009accb0;  1 drivers
v0x600001002880_0 .net *"_ivl_22", 0 0, L_0x6000009ac4d0;  1 drivers
v0x600001002910_0 .net *"_ivl_24", 0 0, L_0x6000009ac540;  1 drivers
v0x6000010029a0_0 .net *"_ivl_25", 31 0, L_0x6000013a5d60;  1 drivers
L_0x1400d4618 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001002a30_0 .net *"_ivl_28", 15 0, L_0x1400d4618;  1 drivers
L_0x1400d4660 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001002ac0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4660;  1 drivers
L_0x1400d44f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001002b50_0 .net *"_ivl_3", 1 0, L_0x1400d44f8;  1 drivers
v0x600001002be0_0 .net *"_ivl_31", 0 0, L_0x6000013a5e00;  1 drivers
L_0x1400d4540 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001002c70_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4540;  1 drivers
v0x600001002d00_0 .net *"_ivl_6", 0 0, L_0x6000013a5ae0;  1 drivers
v0x600001002d90_0 .net "do_clear", 0 0, L_0x6000009ac5b0;  1 drivers
v0x600001002e20_0 .net "load_weight", 0 0, L_0x6000009acc40;  1 drivers
v0x600001002eb0_0 .net "weight_in", 7 0, L_0x6000013a5b80;  1 drivers
L_0x6000013a5a40 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d44f8;
L_0x6000013a5ae0 .cmp/eq 4, L_0x6000013a5a40, L_0x1400d4540;
L_0x6000013a5c20 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4588;
L_0x6000013a5cc0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d45d0;
L_0x6000013a5d60 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4618;
L_0x6000013a5e00 .cmp/eq 32, L_0x6000013a5d60, L_0x1400d4660;
S_0x138f5c3e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f5c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb0c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010019e0_0 .net *"_ivl_11", 0 0, L_0x6000013a6080;  1 drivers
v0x600001001a70_0 .net *"_ivl_12", 15 0, L_0x6000013a6120;  1 drivers
v0x600001001b00_0 .net/s *"_ivl_4", 15 0, L_0x6000013a5ea0;  1 drivers
v0x600001001b90_0 .net/s *"_ivl_6", 15 0, L_0x6000013a5f40;  1 drivers
v0x600001001c20_0 .net/s "a_signed", 7 0, v0x600001001dd0_0;  1 drivers
v0x600001001cb0_0 .net "act_in", 7 0, v0x6000010007e0_0;  alias, 1 drivers
v0x600001001d40_0 .var "act_out", 7 0;
v0x600001001dd0_0 .var "act_reg", 7 0;
v0x600001001e60_0 .net "clear_acc", 0 0, L_0x6000009ac5b0;  alias, 1 drivers
v0x600001001ef0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001001f80_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001002010_0 .net "load_weight", 0 0, L_0x6000009acc40;  alias, 1 drivers
v0x6000010020a0_0 .net/s "product", 15 0, L_0x6000013a5fe0;  1 drivers
v0x600001002130_0 .net/s "product_ext", 31 0, L_0x6000013a61c0;  1 drivers
v0x6000010021c0_0 .net "psum_in", 31 0, v0x600001004c60_0;  alias, 1 drivers
v0x600001002250_0 .var "psum_out", 31 0;
v0x6000010022e0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001002370_0 .net/s "w_signed", 7 0, v0x600001002490_0;  1 drivers
v0x600001002400_0 .net "weight_in", 7 0, L_0x6000013a5b80;  alias, 1 drivers
v0x600001002490_0 .var "weight_reg", 7 0;
L_0x6000013a5ea0 .extend/s 16, v0x600001001dd0_0;
L_0x6000013a5f40 .extend/s 16, v0x600001002490_0;
L_0x6000013a5fe0 .arith/mult 16, L_0x6000013a5ea0, L_0x6000013a5f40;
L_0x6000013a6080 .part L_0x6000013a5fe0, 15, 1;
LS_0x6000013a6120_0_0 .concat [ 1 1 1 1], L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080;
LS_0x6000013a6120_0_4 .concat [ 1 1 1 1], L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080;
LS_0x6000013a6120_0_8 .concat [ 1 1 1 1], L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080;
LS_0x6000013a6120_0_12 .concat [ 1 1 1 1], L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080, L_0x6000013a6080;
L_0x6000013a6120 .concat [ 4 4 4 4], LS_0x6000013a6120_0_0, LS_0x6000013a6120_0_4, LS_0x6000013a6120_0_8, LS_0x6000013a6120_0_12;
L_0x6000013a61c0 .concat [ 16 16 0 0], L_0x6000013a5fe0, L_0x6000013a6120;
S_0x138f59c20 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f7b40 .param/l "row" 1 9 213, +C4<011>;
S_0x138f59d90 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f59c20;
 .timescale 0 0;
P_0x6000038f7bc0 .param/l "col" 1 9 214, +C4<00>;
L_0x6000009ac700 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a6300, C4<1>, C4<1>;
L_0x6000009ac230 .functor AND 1, L_0x6000013a6440, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009ac2a0 .functor OR 1, L_0x6000013a5360, L_0x6000009ac230, C4<0>, C4<0>;
L_0x6000009ac310 .functor AND 1, L_0x1400d5080, L_0x6000009ac2a0, C4<1>, C4<1>;
L_0x6000009ac3f0 .functor AND 1, L_0x6000009ac310, L_0x6000013a6580, C4<1>, C4<1>;
v0x600001003a80_0 .net *"_ivl_0", 2 0, L_0x6000013a6260;  1 drivers
L_0x1400d4738 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001003b10_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4738;  1 drivers
v0x600001003ba0_0 .net *"_ivl_13", 0 0, L_0x6000013a5360;  1 drivers
L_0x1400d4780 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001003c30_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4780;  1 drivers
v0x600001003cc0_0 .net *"_ivl_17", 0 0, L_0x6000013a6440;  1 drivers
v0x600001003d50_0 .net *"_ivl_20", 0 0, L_0x6000009ac230;  1 drivers
v0x600001003de0_0 .net *"_ivl_22", 0 0, L_0x6000009ac2a0;  1 drivers
v0x600001003e70_0 .net *"_ivl_24", 0 0, L_0x6000009ac310;  1 drivers
v0x600001003f00_0 .net *"_ivl_25", 31 0, L_0x6000013a64e0;  1 drivers
L_0x1400d47c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107c000_0 .net *"_ivl_28", 15 0, L_0x1400d47c8;  1 drivers
L_0x1400d4810 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107c090_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4810;  1 drivers
L_0x1400d46a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000107c120_0 .net *"_ivl_3", 0 0, L_0x1400d46a8;  1 drivers
v0x60000107c1b0_0 .net *"_ivl_31", 0 0, L_0x6000013a6580;  1 drivers
L_0x1400d46f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000107c240_0 .net/2u *"_ivl_4", 2 0, L_0x1400d46f0;  1 drivers
v0x60000107c2d0_0 .net *"_ivl_6", 0 0, L_0x6000013a6300;  1 drivers
v0x60000107c360_0 .net "do_clear", 0 0, L_0x6000009ac3f0;  1 drivers
v0x60000107c3f0_0 .net "load_weight", 0 0, L_0x6000009ac700;  1 drivers
v0x60000107c480_0 .net "weight_in", 7 0, L_0x6000013a63a0;  1 drivers
L_0x6000013a6260 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d46a8;
L_0x6000013a6300 .cmp/eq 3, L_0x6000013a6260, L_0x1400d46f0;
L_0x6000013a5360 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4738;
L_0x6000013a6440 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4780;
L_0x6000013a64e0 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d47c8;
L_0x6000013a6580 .cmp/eq 32, L_0x6000013a64e0, L_0x1400d4810;
S_0x138f575d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f59d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001002f40_0 .net *"_ivl_11", 0 0, L_0x6000013a6800;  1 drivers
v0x600001002fd0_0 .net *"_ivl_12", 15 0, L_0x6000013a68a0;  1 drivers
v0x600001003060_0 .net/s *"_ivl_4", 15 0, L_0x6000013a6620;  1 drivers
v0x6000010030f0_0 .net/s *"_ivl_6", 15 0, L_0x6000013a66c0;  1 drivers
v0x600001003180_0 .net/s "a_signed", 7 0, v0x600001003330_0;  1 drivers
v0x600001003210_0 .net "act_in", 7 0, L_0x6000009a0620;  alias, 1 drivers
v0x6000010032a0_0 .var "act_out", 7 0;
v0x600001003330_0 .var "act_reg", 7 0;
v0x6000010033c0_0 .net "clear_acc", 0 0, L_0x6000009ac3f0;  alias, 1 drivers
v0x600001003450_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010034e0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x600001003570_0 .net "load_weight", 0 0, L_0x6000009ac700;  alias, 1 drivers
v0x600001003600_0 .net/s "product", 15 0, L_0x6000013a6760;  1 drivers
v0x600001003690_0 .net/s "product_ext", 31 0, L_0x6000013a6940;  1 drivers
v0x600001003720_0 .net "psum_in", 31 0, v0x6000010061c0_0;  alias, 1 drivers
v0x6000010037b0_0 .var "psum_out", 31 0;
v0x600001003840_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010038d0_0 .net/s "w_signed", 7 0, v0x6000010039f0_0;  1 drivers
v0x600001003960_0 .net "weight_in", 7 0, L_0x6000013a63a0;  alias, 1 drivers
v0x6000010039f0_0 .var "weight_reg", 7 0;
L_0x6000013a6620 .extend/s 16, v0x600001003330_0;
L_0x6000013a66c0 .extend/s 16, v0x6000010039f0_0;
L_0x6000013a6760 .arith/mult 16, L_0x6000013a6620, L_0x6000013a66c0;
L_0x6000013a6800 .part L_0x6000013a6760, 15, 1;
LS_0x6000013a68a0_0_0 .concat [ 1 1 1 1], L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800;
LS_0x6000013a68a0_0_4 .concat [ 1 1 1 1], L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800;
LS_0x6000013a68a0_0_8 .concat [ 1 1 1 1], L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800;
LS_0x6000013a68a0_0_12 .concat [ 1 1 1 1], L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800, L_0x6000013a6800;
L_0x6000013a68a0 .concat [ 4 4 4 4], LS_0x6000013a68a0_0_0, LS_0x6000013a68a0_0_4, LS_0x6000013a68a0_0_8, LS_0x6000013a68a0_0_12;
L_0x6000013a6940 .concat [ 16 16 0 0], L_0x6000013a6760, L_0x6000013a68a0;
S_0x138f57740 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f59c20;
 .timescale 0 0;
P_0x6000038f7cc0 .param/l "col" 1 9 214, +C4<01>;
L_0x6000009a7330 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a6a80, C4<1>, C4<1>;
L_0x6000009a6ed0 .functor AND 1, L_0x6000013a6c60, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009a6a70 .functor OR 1, L_0x6000013a6bc0, L_0x6000009a6ed0, C4<0>, C4<0>;
L_0x6000009a6610 .functor AND 1, L_0x1400d5080, L_0x6000009a6a70, C4<1>, C4<1>;
L_0x6000009a61b0 .functor AND 1, L_0x6000009a6610, L_0x6000013a6da0, C4<1>, C4<1>;
v0x60000107d050_0 .net *"_ivl_0", 2 0, L_0x6000013a69e0;  1 drivers
L_0x1400d48e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000107d0e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d48e8;  1 drivers
v0x60000107d170_0 .net *"_ivl_13", 0 0, L_0x6000013a6bc0;  1 drivers
L_0x1400d4930 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000107d200_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4930;  1 drivers
v0x60000107d290_0 .net *"_ivl_17", 0 0, L_0x6000013a6c60;  1 drivers
v0x60000107d320_0 .net *"_ivl_20", 0 0, L_0x6000009a6ed0;  1 drivers
v0x60000107d3b0_0 .net *"_ivl_22", 0 0, L_0x6000009a6a70;  1 drivers
v0x60000107d440_0 .net *"_ivl_24", 0 0, L_0x6000009a6610;  1 drivers
v0x60000107d4d0_0 .net *"_ivl_25", 31 0, L_0x6000013a6d00;  1 drivers
L_0x1400d4978 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107d560_0 .net *"_ivl_28", 15 0, L_0x1400d4978;  1 drivers
L_0x1400d49c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107d5f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d49c0;  1 drivers
L_0x1400d4858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000107d680_0 .net *"_ivl_3", 0 0, L_0x1400d4858;  1 drivers
v0x60000107d710_0 .net *"_ivl_31", 0 0, L_0x6000013a6da0;  1 drivers
L_0x1400d48a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000107d7a0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d48a0;  1 drivers
v0x60000107d830_0 .net *"_ivl_6", 0 0, L_0x6000013a6a80;  1 drivers
v0x60000107d8c0_0 .net "do_clear", 0 0, L_0x6000009a61b0;  1 drivers
v0x60000107d950_0 .net "load_weight", 0 0, L_0x6000009a7330;  1 drivers
v0x60000107d9e0_0 .net "weight_in", 7 0, L_0x6000013a6b20;  1 drivers
L_0x6000013a69e0 .concat [ 2 1 0 0], v0x60000106c240_0, L_0x1400d4858;
L_0x6000013a6a80 .cmp/eq 3, L_0x6000013a69e0, L_0x1400d48a0;
L_0x6000013a6bc0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d48e8;
L_0x6000013a6c60 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4930;
L_0x6000013a6d00 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4978;
L_0x6000013a6da0 .cmp/eq 32, L_0x6000013a6d00, L_0x1400d49c0;
S_0x138f54f80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f57740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb1c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000107c510_0 .net *"_ivl_11", 0 0, L_0x6000013a7020;  1 drivers
v0x60000107c5a0_0 .net *"_ivl_12", 15 0, L_0x6000013a70c0;  1 drivers
v0x60000107c630_0 .net/s *"_ivl_4", 15 0, L_0x6000013a6e40;  1 drivers
v0x60000107c6c0_0 .net/s *"_ivl_6", 15 0, L_0x6000013a6ee0;  1 drivers
v0x60000107c750_0 .net/s "a_signed", 7 0, v0x60000107c900_0;  1 drivers
v0x60000107c7e0_0 .net "act_in", 7 0, v0x6000010032a0_0;  alias, 1 drivers
v0x60000107c870_0 .var "act_out", 7 0;
v0x60000107c900_0 .var "act_reg", 7 0;
v0x60000107c990_0 .net "clear_acc", 0 0, L_0x6000009a61b0;  alias, 1 drivers
v0x60000107ca20_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107cab0_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000107cb40_0 .net "load_weight", 0 0, L_0x6000009a7330;  alias, 1 drivers
v0x60000107cbd0_0 .net/s "product", 15 0, L_0x6000013a6f80;  1 drivers
v0x60000107cc60_0 .net/s "product_ext", 31 0, L_0x6000013a7160;  1 drivers
v0x60000107ccf0_0 .net "psum_in", 31 0, v0x600001007720_0;  alias, 1 drivers
v0x60000107cd80_0 .var "psum_out", 31 0;
v0x60000107ce10_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000107cea0_0 .net/s "w_signed", 7 0, v0x60000107cfc0_0;  1 drivers
v0x60000107cf30_0 .net "weight_in", 7 0, L_0x6000013a6b20;  alias, 1 drivers
v0x60000107cfc0_0 .var "weight_reg", 7 0;
L_0x6000013a6e40 .extend/s 16, v0x60000107c900_0;
L_0x6000013a6ee0 .extend/s 16, v0x60000107cfc0_0;
L_0x6000013a6f80 .arith/mult 16, L_0x6000013a6e40, L_0x6000013a6ee0;
L_0x6000013a7020 .part L_0x6000013a6f80, 15, 1;
LS_0x6000013a70c0_0_0 .concat [ 1 1 1 1], L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020;
LS_0x6000013a70c0_0_4 .concat [ 1 1 1 1], L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020;
LS_0x6000013a70c0_0_8 .concat [ 1 1 1 1], L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020;
LS_0x6000013a70c0_0_12 .concat [ 1 1 1 1], L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020, L_0x6000013a7020;
L_0x6000013a70c0 .concat [ 4 4 4 4], LS_0x6000013a70c0_0_0, LS_0x6000013a70c0_0_4, LS_0x6000013a70c0_0_8, LS_0x6000013a70c0_0_12;
L_0x6000013a7160 .concat [ 16 16 0 0], L_0x6000013a6f80, L_0x6000013a70c0;
S_0x138f550f0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f59c20;
 .timescale 0 0;
P_0x6000038f7dc0 .param/l "col" 1 9 214, +C4<010>;
L_0x6000009a5490 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a72a0, C4<1>, C4<1>;
L_0x6000009a5030 .functor AND 1, L_0x6000013a7480, v0x600001072d00_0, C4<1>, C4<1>;
L_0x6000009a4bd0 .functor OR 1, L_0x6000013a73e0, L_0x6000009a5030, C4<0>, C4<0>;
L_0x6000009a4770 .functor AND 1, L_0x1400d5080, L_0x6000009a4bd0, C4<1>, C4<1>;
L_0x6000009a4310 .functor AND 1, L_0x6000009a4770, L_0x6000013a75c0, C4<1>, C4<1>;
v0x60000107e5b0_0 .net *"_ivl_0", 3 0, L_0x6000013a7200;  1 drivers
L_0x1400d4a98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000107e640_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4a98;  1 drivers
v0x60000107e6d0_0 .net *"_ivl_13", 0 0, L_0x6000013a73e0;  1 drivers
L_0x1400d4ae0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000107e760_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4ae0;  1 drivers
v0x60000107e7f0_0 .net *"_ivl_17", 0 0, L_0x6000013a7480;  1 drivers
v0x60000107e880_0 .net *"_ivl_20", 0 0, L_0x6000009a5030;  1 drivers
v0x60000107e910_0 .net *"_ivl_22", 0 0, L_0x6000009a4bd0;  1 drivers
v0x60000107e9a0_0 .net *"_ivl_24", 0 0, L_0x6000009a4770;  1 drivers
v0x60000107ea30_0 .net *"_ivl_25", 31 0, L_0x6000013a7520;  1 drivers
L_0x1400d4b28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107eac0_0 .net *"_ivl_28", 15 0, L_0x1400d4b28;  1 drivers
L_0x1400d4b70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000107eb50_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4b70;  1 drivers
L_0x1400d4a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000107ebe0_0 .net *"_ivl_3", 1 0, L_0x1400d4a08;  1 drivers
v0x60000107ec70_0 .net *"_ivl_31", 0 0, L_0x6000013a75c0;  1 drivers
L_0x1400d4a50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000107ed00_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4a50;  1 drivers
v0x60000107ed90_0 .net *"_ivl_6", 0 0, L_0x6000013a72a0;  1 drivers
v0x60000107ee20_0 .net "do_clear", 0 0, L_0x6000009a4310;  1 drivers
v0x60000107eeb0_0 .net "load_weight", 0 0, L_0x6000009a5490;  1 drivers
v0x60000107ef40_0 .net "weight_in", 7 0, L_0x6000013a7340;  1 drivers
L_0x6000013a7200 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d4a08;
L_0x6000013a72a0 .cmp/eq 4, L_0x6000013a7200, L_0x1400d4a50;
L_0x6000013a73e0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4a98;
L_0x6000013a7480 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4ae0;
L_0x6000013a7520 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4b28;
L_0x6000013a75c0 .cmp/eq 32, L_0x6000013a7520, L_0x1400d4b70;
S_0x138f52930 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f550f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb200 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb240 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000107da70_0 .net *"_ivl_11", 0 0, L_0x6000013a7840;  1 drivers
v0x60000107db00_0 .net *"_ivl_12", 15 0, L_0x6000013a78e0;  1 drivers
v0x60000107db90_0 .net/s *"_ivl_4", 15 0, L_0x6000013a7660;  1 drivers
v0x60000107dc20_0 .net/s *"_ivl_6", 15 0, L_0x6000013a7700;  1 drivers
v0x60000107dcb0_0 .net/s "a_signed", 7 0, v0x60000107de60_0;  1 drivers
v0x60000107dd40_0 .net "act_in", 7 0, v0x60000107c870_0;  alias, 1 drivers
v0x60000107ddd0_0 .var "act_out", 7 0;
v0x60000107de60_0 .var "act_reg", 7 0;
v0x60000107def0_0 .net "clear_acc", 0 0, L_0x6000009a4310;  alias, 1 drivers
v0x60000107df80_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107e010_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000107e0a0_0 .net "load_weight", 0 0, L_0x6000009a5490;  alias, 1 drivers
v0x60000107e130_0 .net/s "product", 15 0, L_0x6000013a77a0;  1 drivers
v0x60000107e1c0_0 .net/s "product_ext", 31 0, L_0x6000013a7980;  1 drivers
v0x60000107e250_0 .net "psum_in", 31 0, v0x600001000cf0_0;  alias, 1 drivers
v0x60000107e2e0_0 .var "psum_out", 31 0;
v0x60000107e370_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000107e400_0 .net/s "w_signed", 7 0, v0x60000107e520_0;  1 drivers
v0x60000107e490_0 .net "weight_in", 7 0, L_0x6000013a7340;  alias, 1 drivers
v0x60000107e520_0 .var "weight_reg", 7 0;
L_0x6000013a7660 .extend/s 16, v0x60000107de60_0;
L_0x6000013a7700 .extend/s 16, v0x60000107e520_0;
L_0x6000013a77a0 .arith/mult 16, L_0x6000013a7660, L_0x6000013a7700;
L_0x6000013a7840 .part L_0x6000013a77a0, 15, 1;
LS_0x6000013a78e0_0_0 .concat [ 1 1 1 1], L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840;
LS_0x6000013a78e0_0_4 .concat [ 1 1 1 1], L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840;
LS_0x6000013a78e0_0_8 .concat [ 1 1 1 1], L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840;
LS_0x6000013a78e0_0_12 .concat [ 1 1 1 1], L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840, L_0x6000013a7840;
L_0x6000013a78e0 .concat [ 4 4 4 4], LS_0x6000013a78e0_0_0, LS_0x6000013a78e0_0_4, LS_0x6000013a78e0_0_8, LS_0x6000013a78e0_0_12;
L_0x6000013a7980 .concat [ 16 16 0 0], L_0x6000013a77a0, L_0x6000013a78e0;
S_0x138f52aa0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f59c20;
 .timescale 0 0;
P_0x6000038f7ec0 .param/l "col" 1 9 214, +C4<011>;
L_0x60000099f090 .functor AND 1, v0x60000106c2d0_0, L_0x6000013a7ac0, C4<1>, C4<1>;
L_0x60000099ec30 .functor AND 1, L_0x6000013a7ca0, v0x600001072d00_0, C4<1>, C4<1>;
L_0x60000099e7d0 .functor OR 1, L_0x6000013a7c00, L_0x60000099ec30, C4<0>, C4<0>;
L_0x60000099e370 .functor AND 1, L_0x1400d5080, L_0x60000099e7d0, C4<1>, C4<1>;
L_0x60000099df10 .functor AND 1, L_0x60000099e370, L_0x6000013a7de0, C4<1>, C4<1>;
v0x60000107fb10_0 .net *"_ivl_0", 3 0, L_0x6000013a7a20;  1 drivers
L_0x1400d4c48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000107fba0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d4c48;  1 drivers
v0x60000107fc30_0 .net *"_ivl_13", 0 0, L_0x6000013a7c00;  1 drivers
L_0x1400d4c90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000107fcc0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d4c90;  1 drivers
v0x60000107fd50_0 .net *"_ivl_17", 0 0, L_0x6000013a7ca0;  1 drivers
v0x60000107fde0_0 .net *"_ivl_20", 0 0, L_0x60000099ec30;  1 drivers
v0x60000107fe70_0 .net *"_ivl_22", 0 0, L_0x60000099e7d0;  1 drivers
v0x60000107ff00_0 .net *"_ivl_24", 0 0, L_0x60000099e370;  1 drivers
v0x600001078000_0 .net *"_ivl_25", 31 0, L_0x6000013a7d40;  1 drivers
L_0x1400d4cd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001078090_0 .net *"_ivl_28", 15 0, L_0x1400d4cd8;  1 drivers
L_0x1400d4d20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001078120_0 .net/2u *"_ivl_29", 31 0, L_0x1400d4d20;  1 drivers
L_0x1400d4bb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010781b0_0 .net *"_ivl_3", 1 0, L_0x1400d4bb8;  1 drivers
v0x600001078240_0 .net *"_ivl_31", 0 0, L_0x6000013a7de0;  1 drivers
L_0x1400d4c00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000010782d0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d4c00;  1 drivers
v0x600001078360_0 .net *"_ivl_6", 0 0, L_0x6000013a7ac0;  1 drivers
v0x6000010783f0_0 .net "do_clear", 0 0, L_0x60000099df10;  1 drivers
v0x600001078480_0 .net "load_weight", 0 0, L_0x60000099f090;  1 drivers
v0x600001078510_0 .net "weight_in", 7 0, L_0x6000013a7b60;  1 drivers
L_0x6000013a7a20 .concat [ 2 2 0 0], v0x60000106c240_0, L_0x1400d4bb8;
L_0x6000013a7ac0 .cmp/eq 4, L_0x6000013a7a20, L_0x1400d4c00;
L_0x6000013a7c00 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4c48;
L_0x6000013a7ca0 .cmp/eq 3, v0x60000107a400_0, L_0x1400d4c90;
L_0x6000013a7d40 .concat [ 16 16 0 0], v0x600001079b00_0, L_0x1400d4cd8;
L_0x6000013a7de0 .cmp/eq 32, L_0x6000013a7d40, L_0x1400d4d20;
S_0x138f502e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f52aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdb280 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdb2c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000107efd0_0 .net *"_ivl_11", 0 0, L_0x6000013a00a0;  1 drivers
v0x60000107f060_0 .net *"_ivl_12", 15 0, L_0x6000013a0140;  1 drivers
v0x60000107f0f0_0 .net/s *"_ivl_4", 15 0, L_0x6000013a7e80;  1 drivers
v0x60000107f180_0 .net/s *"_ivl_6", 15 0, L_0x6000013a7f20;  1 drivers
v0x60000107f210_0 .net/s "a_signed", 7 0, v0x60000107f3c0_0;  1 drivers
v0x60000107f2a0_0 .net "act_in", 7 0, v0x60000107ddd0_0;  alias, 1 drivers
v0x60000107f330_0 .var "act_out", 7 0;
v0x60000107f3c0_0 .var "act_reg", 7 0;
v0x60000107f450_0 .net "clear_acc", 0 0, L_0x60000099df10;  alias, 1 drivers
v0x60000107f4e0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107f570_0 .net "enable", 0 0, L_0x60000098c230;  alias, 1 drivers
v0x60000107f600_0 .net "load_weight", 0 0, L_0x60000099f090;  alias, 1 drivers
v0x60000107f690_0 .net/s "product", 15 0, L_0x6000013a0000;  1 drivers
v0x60000107f720_0 .net/s "product_ext", 31 0, L_0x6000013a01e0;  1 drivers
v0x60000107f7b0_0 .net "psum_in", 31 0, v0x600001002250_0;  alias, 1 drivers
v0x60000107f840_0 .var "psum_out", 31 0;
v0x60000107f8d0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000107f960_0 .net/s "w_signed", 7 0, v0x60000107fa80_0;  1 drivers
v0x60000107f9f0_0 .net "weight_in", 7 0, L_0x6000013a7b60;  alias, 1 drivers
v0x60000107fa80_0 .var "weight_reg", 7 0;
L_0x6000013a7e80 .extend/s 16, v0x60000107f3c0_0;
L_0x6000013a7f20 .extend/s 16, v0x60000107fa80_0;
L_0x6000013a0000 .arith/mult 16, L_0x6000013a7e80, L_0x6000013a7f20;
L_0x6000013a00a0 .part L_0x6000013a0000, 15, 1;
LS_0x6000013a0140_0_0 .concat [ 1 1 1 1], L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0;
LS_0x6000013a0140_0_4 .concat [ 1 1 1 1], L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0;
LS_0x6000013a0140_0_8 .concat [ 1 1 1 1], L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0;
LS_0x6000013a0140_0_12 .concat [ 1 1 1 1], L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0, L_0x6000013a00a0;
L_0x6000013a0140 .concat [ 4 4 4 4], LS_0x6000013a0140_0_0, LS_0x6000013a0140_0_4, LS_0x6000013a0140_0_8, LS_0x6000013a0140_0_12;
L_0x6000013a01e0 .concat [ 16 16 0 0], L_0x6000013a0000, L_0x6000013a0140;
S_0x138f50450 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f7fc0 .param/l "row" 1 9 198, +C4<00>;
L_0x6000009a0a80 .functor BUFZ 8, v0x6000010122e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4dc90 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0040 .param/l "row" 1 9 198, +C4<01>;
L_0x6000009a04d0 .functor BUFZ 8, v0x6000010125b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4de00 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f00c0 .param/l "row" 1 9 198, +C4<010>;
L_0x6000009a0070 .functor BUFZ 8, v0x600001012880_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4b640 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0140 .param/l "row" 1 9 198, +C4<011>;
L_0x6000009a0620 .functor BUFZ 8, v0x600001012b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138f4b7b0 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f01c0 .param/l "col" 1 9 279, +C4<00>;
L_0x60000099f9c0 .functor BUFZ 32, v0x600001011f80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000010785a0_0 .net *"_ivl_2", 31 0, L_0x60000099f9c0;  1 drivers
S_0x138f48ff0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0240 .param/l "col" 1 9 279, +C4<01>;
L_0x600000993bf0 .functor BUFZ 32, v0x6000010120a0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001078630_0 .net *"_ivl_2", 31 0, L_0x600000993bf0;  1 drivers
S_0x138f49160 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f02c0 .param/l "col" 1 9 279, +C4<010>;
L_0x60000098c000 .functor BUFZ 32, v0x6000010121c0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000010786c0_0 .net *"_ivl_2", 31 0, L_0x60000098c000;  1 drivers
S_0x138f469a0 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0340 .param/l "col" 1 9 279, +C4<011>;
L_0x60000098c070 .functor BUFZ 32, L_0x60000099f560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001078750_0 .net *"_ivl_2", 31 0, L_0x60000098c070;  1 drivers
S_0x138f46b10 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f03c0 .param/l "col" 1 9 206, +C4<00>;
S_0x138f44350 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0440 .param/l "col" 1 9 206, +C4<01>;
S_0x138f444c0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f04c0 .param/l "col" 1 9 206, +C4<010>;
S_0x138f41d00 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fb0030;
 .timescale 0 0;
P_0x6000038f0540 .param/l "col" 1 9 206, +C4<011>;
S_0x138f41e70 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138fd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x13985ca10 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x13985ca50 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x13985ca90 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x13985cad0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x13985cb10 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x13985cb50 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x60000098d030 .functor BUFZ 256, v0x600001074ea0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098d0a0 .functor BUFZ 256, v0x6000010759e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098d110 .functor BUFZ 256, v0x6000010747e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x60000107bd50_0 .var/i "b", 31 0;
v0x60000107bde0 .array "bank_addr", 3 0, 7 0;
v0x60000107be70_0 .net "bank_dma", 1 0, L_0x6000013a3f20;  1 drivers
v0x60000107bf00_0 .var "bank_dma_d", 1 0;
v0x600001074000_0 .net "bank_mxu_a", 1 0, L_0x6000013a3d40;  1 drivers
v0x600001074090_0 .var "bank_mxu_a_d", 1 0;
v0x600001074120_0 .net "bank_mxu_o", 1 0, L_0x6000013a3de0;  1 drivers
v0x6000010741b0_0 .net "bank_mxu_w", 1 0, L_0x6000013a3ca0;  1 drivers
v0x600001074240_0 .var "bank_mxu_w_d", 1 0;
v0x6000010742d0 .array "bank_rdata", 3 0;
v0x6000010742d0_0 .net v0x6000010742d0 0, 255 0, v0x60000107a9a0_0; 1 drivers
v0x6000010742d0_1 .net v0x6000010742d0 1, 255 0, v0x60000107aeb0_0; 1 drivers
v0x6000010742d0_2 .net v0x6000010742d0 2, 255 0, v0x60000107b3c0_0; 1 drivers
v0x6000010742d0_3 .net v0x6000010742d0 3, 255 0, v0x60000107b8d0_0; 1 drivers
v0x600001074360_0 .var "bank_re", 3 0;
v0x6000010743f0_0 .net "bank_vpu", 1 0, L_0x6000013a3e80;  1 drivers
v0x600001074480_0 .var "bank_vpu_d", 1 0;
v0x600001074510 .array "bank_wdata", 3 0, 255 0;
v0x6000010745a0_0 .var "bank_we", 3 0;
v0x600001074630_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010746c0_0 .net "dma_addr", 19 0, v0x6000010167f0_0;  alias, 1 drivers
v0x600001074750_0 .net "dma_rdata", 255 0, L_0x60000098d110;  alias, 1 drivers
v0x6000010747e0_0 .var "dma_rdata_reg", 255 0;
v0x600001074870_0 .net "dma_re", 0 0, L_0x60000098caf0;  alias, 1 drivers
v0x600001074900_0 .net "dma_ready", 0 0, L_0x60000139c5a0;  alias, 1 drivers
v0x600001074990_0 .net "dma_wdata", 255 0, L_0x60000098ca10;  alias, 1 drivers
v0x600001074a20_0 .net "dma_we", 0 0, L_0x60000098ca80;  alias, 1 drivers
v0x600001074ab0_0 .var "grant_dma", 3 0;
v0x600001074b40_0 .var "grant_mxu_a", 3 0;
v0x600001074bd0_0 .var "grant_mxu_o", 3 0;
v0x600001074c60_0 .var "grant_mxu_w", 3 0;
v0x600001074cf0_0 .var "grant_vpu", 3 0;
v0x600001074d80_0 .net "mxu_a_addr", 19 0, L_0x6000013a0fa0;  alias, 1 drivers
v0x600001074e10_0 .net "mxu_a_rdata", 255 0, L_0x60000098d030;  alias, 1 drivers
v0x600001074ea0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600001074f30_0 .net "mxu_a_re", 0 0, L_0x6000013a1040;  alias, 1 drivers
v0x600001074fc0_0 .net "mxu_a_ready", 0 0, L_0x60000139c460;  alias, 1 drivers
v0x600001075050_0 .net "mxu_o_addr", 19 0, L_0x6000013a1220;  alias, 1 drivers
v0x6000010750e0_0 .net "mxu_o_ready", 0 0, L_0x60000139c500;  alias, 1 drivers
v0x600001075170_0 .net "mxu_o_wdata", 255 0, L_0x6000013a1400;  alias, 1 drivers
v0x600001075200_0 .net "mxu_o_we", 0 0, L_0x60000098c4d0;  alias, 1 drivers
v0x600001075290_0 .net "mxu_w_addr", 19 0, L_0x6000013a0d20;  alias, 1 drivers
v0x600001075320_0 .net "mxu_w_rdata", 255 0, v0x6000010753b0_0;  alias, 1 drivers
v0x6000010753b0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600001075440_0 .net "mxu_w_re", 0 0, L_0x6000013a0dc0;  alias, 1 drivers
v0x6000010754d0_0 .net "mxu_w_ready", 0 0, L_0x60000139c320;  alias, 1 drivers
v0x600001075560_0 .var "req_dma", 3 0;
v0x6000010755f0_0 .var "req_mxu_a", 3 0;
v0x600001075680_0 .var "req_mxu_o", 3 0;
v0x600001075710_0 .var "req_mxu_w", 3 0;
v0x6000010757a0_0 .var "req_vpu", 3 0;
v0x600001075830_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010758c0_0 .net "vpu_addr", 19 0, v0x600001076fd0_0;  alias, 1 drivers
v0x600001075950_0 .net "vpu_rdata", 255 0, L_0x60000098d0a0;  alias, 1 drivers
v0x6000010759e0_0 .var "vpu_rdata_reg", 255 0;
v0x600001075a70_0 .net "vpu_re", 0 0, L_0x60000098c8c0;  alias, 1 drivers
v0x600001075b00_0 .net "vpu_ready", 0 0, L_0x60000139c3c0;  alias, 1 drivers
v0x600001075b90_0 .net "vpu_wdata", 255 0, L_0x60000098c7e0;  alias, 1 drivers
v0x600001075c20_0 .net "vpu_we", 0 0, L_0x60000098c850;  alias, 1 drivers
v0x600001075cb0_0 .net "word_dma", 7 0, L_0x60000139c280;  1 drivers
v0x600001075d40_0 .net "word_mxu_a", 7 0, L_0x60000139c0a0;  1 drivers
v0x600001075dd0_0 .net "word_mxu_o", 7 0, L_0x60000139c140;  1 drivers
v0x600001075e60_0 .net "word_mxu_w", 7 0, L_0x60000139c000;  1 drivers
v0x600001075ef0_0 .net "word_vpu", 7 0, L_0x60000139c1e0;  1 drivers
E_0x6000038f0d40/0 .event anyedge, v0x600001074240_0, v0x60000107a9a0_0, v0x60000107aeb0_0, v0x60000107b3c0_0;
E_0x6000038f0d40/1 .event anyedge, v0x60000107b8d0_0, v0x600001074090_0, v0x600001074480_0, v0x60000107bf00_0;
E_0x6000038f0d40 .event/or E_0x6000038f0d40/0, E_0x6000038f0d40/1;
E_0x6000038f0dc0/0 .event anyedge, v0x600001075710_0, v0x6000010755f0_0, v0x600001075680_0, v0x6000010757a0_0;
E_0x6000038f0dc0/1 .event anyedge, v0x600001075560_0, v0x600001074c60_0, v0x600001075e60_0, v0x600001074b40_0;
E_0x6000038f0dc0/2 .event anyedge, v0x600001075d40_0, v0x600001074bd0_0, v0x600001075dd0_0, v0x600001075170_0;
E_0x6000038f0dc0/3 .event anyedge, v0x600001074cf0_0, v0x600001075ef0_0, v0x600001075b90_0, v0x600001075c20_0;
E_0x6000038f0dc0/4 .event anyedge, v0x600001075a70_0, v0x600001074ab0_0, v0x600001075cb0_0, v0x600001016ac0_0;
E_0x6000038f0dc0/5 .event anyedge, v0x600001016be0_0, v0x600001016910_0;
E_0x6000038f0dc0 .event/or E_0x6000038f0dc0/0, E_0x6000038f0dc0/1, E_0x6000038f0dc0/2, E_0x6000038f0dc0/3, E_0x6000038f0dc0/4, E_0x6000038f0dc0/5;
E_0x6000038f0e00/0 .event anyedge, v0x600001075440_0, v0x6000010741b0_0, v0x600001074f30_0, v0x600001074000_0;
E_0x6000038f0e00/1 .event anyedge, v0x600001075200_0, v0x600001074120_0, v0x600001075c20_0, v0x600001075a70_0;
E_0x6000038f0e00/2 .event anyedge, v0x6000010743f0_0, v0x600001016be0_0, v0x600001016910_0, v0x60000107be70_0;
E_0x6000038f0e00 .event/or E_0x6000038f0e00/0, E_0x6000038f0e00/1, E_0x6000038f0e00/2;
L_0x6000013a37a0 .part v0x6000010745a0_0, 0, 1;
L_0x6000013a3840 .part v0x600001074360_0, 0, 1;
L_0x6000013a38e0 .part v0x6000010745a0_0, 1, 1;
L_0x6000013a3980 .part v0x600001074360_0, 1, 1;
L_0x6000013a3a20 .part v0x6000010745a0_0, 2, 1;
L_0x6000013a3ac0 .part v0x600001074360_0, 2, 1;
L_0x6000013a3b60 .part v0x6000010745a0_0, 3, 1;
L_0x6000013a3c00 .part v0x600001074360_0, 3, 1;
L_0x6000013a3ca0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013a0d20 (v0x60000107bb10_0) S_0x139830700;
L_0x6000013a3d40 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013a0fa0 (v0x60000107bb10_0) S_0x139830700;
L_0x6000013a3de0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013a1220 (v0x60000107bb10_0) S_0x139830700;
L_0x6000013a3e80 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001076fd0_0 (v0x60000107bb10_0) S_0x139830700;
L_0x6000013a3f20 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000010167f0_0 (v0x60000107bb10_0) S_0x139830700;
L_0x60000139c000 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013a0d20 (v0x60000107bc30_0) S_0x13982df40;
L_0x60000139c0a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013a0fa0 (v0x60000107bc30_0) S_0x13982df40;
L_0x60000139c140 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013a1220 (v0x60000107bc30_0) S_0x13982df40;
L_0x60000139c1e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001076fd0_0 (v0x60000107bc30_0) S_0x13982df40;
L_0x60000139c280 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000010167f0_0 (v0x60000107bc30_0) S_0x13982df40;
L_0x60000139c320 .part/v v0x600001074c60_0, L_0x6000013a3ca0, 1;
L_0x60000139c460 .part/v v0x600001074b40_0, L_0x6000013a3d40, 1;
L_0x60000139c500 .part/v v0x600001074bd0_0, L_0x6000013a3de0, 1;
L_0x60000139c3c0 .part/v v0x600001074cf0_0, L_0x6000013a3e80, 1;
L_0x60000139c5a0 .part/v v0x600001074ab0_0, L_0x6000013a3f20, 1;
S_0x13985cb90 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138f41e70;
 .timescale 0 0;
P_0x6000038f0e40 .param/l "i" 1 11 184, +C4<00>;
S_0x139837880 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x13985cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cda800 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cda840 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000107bde0_0 .array/port v0x60000107bde0, 0;
v0x60000107a760_0 .net "addr", 7 0, v0x60000107bde0_0;  1 drivers
v0x60000107a7f0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107a880_0 .var/i "i", 31 0;
v0x60000107a910 .array "mem", 255 0, 255 0;
v0x60000107a9a0_0 .var "rdata", 255 0;
v0x60000107aa30_0 .net "re", 0 0, L_0x6000013a3840;  1 drivers
v0x600001074510_0 .array/port v0x600001074510, 0;
v0x60000107aac0_0 .net "wdata", 255 0, v0x600001074510_0;  1 drivers
v0x60000107ab50_0 .net "we", 0 0, L_0x6000013a37a0;  1 drivers
S_0x1398379f0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138f41e70;
 .timescale 0 0;
P_0x6000038f0f80 .param/l "i" 1 11 184, +C4<01>;
S_0x139835230 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x1398379f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cdb300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cdb340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000107bde0_1 .array/port v0x60000107bde0, 1;
v0x60000107ac70_0 .net "addr", 7 0, v0x60000107bde0_1;  1 drivers
v0x60000107ad00_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107ad90_0 .var/i "i", 31 0;
v0x60000107ae20 .array "mem", 255 0, 255 0;
v0x60000107aeb0_0 .var "rdata", 255 0;
v0x60000107af40_0 .net "re", 0 0, L_0x6000013a3980;  1 drivers
v0x600001074510_1 .array/port v0x600001074510, 1;
v0x60000107afd0_0 .net "wdata", 255 0, v0x600001074510_1;  1 drivers
v0x60000107b060_0 .net "we", 0 0, L_0x6000013a38e0;  1 drivers
S_0x1398353a0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138f41e70;
 .timescale 0 0;
P_0x6000038f10c0 .param/l "i" 1 11 184, +C4<010>;
S_0x139832be0 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x1398353a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cdb380 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cdb3c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000107bde0_2 .array/port v0x60000107bde0, 2;
v0x60000107b180_0 .net "addr", 7 0, v0x60000107bde0_2;  1 drivers
v0x60000107b210_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107b2a0_0 .var/i "i", 31 0;
v0x60000107b330 .array "mem", 255 0, 255 0;
v0x60000107b3c0_0 .var "rdata", 255 0;
v0x60000107b450_0 .net "re", 0 0, L_0x6000013a3ac0;  1 drivers
v0x600001074510_2 .array/port v0x600001074510, 2;
v0x60000107b4e0_0 .net "wdata", 255 0, v0x600001074510_2;  1 drivers
v0x60000107b570_0 .net "we", 0 0, L_0x6000013a3a20;  1 drivers
S_0x139832d50 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138f41e70;
 .timescale 0 0;
P_0x6000038f1200 .param/l "i" 1 11 184, +C4<011>;
S_0x139830590 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x139832d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cdb400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cdb440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x60000107bde0_3 .array/port v0x60000107bde0, 3;
v0x60000107b690_0 .net "addr", 7 0, v0x60000107bde0_3;  1 drivers
v0x60000107b720_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000107b7b0_0 .var/i "i", 31 0;
v0x60000107b840 .array "mem", 255 0, 255 0;
v0x60000107b8d0_0 .var "rdata", 255 0;
v0x60000107b960_0 .net "re", 0 0, L_0x6000013a3c00;  1 drivers
v0x600001074510_3 .array/port v0x600001074510, 3;
v0x60000107b9f0_0 .net "wdata", 255 0, v0x600001074510_3;  1 drivers
v0x60000107ba80_0 .net "we", 0 0, L_0x6000013a3b60;  1 drivers
S_0x139830700 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138f41e70;
 .timescale 0 0;
v0x60000107bb10_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x139830700
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x60000107bb10_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x60000107bb10_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13982df40 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138f41e70;
 .timescale 0 0;
v0x60000107bc30_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13982df40
TD_tb_top.dut.tpc_gen\x5B1\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x60000107bc30_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13982e0b0 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138fd2400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139030600 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139030640 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139030680 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x1390306c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139030700 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x139030740 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x139030780 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x1390307c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x139030800 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x139030840 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x139030880 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x1390308c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x139030900 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x139030940 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x139030980 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x1390309c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x139030a00 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x139030a40 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x139030a80 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x139030ac0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x139030b00 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x139030b40 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x139030b80 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x139030bc0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x139030c00 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x139030c40 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x139030c80 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x139030cc0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x139030d00 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x60000098c620 .functor BUFZ 256, L_0x6000013a2e40, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098c690 .functor BUFZ 256, L_0x6000013a2f80, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098c700 .functor BUFZ 1, v0x600001076880_0, C4<0>, C4<0>, C4<0>;
L_0x60000098c7e0 .functor BUFZ 256, v0x600001077330_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098c850 .functor BUFZ 1, v0x600001077450_0, C4<0>, C4<0>, C4<0>;
L_0x60000098c8c0 .functor BUFZ 1, v0x600001077180_0, C4<0>, C4<0>, C4<0>;
v0x600001075f80_0 .net *"_ivl_48", 255 0, L_0x6000013a2e40;  1 drivers
v0x600001076010_0 .net *"_ivl_50", 6 0, L_0x6000013a2ee0;  1 drivers
L_0x1400d5428 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010760a0_0 .net *"_ivl_53", 1 0, L_0x1400d5428;  1 drivers
v0x600001076130_0 .net *"_ivl_56", 255 0, L_0x6000013a2f80;  1 drivers
v0x6000010761c0_0 .net *"_ivl_58", 6 0, L_0x6000013a3020;  1 drivers
L_0x1400d5470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001076250_0 .net *"_ivl_61", 1 0, L_0x1400d5470;  1 drivers
L_0x1400d54b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010762e0_0 .net/2u *"_ivl_64", 2 0, L_0x1400d54b8;  1 drivers
v0x600001076370_0 .var "addr_reg", 19 0;
v0x600001076400_0 .var "alu_result", 255 0;
v0x600001076490_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001076520_0 .net "cmd", 127 0, v0x600001011cb0_0;  alias, 1 drivers
v0x6000010765b0_0 .net "cmd_done", 0 0, L_0x60000098c700;  alias, 1 drivers
v0x600001076640_0 .net "cmd_ready", 0 0, L_0x6000013a30c0;  alias, 1 drivers
v0x6000010766d0_0 .var "cmd_reg", 127 0;
v0x600001076760_0 .net "cmd_valid", 0 0, L_0x6000009a1340;  alias, 1 drivers
v0x6000010767f0_0 .net "count", 15 0, L_0x6000013a2da0;  1 drivers
v0x600001076880_0 .var "done_reg", 0 0;
v0x600001076910_0 .var "elem_count", 15 0;
v0x6000010769a0_0 .net "imm", 15 0, L_0x6000013a2c60;  1 drivers
v0x600001076a30_0 .var/i "lane", 31 0;
v0x600001076ac0 .array "lane_a", 15 0;
v0x600001076ac0_0 .net v0x600001076ac0 0, 15 0, L_0x6000013a1540; 1 drivers
v0x600001076ac0_1 .net v0x600001076ac0 1, 15 0, L_0x6000013a1680; 1 drivers
v0x600001076ac0_2 .net v0x600001076ac0 2, 15 0, L_0x6000013a17c0; 1 drivers
v0x600001076ac0_3 .net v0x600001076ac0 3, 15 0, L_0x6000013a1900; 1 drivers
v0x600001076ac0_4 .net v0x600001076ac0 4, 15 0, L_0x6000013a1a40; 1 drivers
v0x600001076ac0_5 .net v0x600001076ac0 5, 15 0, L_0x6000013a1b80; 1 drivers
v0x600001076ac0_6 .net v0x600001076ac0 6, 15 0, L_0x6000013a1cc0; 1 drivers
v0x600001076ac0_7 .net v0x600001076ac0 7, 15 0, L_0x6000013a1e00; 1 drivers
v0x600001076ac0_8 .net v0x600001076ac0 8, 15 0, L_0x6000013a1f40; 1 drivers
v0x600001076ac0_9 .net v0x600001076ac0 9, 15 0, L_0x6000013a2080; 1 drivers
v0x600001076ac0_10 .net v0x600001076ac0 10, 15 0, L_0x6000013a2260; 1 drivers
v0x600001076ac0_11 .net v0x600001076ac0 11, 15 0, L_0x6000013a2300; 1 drivers
v0x600001076ac0_12 .net v0x600001076ac0 12, 15 0, L_0x6000013a2440; 1 drivers
v0x600001076ac0_13 .net v0x600001076ac0 13, 15 0, L_0x6000013a2580; 1 drivers
v0x600001076ac0_14 .net v0x600001076ac0 14, 15 0, L_0x6000013a26c0; 1 drivers
v0x600001076ac0_15 .net v0x600001076ac0 15, 15 0, L_0x6000013a2800; 1 drivers
v0x600001076b50 .array "lane_b", 15 0;
v0x600001076b50_0 .net v0x600001076b50 0, 15 0, L_0x6000013a15e0; 1 drivers
v0x600001076b50_1 .net v0x600001076b50 1, 15 0, L_0x6000013a1720; 1 drivers
v0x600001076b50_2 .net v0x600001076b50 2, 15 0, L_0x6000013a1860; 1 drivers
v0x600001076b50_3 .net v0x600001076b50 3, 15 0, L_0x6000013a19a0; 1 drivers
v0x600001076b50_4 .net v0x600001076b50 4, 15 0, L_0x6000013a1ae0; 1 drivers
v0x600001076b50_5 .net v0x600001076b50 5, 15 0, L_0x6000013a1c20; 1 drivers
v0x600001076b50_6 .net v0x600001076b50 6, 15 0, L_0x6000013a1d60; 1 drivers
v0x600001076b50_7 .net v0x600001076b50 7, 15 0, L_0x6000013a1ea0; 1 drivers
v0x600001076b50_8 .net v0x600001076b50 8, 15 0, L_0x6000013a1fe0; 1 drivers
v0x600001076b50_9 .net v0x600001076b50 9, 15 0, L_0x6000013a21c0; 1 drivers
v0x600001076b50_10 .net v0x600001076b50 10, 15 0, L_0x6000013a2120; 1 drivers
v0x600001076b50_11 .net v0x600001076b50 11, 15 0, L_0x6000013a23a0; 1 drivers
v0x600001076b50_12 .net v0x600001076b50 12, 15 0, L_0x6000013a24e0; 1 drivers
v0x600001076b50_13 .net v0x600001076b50 13, 15 0, L_0x6000013a2620; 1 drivers
v0x600001076b50_14 .net v0x600001076b50 14, 15 0, L_0x6000013a2760; 1 drivers
v0x600001076b50_15 .net v0x600001076b50 15, 15 0, L_0x6000013a28a0; 1 drivers
v0x600001076be0 .array "lane_result", 15 0, 15 0;
v0x600001076c70_0 .net "mem_addr", 19 0, L_0x6000013a2d00;  1 drivers
v0x600001076d00_0 .net "opcode", 7 0, L_0x6000013a2940;  1 drivers
v0x600001076d90_0 .var "reduce_result", 15 0;
v0x600001076e20 .array "reduce_tree", 79 0, 15 0;
v0x600001076eb0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001076f40_0 .net "sram_addr", 19 0, v0x600001076fd0_0;  alias, 1 drivers
v0x600001076fd0_0 .var "sram_addr_reg", 19 0;
v0x600001077060_0 .net "sram_rdata", 255 0, L_0x60000098d0a0;  alias, 1 drivers
v0x6000010770f0_0 .net "sram_re", 0 0, L_0x60000098c8c0;  alias, 1 drivers
v0x600001077180_0 .var "sram_re_reg", 0 0;
v0x600001077210_0 .net "sram_ready", 0 0, L_0x60000139c3c0;  alias, 1 drivers
v0x6000010772a0_0 .net "sram_wdata", 255 0, L_0x60000098c7e0;  alias, 1 drivers
v0x600001077330_0 .var "sram_wdata_reg", 255 0;
v0x6000010773c0_0 .net "sram_we", 0 0, L_0x60000098c850;  alias, 1 drivers
v0x600001077450_0 .var "sram_we_reg", 0 0;
v0x6000010774e0_0 .var/i "stage", 31 0;
v0x600001077570_0 .var "state", 2 0;
v0x600001077600_0 .net "subop", 7 0, L_0x6000013a29e0;  1 drivers
v0x600001077690_0 .net "vd", 4 0, L_0x6000013a2a80;  1 drivers
v0x600001077720 .array "vrf", 31 0, 255 0;
v0x6000010777b0_0 .net "vs1", 4 0, L_0x6000013a2b20;  1 drivers
v0x600001077840_0 .net "vs1_data", 255 0, L_0x60000098c620;  1 drivers
v0x6000010778d0_0 .net "vs2", 4 0, L_0x6000013a2bc0;  1 drivers
v0x600001077960_0 .net "vs2_data", 255 0, L_0x60000098c690;  1 drivers
E_0x6000038f1b00/0 .event anyedge, v0x600001076ac0_0, v0x600001076ac0_1, v0x600001076ac0_2, v0x600001076ac0_3;
E_0x6000038f1b00/1 .event anyedge, v0x600001076ac0_4, v0x600001076ac0_5, v0x600001076ac0_6, v0x600001076ac0_7;
E_0x6000038f1b00/2 .event anyedge, v0x600001076ac0_8, v0x600001076ac0_9, v0x600001076ac0_10, v0x600001076ac0_11;
E_0x6000038f1b00/3 .event anyedge, v0x600001076ac0_12, v0x600001076ac0_13, v0x600001076ac0_14, v0x600001076ac0_15;
v0x600001076e20_0 .array/port v0x600001076e20, 0;
v0x600001076e20_1 .array/port v0x600001076e20, 1;
v0x600001076e20_2 .array/port v0x600001076e20, 2;
E_0x6000038f1b00/4 .event anyedge, v0x600001077600_0, v0x600001076e20_0, v0x600001076e20_1, v0x600001076e20_2;
v0x600001076e20_3 .array/port v0x600001076e20, 3;
v0x600001076e20_4 .array/port v0x600001076e20, 4;
v0x600001076e20_5 .array/port v0x600001076e20, 5;
v0x600001076e20_6 .array/port v0x600001076e20, 6;
E_0x6000038f1b00/5 .event anyedge, v0x600001076e20_3, v0x600001076e20_4, v0x600001076e20_5, v0x600001076e20_6;
v0x600001076e20_7 .array/port v0x600001076e20, 7;
v0x600001076e20_8 .array/port v0x600001076e20, 8;
v0x600001076e20_9 .array/port v0x600001076e20, 9;
v0x600001076e20_10 .array/port v0x600001076e20, 10;
E_0x6000038f1b00/6 .event anyedge, v0x600001076e20_7, v0x600001076e20_8, v0x600001076e20_9, v0x600001076e20_10;
v0x600001076e20_11 .array/port v0x600001076e20, 11;
v0x600001076e20_12 .array/port v0x600001076e20, 12;
v0x600001076e20_13 .array/port v0x600001076e20, 13;
v0x600001076e20_14 .array/port v0x600001076e20, 14;
E_0x6000038f1b00/7 .event anyedge, v0x600001076e20_11, v0x600001076e20_12, v0x600001076e20_13, v0x600001076e20_14;
v0x600001076e20_15 .array/port v0x600001076e20, 15;
v0x600001076e20_16 .array/port v0x600001076e20, 16;
v0x600001076e20_17 .array/port v0x600001076e20, 17;
v0x600001076e20_18 .array/port v0x600001076e20, 18;
E_0x6000038f1b00/8 .event anyedge, v0x600001076e20_15, v0x600001076e20_16, v0x600001076e20_17, v0x600001076e20_18;
v0x600001076e20_19 .array/port v0x600001076e20, 19;
v0x600001076e20_20 .array/port v0x600001076e20, 20;
v0x600001076e20_21 .array/port v0x600001076e20, 21;
v0x600001076e20_22 .array/port v0x600001076e20, 22;
E_0x6000038f1b00/9 .event anyedge, v0x600001076e20_19, v0x600001076e20_20, v0x600001076e20_21, v0x600001076e20_22;
v0x600001076e20_23 .array/port v0x600001076e20, 23;
v0x600001076e20_24 .array/port v0x600001076e20, 24;
v0x600001076e20_25 .array/port v0x600001076e20, 25;
v0x600001076e20_26 .array/port v0x600001076e20, 26;
E_0x6000038f1b00/10 .event anyedge, v0x600001076e20_23, v0x600001076e20_24, v0x600001076e20_25, v0x600001076e20_26;
v0x600001076e20_27 .array/port v0x600001076e20, 27;
v0x600001076e20_28 .array/port v0x600001076e20, 28;
v0x600001076e20_29 .array/port v0x600001076e20, 29;
v0x600001076e20_30 .array/port v0x600001076e20, 30;
E_0x6000038f1b00/11 .event anyedge, v0x600001076e20_27, v0x600001076e20_28, v0x600001076e20_29, v0x600001076e20_30;
v0x600001076e20_31 .array/port v0x600001076e20, 31;
v0x600001076e20_32 .array/port v0x600001076e20, 32;
v0x600001076e20_33 .array/port v0x600001076e20, 33;
v0x600001076e20_34 .array/port v0x600001076e20, 34;
E_0x6000038f1b00/12 .event anyedge, v0x600001076e20_31, v0x600001076e20_32, v0x600001076e20_33, v0x600001076e20_34;
v0x600001076e20_35 .array/port v0x600001076e20, 35;
v0x600001076e20_36 .array/port v0x600001076e20, 36;
v0x600001076e20_37 .array/port v0x600001076e20, 37;
v0x600001076e20_38 .array/port v0x600001076e20, 38;
E_0x6000038f1b00/13 .event anyedge, v0x600001076e20_35, v0x600001076e20_36, v0x600001076e20_37, v0x600001076e20_38;
v0x600001076e20_39 .array/port v0x600001076e20, 39;
v0x600001076e20_40 .array/port v0x600001076e20, 40;
v0x600001076e20_41 .array/port v0x600001076e20, 41;
v0x600001076e20_42 .array/port v0x600001076e20, 42;
E_0x6000038f1b00/14 .event anyedge, v0x600001076e20_39, v0x600001076e20_40, v0x600001076e20_41, v0x600001076e20_42;
v0x600001076e20_43 .array/port v0x600001076e20, 43;
v0x600001076e20_44 .array/port v0x600001076e20, 44;
v0x600001076e20_45 .array/port v0x600001076e20, 45;
v0x600001076e20_46 .array/port v0x600001076e20, 46;
E_0x6000038f1b00/15 .event anyedge, v0x600001076e20_43, v0x600001076e20_44, v0x600001076e20_45, v0x600001076e20_46;
v0x600001076e20_47 .array/port v0x600001076e20, 47;
v0x600001076e20_48 .array/port v0x600001076e20, 48;
v0x600001076e20_49 .array/port v0x600001076e20, 49;
v0x600001076e20_50 .array/port v0x600001076e20, 50;
E_0x6000038f1b00/16 .event anyedge, v0x600001076e20_47, v0x600001076e20_48, v0x600001076e20_49, v0x600001076e20_50;
v0x600001076e20_51 .array/port v0x600001076e20, 51;
v0x600001076e20_52 .array/port v0x600001076e20, 52;
v0x600001076e20_53 .array/port v0x600001076e20, 53;
v0x600001076e20_54 .array/port v0x600001076e20, 54;
E_0x6000038f1b00/17 .event anyedge, v0x600001076e20_51, v0x600001076e20_52, v0x600001076e20_53, v0x600001076e20_54;
v0x600001076e20_55 .array/port v0x600001076e20, 55;
v0x600001076e20_56 .array/port v0x600001076e20, 56;
v0x600001076e20_57 .array/port v0x600001076e20, 57;
v0x600001076e20_58 .array/port v0x600001076e20, 58;
E_0x6000038f1b00/18 .event anyedge, v0x600001076e20_55, v0x600001076e20_56, v0x600001076e20_57, v0x600001076e20_58;
v0x600001076e20_59 .array/port v0x600001076e20, 59;
v0x600001076e20_60 .array/port v0x600001076e20, 60;
v0x600001076e20_61 .array/port v0x600001076e20, 61;
v0x600001076e20_62 .array/port v0x600001076e20, 62;
E_0x6000038f1b00/19 .event anyedge, v0x600001076e20_59, v0x600001076e20_60, v0x600001076e20_61, v0x600001076e20_62;
v0x600001076e20_63 .array/port v0x600001076e20, 63;
v0x600001076e20_64 .array/port v0x600001076e20, 64;
v0x600001076e20_65 .array/port v0x600001076e20, 65;
v0x600001076e20_66 .array/port v0x600001076e20, 66;
E_0x6000038f1b00/20 .event anyedge, v0x600001076e20_63, v0x600001076e20_64, v0x600001076e20_65, v0x600001076e20_66;
v0x600001076e20_67 .array/port v0x600001076e20, 67;
v0x600001076e20_68 .array/port v0x600001076e20, 68;
v0x600001076e20_69 .array/port v0x600001076e20, 69;
v0x600001076e20_70 .array/port v0x600001076e20, 70;
E_0x6000038f1b00/21 .event anyedge, v0x600001076e20_67, v0x600001076e20_68, v0x600001076e20_69, v0x600001076e20_70;
v0x600001076e20_71 .array/port v0x600001076e20, 71;
v0x600001076e20_72 .array/port v0x600001076e20, 72;
v0x600001076e20_73 .array/port v0x600001076e20, 73;
v0x600001076e20_74 .array/port v0x600001076e20, 74;
E_0x6000038f1b00/22 .event anyedge, v0x600001076e20_71, v0x600001076e20_72, v0x600001076e20_73, v0x600001076e20_74;
v0x600001076e20_75 .array/port v0x600001076e20, 75;
v0x600001076e20_76 .array/port v0x600001076e20, 76;
v0x600001076e20_77 .array/port v0x600001076e20, 77;
v0x600001076e20_78 .array/port v0x600001076e20, 78;
E_0x6000038f1b00/23 .event anyedge, v0x600001076e20_75, v0x600001076e20_76, v0x600001076e20_77, v0x600001076e20_78;
v0x600001076e20_79 .array/port v0x600001076e20, 79;
E_0x6000038f1b00/24 .event anyedge, v0x600001076e20_79;
E_0x6000038f1b00 .event/or E_0x6000038f1b00/0, E_0x6000038f1b00/1, E_0x6000038f1b00/2, E_0x6000038f1b00/3, E_0x6000038f1b00/4, E_0x6000038f1b00/5, E_0x6000038f1b00/6, E_0x6000038f1b00/7, E_0x6000038f1b00/8, E_0x6000038f1b00/9, E_0x6000038f1b00/10, E_0x6000038f1b00/11, E_0x6000038f1b00/12, E_0x6000038f1b00/13, E_0x6000038f1b00/14, E_0x6000038f1b00/15, E_0x6000038f1b00/16, E_0x6000038f1b00/17, E_0x6000038f1b00/18, E_0x6000038f1b00/19, E_0x6000038f1b00/20, E_0x6000038f1b00/21, E_0x6000038f1b00/22, E_0x6000038f1b00/23, E_0x6000038f1b00/24;
L_0x6000013a1540 .part L_0x60000098c620, 0, 16;
L_0x6000013a15e0 .part L_0x60000098c690, 0, 16;
L_0x6000013a1680 .part L_0x60000098c620, 16, 16;
L_0x6000013a1720 .part L_0x60000098c690, 16, 16;
L_0x6000013a17c0 .part L_0x60000098c620, 32, 16;
L_0x6000013a1860 .part L_0x60000098c690, 32, 16;
L_0x6000013a1900 .part L_0x60000098c620, 48, 16;
L_0x6000013a19a0 .part L_0x60000098c690, 48, 16;
L_0x6000013a1a40 .part L_0x60000098c620, 64, 16;
L_0x6000013a1ae0 .part L_0x60000098c690, 64, 16;
L_0x6000013a1b80 .part L_0x60000098c620, 80, 16;
L_0x6000013a1c20 .part L_0x60000098c690, 80, 16;
L_0x6000013a1cc0 .part L_0x60000098c620, 96, 16;
L_0x6000013a1d60 .part L_0x60000098c690, 96, 16;
L_0x6000013a1e00 .part L_0x60000098c620, 112, 16;
L_0x6000013a1ea0 .part L_0x60000098c690, 112, 16;
L_0x6000013a1f40 .part L_0x60000098c620, 128, 16;
L_0x6000013a1fe0 .part L_0x60000098c690, 128, 16;
L_0x6000013a2080 .part L_0x60000098c620, 144, 16;
L_0x6000013a21c0 .part L_0x60000098c690, 144, 16;
L_0x6000013a2260 .part L_0x60000098c620, 160, 16;
L_0x6000013a2120 .part L_0x60000098c690, 160, 16;
L_0x6000013a2300 .part L_0x60000098c620, 176, 16;
L_0x6000013a23a0 .part L_0x60000098c690, 176, 16;
L_0x6000013a2440 .part L_0x60000098c620, 192, 16;
L_0x6000013a24e0 .part L_0x60000098c690, 192, 16;
L_0x6000013a2580 .part L_0x60000098c620, 208, 16;
L_0x6000013a2620 .part L_0x60000098c690, 208, 16;
L_0x6000013a26c0 .part L_0x60000098c620, 224, 16;
L_0x6000013a2760 .part L_0x60000098c690, 224, 16;
L_0x6000013a2800 .part L_0x60000098c620, 240, 16;
L_0x6000013a28a0 .part L_0x60000098c690, 240, 16;
L_0x6000013a2940 .part v0x600001011cb0_0, 120, 8;
L_0x6000013a29e0 .part v0x600001011cb0_0, 112, 8;
L_0x6000013a2a80 .part v0x600001011cb0_0, 112, 5;
L_0x6000013a2b20 .part v0x600001011cb0_0, 107, 5;
L_0x6000013a2bc0 .part v0x600001011cb0_0, 102, 5;
L_0x6000013a2c60 .part v0x600001011cb0_0, 32, 16;
L_0x6000013a2d00 .part v0x600001011cb0_0, 76, 20;
L_0x6000013a2da0 .part v0x600001011cb0_0, 48, 16;
L_0x6000013a2e40 .array/port v0x600001077720, L_0x6000013a2ee0;
L_0x6000013a2ee0 .concat [ 5 2 0 0], L_0x6000013a2b20, L_0x1400d5428;
L_0x6000013a2f80 .array/port v0x600001077720, L_0x6000013a3020;
L_0x6000013a3020 .concat [ 5 2 0 0], L_0x6000013a2bc0, L_0x1400d5470;
L_0x6000013a30c0 .cmp/eq 3, v0x600001077570_0, L_0x1400d54b8;
S_0x139826c50 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1b40 .param/l "i" 1 12 117, +C4<00>;
v0x600001076be0_0 .array/port v0x600001076be0, 0;
v0x600001076be0_1 .array/port v0x600001076be0, 1;
v0x600001076be0_2 .array/port v0x600001076be0, 2;
v0x600001076be0_3 .array/port v0x600001076be0, 3;
E_0x6000038f1bc0/0 .event anyedge, v0x600001076be0_0, v0x600001076be0_1, v0x600001076be0_2, v0x600001076be0_3;
v0x600001076be0_4 .array/port v0x600001076be0, 4;
v0x600001076be0_5 .array/port v0x600001076be0, 5;
v0x600001076be0_6 .array/port v0x600001076be0, 6;
v0x600001076be0_7 .array/port v0x600001076be0, 7;
E_0x6000038f1bc0/1 .event anyedge, v0x600001076be0_4, v0x600001076be0_5, v0x600001076be0_6, v0x600001076be0_7;
v0x600001076be0_8 .array/port v0x600001076be0, 8;
v0x600001076be0_9 .array/port v0x600001076be0, 9;
v0x600001076be0_10 .array/port v0x600001076be0, 10;
v0x600001076be0_11 .array/port v0x600001076be0, 11;
E_0x6000038f1bc0/2 .event anyedge, v0x600001076be0_8, v0x600001076be0_9, v0x600001076be0_10, v0x600001076be0_11;
v0x600001076be0_12 .array/port v0x600001076be0, 12;
v0x600001076be0_13 .array/port v0x600001076be0, 13;
v0x600001076be0_14 .array/port v0x600001076be0, 14;
v0x600001076be0_15 .array/port v0x600001076be0, 15;
E_0x6000038f1bc0/3 .event anyedge, v0x600001076be0_12, v0x600001076be0_13, v0x600001076be0_14, v0x600001076be0_15;
E_0x6000038f1bc0 .event/or E_0x6000038f1bc0/0, E_0x6000038f1bc0/1, E_0x6000038f1bc0/2, E_0x6000038f1bc0/3;
E_0x6000038f1c00/0 .event anyedge, v0x600001077600_0, v0x600001076ac0_0, v0x600001076ac0_1, v0x600001076ac0_2;
E_0x6000038f1c00/1 .event anyedge, v0x600001076ac0_3, v0x600001076ac0_4, v0x600001076ac0_5, v0x600001076ac0_6;
E_0x6000038f1c00/2 .event anyedge, v0x600001076ac0_7, v0x600001076ac0_8, v0x600001076ac0_9, v0x600001076ac0_10;
E_0x6000038f1c00/3 .event anyedge, v0x600001076ac0_11, v0x600001076ac0_12, v0x600001076ac0_13, v0x600001076ac0_14;
E_0x6000038f1c00/4 .event anyedge, v0x600001076ac0_15, v0x600001076b50_0, v0x600001076b50_1, v0x600001076b50_2;
E_0x6000038f1c00/5 .event anyedge, v0x600001076b50_3, v0x600001076b50_4, v0x600001076b50_5, v0x600001076b50_6;
E_0x6000038f1c00/6 .event anyedge, v0x600001076b50_7, v0x600001076b50_8, v0x600001076b50_9, v0x600001076b50_10;
E_0x6000038f1c00/7 .event anyedge, v0x600001076b50_11, v0x600001076b50_12, v0x600001076b50_13, v0x600001076b50_14;
E_0x6000038f1c00/8 .event anyedge, v0x600001076b50_15, v0x6000010769a0_0;
E_0x6000038f1c00 .event/or E_0x6000038f1c00/0, E_0x6000038f1c00/1, E_0x6000038f1c00/2, E_0x6000038f1c00/3, E_0x6000038f1c00/4, E_0x6000038f1c00/5, E_0x6000038f1c00/6, E_0x6000038f1c00/7, E_0x6000038f1c00/8;
S_0x139826dc0 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1c40 .param/l "i" 1 12 117, +C4<01>;
S_0x139824600 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1cc0 .param/l "i" 1 12 117, +C4<010>;
S_0x139824770 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1d40 .param/l "i" 1 12 117, +C4<011>;
S_0x139821fb0 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1e00 .param/l "i" 1 12 117, +C4<0100>;
S_0x139822120 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1e80 .param/l "i" 1 12 117, +C4<0101>;
S_0x13981f960 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1f00 .param/l "i" 1 12 117, +C4<0110>;
S_0x13981fad0 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1f80 .param/l "i" 1 12 117, +C4<0111>;
S_0x13981d310 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f1dc0 .param/l "i" 1 12 117, +C4<01000>;
S_0x13981d480 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f2040 .param/l "i" 1 12 117, +C4<01001>;
S_0x13981acc0 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f20c0 .param/l "i" 1 12 117, +C4<01010>;
S_0x13981ae30 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f2140 .param/l "i" 1 12 117, +C4<01011>;
S_0x139818670 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f21c0 .param/l "i" 1 12 117, +C4<01100>;
S_0x1398187e0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f2240 .param/l "i" 1 12 117, +C4<01101>;
S_0x139816020 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f22c0 .param/l "i" 1 12 117, +C4<01110>;
S_0x139816190 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x13982e0b0;
 .timescale 0 0;
P_0x6000038f2340 .param/l "i" 1 12 117, +C4<01111>;
S_0x138f75240 .scope generate, "tpc_gen[2]" "tpc_gen[2]" 4 212, 4 212 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038f28c0 .param/l "t" 1 4 212, +C4<010>;
v0x60000104bd50_0 .net/2u *"_ivl_28", 0 0, L_0x1400d8320;  1 drivers
v0x60000104bde0_0 .net/2u *"_ivl_30", 0 0, L_0x1400d8368;  1 drivers
S_0x139846d10 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138f75240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x139021c00 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x139021c40 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x139021c80 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x139021cc0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x139021d00 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x139021d40 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x139021d80 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x139021dc0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x139021e00 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x139021e40 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x139021e80 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x139021ec0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x139021f00 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x139021f40 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x139021f80 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000010>;
P_0x139021fc0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x139022000 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x60000098d2d0 .functor BUFZ 1, v0x6000010494d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000989730 .functor OR 1, L_0x6000013977a0, L_0x600001397980, C4<0>, C4<0>;
L_0x6000009897a0 .functor AND 1, L_0x6000009896c0, L_0x600000989730, C4<1>, C4<1>;
L_0x600000989810 .functor BUFZ 1, v0x60000104a520_0, C4<0>, C4<0>, C4<0>;
L_0x600000989880 .functor BUFZ 1, v0x60000104a010_0, C4<0>, C4<0>, C4<0>;
L_0x60000098a450 .functor AND 1, L_0x600001392d00, L_0x600001392a80, C4<1>, C4<1>;
L_0x60000098a4c0 .functor AND 1, L_0x60000098a450, L_0x600001392b20, C4<1>, C4<1>;
v0x60000104f450_0 .net *"_ivl_24", 19 0, L_0x6000013970c0;  1 drivers
L_0x1400d7cf0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104f4e0_0 .net *"_ivl_27", 3 0, L_0x1400d7cf0;  1 drivers
v0x60000104f570_0 .net *"_ivl_28", 19 0, L_0x600001397160;  1 drivers
L_0x1400d7d38 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000104f600_0 .net *"_ivl_31", 14 0, L_0x1400d7d38;  1 drivers
L_0x1400d7d80 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000104f690_0 .net/2u *"_ivl_34", 2 0, L_0x1400d7d80;  1 drivers
v0x60000104f720_0 .net *"_ivl_38", 19 0, L_0x600001397340;  1 drivers
L_0x1400d7dc8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104f7b0_0 .net *"_ivl_41", 3 0, L_0x1400d7dc8;  1 drivers
v0x60000104f840_0 .net *"_ivl_42", 19 0, L_0x6000013973e0;  1 drivers
L_0x1400d7e10 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104f8d0_0 .net *"_ivl_45", 3 0, L_0x1400d7e10;  1 drivers
L_0x1400d7e58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000104f960_0 .net/2u *"_ivl_48", 2 0, L_0x1400d7e58;  1 drivers
v0x60000104f9f0_0 .net *"_ivl_52", 19 0, L_0x6000013975c0;  1 drivers
L_0x1400d7ea0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104fa80_0 .net *"_ivl_55", 3 0, L_0x1400d7ea0;  1 drivers
v0x60000104fb10_0 .net *"_ivl_56", 19 0, L_0x600001397660;  1 drivers
L_0x1400d7ee8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104fba0_0 .net *"_ivl_59", 3 0, L_0x1400d7ee8;  1 drivers
L_0x1400d7f30 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x60000104fc30_0 .net *"_ivl_63", 127 0, L_0x1400d7f30;  1 drivers
v0x60000104fcc0_0 .net *"_ivl_65", 127 0, L_0x600001397840;  1 drivers
L_0x1400d7f78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000104fd50_0 .net/2u *"_ivl_68", 2 0, L_0x1400d7f78;  1 drivers
v0x60000104fde0_0 .net *"_ivl_70", 0 0, L_0x6000013977a0;  1 drivers
L_0x1400d7fc0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000104fe70_0 .net/2u *"_ivl_72", 2 0, L_0x1400d7fc0;  1 drivers
v0x60000104ff00_0 .net *"_ivl_74", 0 0, L_0x600001397980;  1 drivers
v0x600001048000_0 .net *"_ivl_77", 0 0, L_0x600000989730;  1 drivers
v0x600001048090_0 .net *"_ivl_87", 0 0, L_0x60000098a450;  1 drivers
v0x600001048120_0 .net *"_ivl_89", 0 0, L_0x600001392b20;  1 drivers
v0x6000010481b0_0 .var "act_data_d", 31 0;
v0x600001048240_0 .var "act_valid_d", 0 0;
v0x6000010482d0_0 .var "act_valid_d2", 0 0;
v0x600001048360_0 .net "axi_araddr", 39 0, L_0x60000098a0d0;  alias, 1 drivers
v0x6000010483f0_0 .net "axi_arlen", 7 0, L_0x60000098a140;  alias, 1 drivers
v0x600001048480_0 .net "axi_arready", 0 0, L_0x600001393020;  1 drivers
v0x600001048510_0 .net "axi_arvalid", 0 0, v0x60000106c870_0;  1 drivers
v0x6000010485a0_0 .net "axi_awaddr", 39 0, L_0x600000989e30;  alias, 1 drivers
v0x600001048630_0 .net "axi_awlen", 7 0, L_0x600000989ea0;  alias, 1 drivers
v0x6000010486c0_0 .net "axi_awready", 0 0, L_0x600001392e40;  1 drivers
v0x600001048750_0 .net "axi_awvalid", 0 0, v0x60000106cc60_0;  1 drivers
v0x6000010487e0_0 .net "axi_bready", 0 0, L_0x1400d8128;  1 drivers
v0x600001048870_0 .net "axi_bresp", 1 0, L_0x600000980000;  alias, 1 drivers
v0x600001048900_0 .net "axi_bvalid", 0 0, L_0x600001392f80;  1 drivers
v0x600001048990_0 .net "axi_rdata", 255 0, L_0x600000980150;  alias, 1 drivers
v0x600001048a20_0 .net "axi_rlast", 0 0, L_0x6000013930c0;  1 drivers
v0x600001048ab0_0 .net "axi_rready", 0 0, v0x60000106d050_0;  1 drivers
v0x600001048b40_0 .net "axi_rvalid", 0 0, L_0x600001393160;  1 drivers
v0x600001048bd0_0 .net "axi_wdata", 255 0, L_0x600000989f80;  alias, 1 drivers
v0x600001048c60_0 .net "axi_wlast", 0 0, v0x60000106d320_0;  1 drivers
v0x600001048cf0_0 .net "axi_wready", 0 0, L_0x600001392ee0;  1 drivers
v0x600001048d80_0 .net "axi_wvalid", 0 0, v0x60000106d4d0_0;  1 drivers
v0x600001048e10_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001048ea0_0 .net "dma_lcp_done", 0 0, L_0x600000989c00;  1 drivers
v0x600001048f30_0 .net "dma_lcp_ready", 0 0, L_0x600001391b80;  1 drivers
v0x600001048fc0_0 .net "dma_sram_addr", 19 0, v0x60000106e250_0;  1 drivers
v0x600001049050_0 .net "dma_sram_rdata", 255 0, L_0x60000098a3e0;  1 drivers
v0x6000010490e0_0 .net "dma_sram_re", 0 0, L_0x600000989dc0;  1 drivers
v0x600001049170_0 .net "dma_sram_ready", 0 0, L_0x6000013929e0;  1 drivers
v0x600001049200_0 .net "dma_sram_wdata", 255 0, L_0x600000989ce0;  1 drivers
v0x600001049290_0 .net "dma_sram_we", 0 0, L_0x600000989d50;  1 drivers
v0x600001049320_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x6000010493b0 .array "instr_mem", 4095 0, 127 0;
v0x600001049440_0 .var "instr_rdata_reg", 127 0;
v0x6000010494d0_0 .var "instr_valid_reg", 0 0;
v0x600001049560_0 .net "lcp_dma_cmd", 127 0, v0x60000106fde0_0;  1 drivers
v0x6000010495f0_0 .net "lcp_dma_valid", 0 0, L_0x60000098d730;  1 drivers
v0x600001049680_0 .net "lcp_imem_addr", 19 0, L_0x60000098d420;  1 drivers
v0x600001049710_0 .net "lcp_imem_data", 127 0, v0x600001049440_0;  1 drivers
v0x6000010497a0_0 .net "lcp_imem_re", 0 0, L_0x60000098d490;  1 drivers
v0x600001049830_0 .net "lcp_imem_valid", 0 0, L_0x60000098d2d0;  1 drivers
v0x6000010498c0_0 .net "lcp_mxu_cmd", 127 0, v0x600001068b40_0;  1 drivers
v0x600001049950_0 .net "lcp_mxu_valid", 0 0, L_0x60000098d570;  1 drivers
v0x6000010499e0_0 .net "lcp_vpu_cmd", 127 0, v0x600001069710_0;  1 drivers
v0x600001049a70_0 .net "lcp_vpu_valid", 0 0, L_0x60000098d650;  1 drivers
v0x600001049b00_0 .net "mxu_a_addr", 19 0, L_0x600001397480;  1 drivers
v0x600001049b90_0 .net "mxu_a_rdata", 255 0, L_0x60000098a300;  1 drivers
v0x600001049c20_0 .net "mxu_a_re", 0 0, L_0x600001397520;  1 drivers
v0x600001049cb0_0 .net "mxu_a_ready", 0 0, L_0x6000013928a0;  1 drivers
v0x600001049d40_0 .net "mxu_cfg_k", 15 0, L_0x60000139dea0;  1 drivers
v0x600001049dd0_0 .net "mxu_cfg_m", 15 0, L_0x60000139dd60;  1 drivers
v0x600001049e60_0 .net "mxu_cfg_n", 15 0, L_0x60000139de00;  1 drivers
v0x600001049ef0_0 .var "mxu_col_cnt", 4 0;
v0x600001049f80_0 .var "mxu_cycle_cnt", 15 0;
v0x60000104a010_0 .var "mxu_done_reg", 0 0;
v0x60000104a0a0_0 .net "mxu_dst_addr", 15 0, L_0x60000139db80;  1 drivers
v0x60000104a130_0 .net "mxu_lcp_done", 0 0, L_0x600000989880;  1 drivers
v0x60000104a1c0_0 .net "mxu_lcp_ready", 0 0, L_0x600000989810;  1 drivers
v0x60000104a250_0 .net "mxu_o_addr", 19 0, L_0x600001397700;  1 drivers
v0x60000104a2e0_0 .net "mxu_o_ready", 0 0, L_0x600001392940;  1 drivers
v0x60000104a370_0 .net "mxu_o_wdata", 255 0, L_0x6000013978e0;  1 drivers
v0x60000104a400_0 .net "mxu_o_we", 0 0, L_0x6000009897a0;  1 drivers
v0x60000104a490_0 .var "mxu_out_cnt", 15 0;
v0x60000104a520_0 .var "mxu_ready_reg", 0 0;
v0x60000104a5b0_0 .net "mxu_src0_addr", 15 0, L_0x60000139dc20;  1 drivers
v0x60000104a640_0 .net "mxu_src1_addr", 15 0, L_0x60000139dcc0;  1 drivers
v0x60000104a6d0_0 .var "mxu_start_array", 0 0;
v0x60000104a760_0 .var "mxu_start_array_d", 0 0;
v0x60000104a7f0_0 .var "mxu_state", 2 0;
v0x60000104a880_0 .net "mxu_subop", 7 0, L_0x60000139dae0;  1 drivers
v0x60000104a910_0 .net "mxu_w_addr", 19 0, L_0x600001397200;  1 drivers
v0x60000104a9a0_0 .net "mxu_w_rdata", 255 0, v0x60000104ce10_0;  1 drivers
v0x60000104aa30_0 .net "mxu_w_re", 0 0, L_0x6000013972a0;  1 drivers
v0x60000104aac0_0 .net "mxu_w_ready", 0 0, L_0x600001392760;  1 drivers
v0x60000104ab50_0 .net "noc_data_write", 0 0, L_0x60000098a4c0;  1 drivers
v0x60000104abe0_0 .net "noc_rx_addr", 19 0, L_0x1400d82d8;  alias, 1 drivers
v0x60000104ac70_0 .net "noc_rx_data", 255 0, L_0x1400d8290;  alias, 1 drivers
v0x60000104ad00_0 .net "noc_rx_is_instr", 0 0, L_0x600001392da0;  1 drivers
v0x60000104ad90_0 .net "noc_rx_ready", 0 0, L_0x600001392a80;  1 drivers
v0x60000104ae20_0 .net "noc_rx_valid", 0 0, L_0x600001392d00;  1 drivers
L_0x1400d81b8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000104aeb0_0 .net "noc_tx_addr", 19 0, L_0x1400d81b8;  1 drivers
L_0x1400d8170 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000104af40_0 .net "noc_tx_data", 255 0, L_0x1400d8170;  1 drivers
L_0x1400d8248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000104afd0_0 .net "noc_tx_ready", 0 0, L_0x1400d8248;  1 drivers
L_0x1400d8200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000104b060_0 .net "noc_tx_valid", 0 0, L_0x1400d8200;  1 drivers
v0x60000104b0f0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000104b180_0 .net "sync_grant", 0 0, L_0x600001392c60;  1 drivers
v0x60000104b210_0 .net "sync_request", 0 0, v0x600001069560_0;  1 drivers
v0x60000104b2a0_0 .net "systolic_busy", 0 0, L_0x6000009895e0;  1 drivers
v0x60000104b330_0 .net "systolic_done", 0 0, L_0x600001396bc0;  1 drivers
v0x60000104b3c0_0 .net "systolic_result", 127 0, L_0x600001396760;  1 drivers
v0x60000104b450_0 .net "systolic_result_valid", 0 0, L_0x6000009896c0;  1 drivers
v0x60000104b4e0_0 .net "tpc_busy", 0 0, L_0x60000098d810;  1 drivers
v0x60000104b570_0 .net "tpc_done", 0 0, v0x6000010681b0_0;  1 drivers
v0x60000104b600_0 .net "tpc_error", 0 0, v0x6000010682d0_0;  1 drivers
v0x60000104b690_0 .net "tpc_start", 0 0, L_0x600001392bc0;  1 drivers
v0x60000104b720_0 .net "tpc_start_pc", 19 0, L_0x600000981340;  alias, 1 drivers
v0x60000104b7b0_0 .net "vpu_lcp_done", 0 0, L_0x6000009899d0;  1 drivers
v0x60000104b840_0 .net "vpu_lcp_ready", 0 0, L_0x600001391540;  1 drivers
v0x60000104b8d0_0 .net "vpu_sram_addr", 19 0, v0x60000104ea30_0;  1 drivers
v0x60000104b960_0 .net "vpu_sram_rdata", 255 0, L_0x60000098a370;  1 drivers
v0x60000104b9f0_0 .net "vpu_sram_re", 0 0, L_0x600000989b90;  1 drivers
v0x60000104ba80_0 .net "vpu_sram_ready", 0 0, L_0x600001392800;  1 drivers
v0x60000104bb10_0 .net "vpu_sram_wdata", 255 0, L_0x600000989ab0;  1 drivers
v0x60000104bba0_0 .net "vpu_sram_we", 0 0, L_0x600000989b20;  1 drivers
v0x60000104bc30_0 .var "weight_load_col_d", 1 0;
v0x60000104bcc0_0 .var "weight_load_en_d", 0 0;
L_0x60000139dae0 .part v0x600001068b40_0, 112, 8;
L_0x60000139db80 .part v0x600001068b40_0, 96, 16;
L_0x60000139dc20 .part v0x600001068b40_0, 80, 16;
L_0x60000139dcc0 .part v0x600001068b40_0, 64, 16;
L_0x60000139dd60 .part v0x600001068b40_0, 48, 16;
L_0x60000139de00 .part v0x600001068b40_0, 32, 16;
L_0x60000139dea0 .part v0x600001068b40_0, 16, 16;
L_0x600001397020 .part v0x60000104ce10_0, 0, 32;
L_0x6000013970c0 .concat [ 16 4 0 0], L_0x60000139dcc0, L_0x1400d7cf0;
L_0x600001397160 .concat [ 5 15 0 0], v0x600001049ef0_0, L_0x1400d7d38;
L_0x600001397200 .arith/sum 20, L_0x6000013970c0, L_0x600001397160;
L_0x6000013972a0 .cmp/eq 3, v0x60000104a7f0_0, L_0x1400d7d80;
L_0x600001397340 .concat [ 16 4 0 0], L_0x60000139dc20, L_0x1400d7dc8;
L_0x6000013973e0 .concat [ 16 4 0 0], v0x600001049f80_0, L_0x1400d7e10;
L_0x600001397480 .arith/sum 20, L_0x600001397340, L_0x6000013973e0;
L_0x600001397520 .cmp/eq 3, v0x60000104a7f0_0, L_0x1400d7e58;
L_0x6000013975c0 .concat [ 16 4 0 0], L_0x60000139db80, L_0x1400d7ea0;
L_0x600001397660 .concat [ 16 4 0 0], v0x60000104a490_0, L_0x1400d7ee8;
L_0x600001397700 .arith/sum 20, L_0x6000013975c0, L_0x600001397660;
L_0x600001397840 .part L_0x600001396760, 0, 128;
L_0x6000013978e0 .concat [ 128 128 0 0], L_0x600001397840, L_0x1400d7f30;
L_0x6000013977a0 .cmp/eq 3, v0x60000104a7f0_0, L_0x1400d7f78;
L_0x600001397980 .cmp/eq 3, v0x60000104a7f0_0, L_0x1400d7fc0;
L_0x600001392a80 .reduce/nor L_0x60000098d810;
L_0x600001392b20 .reduce/nor L_0x600001392da0;
S_0x139846e80 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x139846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x139022200 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x139022240 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x139022280 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x1390222c0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x139022300 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x139022340 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x139022380 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x1390223c0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x139022400 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x139022440 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x139022480 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x1390224c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x139022500 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x139022540 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x139022580 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x1390225c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x139022600 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x139022640 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000989c00 .functor BUFZ 1, v0x60000106dd40_0, C4<0>, C4<0>, C4<0>;
L_0x600000989ce0 .functor BUFZ 256, v0x60000106e5b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000989d50 .functor BUFZ 1, v0x60000106e6d0_0, C4<0>, C4<0>, C4<0>;
L_0x600000989dc0 .functor BUFZ 1, v0x60000106e400_0, C4<0>, C4<0>, C4<0>;
L_0x600000989e30 .functor BUFZ 40, v0x60000106c990_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000989ea0 .functor BUFZ 8, v0x60000106cab0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600000989f80 .functor BUFZ 256, v0x60000106d200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098a0d0 .functor BUFZ 40, v0x60000106c5a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x60000098a140 .functor BUFZ 8, v0x60000106c6c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400d80e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000106c480_0 .net/2u *"_ivl_18", 3 0, L_0x1400d80e0;  1 drivers
v0x60000106c510_0 .net "axi_araddr", 39 0, L_0x60000098a0d0;  alias, 1 drivers
v0x60000106c5a0_0 .var "axi_araddr_reg", 39 0;
v0x60000106c630_0 .net "axi_arlen", 7 0, L_0x60000098a140;  alias, 1 drivers
v0x60000106c6c0_0 .var "axi_arlen_reg", 7 0;
v0x60000106c750_0 .net "axi_arready", 0 0, L_0x600001393020;  alias, 1 drivers
v0x60000106c7e0_0 .net "axi_arvalid", 0 0, v0x60000106c870_0;  alias, 1 drivers
v0x60000106c870_0 .var "axi_arvalid_reg", 0 0;
v0x60000106c900_0 .net "axi_awaddr", 39 0, L_0x600000989e30;  alias, 1 drivers
v0x60000106c990_0 .var "axi_awaddr_reg", 39 0;
v0x60000106ca20_0 .net "axi_awlen", 7 0, L_0x600000989ea0;  alias, 1 drivers
v0x60000106cab0_0 .var "axi_awlen_reg", 7 0;
v0x60000106cb40_0 .net "axi_awready", 0 0, L_0x600001392e40;  alias, 1 drivers
v0x60000106cbd0_0 .net "axi_awvalid", 0 0, v0x60000106cc60_0;  alias, 1 drivers
v0x60000106cc60_0 .var "axi_awvalid_reg", 0 0;
v0x60000106ccf0_0 .net "axi_bready", 0 0, L_0x1400d8128;  alias, 1 drivers
v0x60000106cd80_0 .net "axi_bresp", 1 0, L_0x600000980000;  alias, 1 drivers
v0x60000106ce10_0 .net "axi_bvalid", 0 0, L_0x600001392f80;  alias, 1 drivers
v0x60000106cea0_0 .net "axi_rdata", 255 0, L_0x600000980150;  alias, 1 drivers
v0x60000106cf30_0 .net "axi_rlast", 0 0, L_0x6000013930c0;  alias, 1 drivers
v0x60000106cfc0_0 .net "axi_rready", 0 0, v0x60000106d050_0;  alias, 1 drivers
v0x60000106d050_0 .var "axi_rready_reg", 0 0;
v0x60000106d0e0_0 .net "axi_rvalid", 0 0, L_0x600001393160;  alias, 1 drivers
v0x60000106d170_0 .net "axi_wdata", 255 0, L_0x600000989f80;  alias, 1 drivers
v0x60000106d200_0 .var "axi_wdata_reg", 255 0;
v0x60000106d290_0 .net "axi_wlast", 0 0, v0x60000106d320_0;  alias, 1 drivers
v0x60000106d320_0 .var "axi_wlast_reg", 0 0;
v0x60000106d3b0_0 .net "axi_wready", 0 0, L_0x600001392ee0;  alias, 1 drivers
v0x60000106d440_0 .net "axi_wvalid", 0 0, v0x60000106d4d0_0;  alias, 1 drivers
v0x60000106d4d0_0 .var "axi_wvalid_reg", 0 0;
v0x60000106d560_0 .var "burst_count", 7 0;
v0x60000106d5f0_0 .var "burst_len", 7 0;
v0x60000106d680_0 .net "cfg_cols", 11 0, L_0x600001391860;  1 drivers
v0x60000106d710_0 .net "cfg_rows", 11 0, L_0x6000013917c0;  1 drivers
v0x60000106d7a0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000106d830_0 .net "cmd", 127 0, v0x60000106fde0_0;  alias, 1 drivers
v0x60000106d8c0_0 .net "cmd_done", 0 0, L_0x600000989c00;  alias, 1 drivers
v0x60000106d950_0 .net "cmd_ready", 0 0, L_0x600001391b80;  alias, 1 drivers
v0x60000106d9e0_0 .var "cmd_reg", 127 0;
v0x60000106da70_0 .net "cmd_valid", 0 0, L_0x60000098d730;  alias, 1 drivers
v0x60000106db00_0 .var "col_count", 11 0;
v0x60000106db90_0 .var "data_buf", 255 0;
v0x60000106dc20_0 .net "do_transpose", 0 0, L_0x600001391a40;  1 drivers
v0x60000106dcb0_0 .net "do_zero_pad", 0 0, L_0x600001391ae0;  1 drivers
v0x60000106dd40_0 .var "done_reg", 0 0;
v0x60000106ddd0_0 .net "dst_stride", 11 0, L_0x6000013919a0;  1 drivers
v0x60000106de60_0 .net "ext_addr", 39 0, L_0x600001391680;  1 drivers
v0x60000106def0_0 .var "ext_ptr", 39 0;
v0x60000106df80_0 .net "int_addr", 19 0, L_0x600001391720;  1 drivers
v0x60000106e010_0 .var "int_ptr", 19 0;
v0x60000106e0a0_0 .var "row_count", 11 0;
v0x60000106e130_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000106e1c0_0 .net "sram_addr", 19 0, v0x60000106e250_0;  alias, 1 drivers
v0x60000106e250_0 .var "sram_addr_reg", 19 0;
v0x60000106e2e0_0 .net "sram_rdata", 255 0, L_0x60000098a3e0;  alias, 1 drivers
v0x60000106e370_0 .net "sram_re", 0 0, L_0x600000989dc0;  alias, 1 drivers
v0x60000106e400_0 .var "sram_re_reg", 0 0;
v0x60000106e490_0 .net "sram_ready", 0 0, L_0x6000013929e0;  alias, 1 drivers
v0x60000106e520_0 .net "sram_wdata", 255 0, L_0x600000989ce0;  alias, 1 drivers
v0x60000106e5b0_0 .var "sram_wdata_reg", 255 0;
v0x60000106e640_0 .net "sram_we", 0 0, L_0x600000989d50;  alias, 1 drivers
v0x60000106e6d0_0 .var "sram_we_reg", 0 0;
v0x60000106e760_0 .net "src_stride", 11 0, L_0x600001391900;  1 drivers
v0x60000106e7f0_0 .var "state", 3 0;
v0x60000106e880_0 .net "subop", 7 0, L_0x6000013915e0;  1 drivers
L_0x6000013915e0 .part v0x60000106fde0_0, 112, 8;
L_0x600001391680 .part v0x60000106fde0_0, 72, 40;
L_0x600001391720 .part v0x60000106fde0_0, 52, 20;
L_0x6000013917c0 .part v0x60000106fde0_0, 40, 12;
L_0x600001391860 .part v0x60000106fde0_0, 28, 12;
L_0x600001391900 .part v0x60000106fde0_0, 16, 12;
L_0x6000013919a0 .part v0x60000106fde0_0, 4, 12;
L_0x600001391a40 .part v0x60000106fde0_0, 0, 1;
L_0x600001391ae0 .part v0x60000106fde0_0, 1, 1;
L_0x600001391b80 .cmp/eq 4, v0x60000106e7f0_0, L_0x1400d80e0;
S_0x138fc24e0 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x139846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x139022800 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x139022840 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x139022880 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x1390228c0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x139022900 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x139022940 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x139022980 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x1390229c0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x139022a00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x139022a40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x139022a80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x139022ac0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x139022b00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x139022b40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x139022b80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x139022bc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x139022c00 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x139022c40 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x139022c80 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x139022cc0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x139022d00 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x139022d40 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x139022d80 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x139022dc0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x139022e00 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x139022e40 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x139022e80 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x60000098d340 .functor AND 1, L_0x60000139d180, L_0x60000139d2c0, C4<1>, C4<1>;
L_0x60000098d3b0 .functor AND 1, L_0x60000098d340, L_0x60000139d400, C4<1>, C4<1>;
L_0x60000098d420 .functor BUFZ 20, v0x600001068480_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000098d490 .functor BUFZ 1, v0x600001068630_0, C4<0>, C4<0>, C4<0>;
L_0x60000098d570 .functor BUFZ 1, v0x600001068d80_0, C4<0>, C4<0>, C4<0>;
L_0x60000098d650 .functor BUFZ 1, v0x600001069950_0, C4<0>, C4<0>, C4<0>;
L_0x60000098d730 .functor BUFZ 1, v0x600001068090_0, C4<0>, C4<0>, C4<0>;
L_0x60000098d7a0 .functor AND 1, L_0x60000139d860, L_0x60000139d900, C4<1>, C4<1>;
L_0x60000098d810 .functor AND 1, L_0x60000098d7a0, L_0x60000139d9a0, C4<1>, C4<1>;
L_0x1400d57d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106e9a0_0 .net *"_ivl_11", 23 0, L_0x1400d57d0;  1 drivers
L_0x1400d5818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106ea30_0 .net/2u *"_ivl_12", 31 0, L_0x1400d5818;  1 drivers
v0x60000106eac0_0 .net *"_ivl_14", 0 0, L_0x60000139d180;  1 drivers
v0x60000106eb50_0 .net *"_ivl_16", 31 0, L_0x60000139d220;  1 drivers
L_0x1400d5860 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106ebe0_0 .net *"_ivl_19", 23 0, L_0x1400d5860;  1 drivers
L_0x1400d58a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106ec70_0 .net/2u *"_ivl_20", 31 0, L_0x1400d58a8;  1 drivers
v0x60000106ed00_0 .net *"_ivl_22", 0 0, L_0x60000139d2c0;  1 drivers
v0x60000106ed90_0 .net *"_ivl_25", 0 0, L_0x60000098d340;  1 drivers
v0x60000106ee20_0 .net *"_ivl_26", 31 0, L_0x60000139d360;  1 drivers
L_0x1400d58f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106eeb0_0 .net *"_ivl_29", 23 0, L_0x1400d58f0;  1 drivers
L_0x1400d5938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106ef40_0 .net/2u *"_ivl_30", 31 0, L_0x1400d5938;  1 drivers
v0x60000106efd0_0 .net *"_ivl_32", 0 0, L_0x60000139d400;  1 drivers
v0x60000106f060_0 .net *"_ivl_36", 31 0, L_0x60000139d4a0;  1 drivers
L_0x1400d5980 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f0f0_0 .net *"_ivl_39", 23 0, L_0x1400d5980;  1 drivers
L_0x1400d59c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f180_0 .net/2u *"_ivl_40", 31 0, L_0x1400d59c8;  1 drivers
v0x60000106f210_0 .net *"_ivl_44", 31 0, L_0x60000139d5e0;  1 drivers
L_0x1400d5a10 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f2a0_0 .net *"_ivl_47", 23 0, L_0x1400d5a10;  1 drivers
L_0x1400d5a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f330_0 .net/2u *"_ivl_48", 31 0, L_0x1400d5a58;  1 drivers
v0x60000106f3c0_0 .net *"_ivl_52", 31 0, L_0x60000139d720;  1 drivers
L_0x1400d5aa0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f450_0 .net *"_ivl_55", 23 0, L_0x1400d5aa0;  1 drivers
L_0x1400d5ae8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106f4e0_0 .net/2u *"_ivl_56", 31 0, L_0x1400d5ae8;  1 drivers
L_0x1400d5b30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000106f570_0 .net/2u *"_ivl_76", 3 0, L_0x1400d5b30;  1 drivers
v0x60000106f600_0 .net *"_ivl_78", 0 0, L_0x60000139d860;  1 drivers
v0x60000106f690_0 .net *"_ivl_8", 31 0, L_0x60000139d0e0;  1 drivers
L_0x1400d5b78 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x60000106f720_0 .net/2u *"_ivl_80", 3 0, L_0x1400d5b78;  1 drivers
v0x60000106f7b0_0 .net *"_ivl_82", 0 0, L_0x60000139d900;  1 drivers
v0x60000106f840_0 .net *"_ivl_85", 0 0, L_0x60000098d7a0;  1 drivers
L_0x1400d5bc0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x60000106f8d0_0 .net/2u *"_ivl_86", 3 0, L_0x1400d5bc0;  1 drivers
v0x60000106f960_0 .net *"_ivl_88", 0 0, L_0x60000139d9a0;  1 drivers
v0x60000106f9f0_0 .net "all_done", 0 0, L_0x60000098d3b0;  1 drivers
v0x60000106fa80_0 .net "busy", 0 0, L_0x60000098d810;  alias, 1 drivers
v0x60000106fb10_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000106fba0_0 .var "decoded_opcode", 7 0;
v0x60000106fc30_0 .var "decoded_subop", 7 0;
v0x60000106fcc0_0 .net "dma_clear", 0 0, L_0x60000139d7c0;  1 drivers
v0x60000106fd50_0 .net "dma_cmd", 127 0, v0x60000106fde0_0;  alias, 1 drivers
v0x60000106fde0_0 .var "dma_cmd_reg", 127 0;
v0x60000106fe70_0 .net "dma_done", 0 0, L_0x600000989c00;  alias, 1 drivers
v0x60000106ff00_0 .net "dma_ready", 0 0, L_0x600001391b80;  alias, 1 drivers
v0x600001068000_0 .net "dma_valid", 0 0, L_0x60000098d730;  alias, 1 drivers
v0x600001068090_0 .var "dma_valid_reg", 0 0;
v0x600001068120_0 .net "done", 0 0, v0x6000010681b0_0;  alias, 1 drivers
v0x6000010681b0_0 .var "done_reg", 0 0;
v0x600001068240_0 .net "error", 0 0, v0x6000010682d0_0;  alias, 1 drivers
v0x6000010682d0_0 .var "error_reg", 0 0;
v0x600001068360_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x6000010683f0_0 .net "imem_addr", 19 0, L_0x60000098d420;  alias, 1 drivers
v0x600001068480_0 .var "imem_addr_reg", 19 0;
v0x600001068510_0 .net "imem_data", 127 0, v0x600001049440_0;  alias, 1 drivers
v0x6000010685a0_0 .net "imem_re", 0 0, L_0x60000098d490;  alias, 1 drivers
v0x600001068630_0 .var "imem_re_reg", 0 0;
v0x6000010686c0_0 .net "imem_valid", 0 0, L_0x60000098d2d0;  alias, 1 drivers
v0x600001068750_0 .var "instr_reg", 127 0;
v0x6000010687e0_0 .net "loop_count", 15 0, L_0x60000139cfa0;  1 drivers
v0x600001068870 .array "loop_counter", 3 0, 15 0;
v0x600001068900_0 .var "loop_sp", 1 0;
v0x600001068990 .array "loop_start_addr", 3 0, 19 0;
v0x600001068a20_0 .net "mxu_clear", 0 0, L_0x60000139d540;  1 drivers
v0x600001068ab0_0 .net "mxu_cmd", 127 0, v0x600001068b40_0;  alias, 1 drivers
v0x600001068b40_0 .var "mxu_cmd_reg", 127 0;
v0x600001068bd0_0 .net "mxu_done", 0 0, L_0x600000989880;  alias, 1 drivers
v0x600001068c60_0 .net "mxu_ready", 0 0, L_0x600000989810;  alias, 1 drivers
v0x600001068cf0_0 .net "mxu_valid", 0 0, L_0x60000098d570;  alias, 1 drivers
v0x600001068d80_0 .var "mxu_valid_reg", 0 0;
v0x600001068e10_0 .net "opcode", 7 0, L_0x60000139ce60;  1 drivers
v0x600001068ea0_0 .var "pc", 19 0;
v0x600001068f30_0 .var "pending_dma", 7 0;
v0x600001068fc0_0 .var "pending_mxu", 7 0;
v0x600001069050_0 .var "pending_vpu", 7 0;
v0x6000010690e0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001069170_0 .net "start", 0 0, L_0x600001392bc0;  alias, 1 drivers
v0x600001069200_0 .net "start_pc", 19 0, L_0x600000981340;  alias, 1 drivers
v0x600001069290_0 .var "state", 3 0;
v0x600001069320_0 .net "subop", 7 0, L_0x60000139cf00;  1 drivers
v0x6000010693b0_0 .net "sync_grant", 0 0, L_0x600001392c60;  alias, 1 drivers
v0x600001069440_0 .net "sync_mask", 7 0, L_0x60000139d040;  1 drivers
v0x6000010694d0_0 .net "sync_request", 0 0, v0x600001069560_0;  alias, 1 drivers
v0x600001069560_0 .var "sync_request_reg", 0 0;
v0x6000010695f0_0 .net "vpu_clear", 0 0, L_0x60000139d680;  1 drivers
v0x600001069680_0 .net "vpu_cmd", 127 0, v0x600001069710_0;  alias, 1 drivers
v0x600001069710_0 .var "vpu_cmd_reg", 127 0;
v0x6000010697a0_0 .net "vpu_done", 0 0, L_0x6000009899d0;  alias, 1 drivers
v0x600001069830_0 .net "vpu_ready", 0 0, L_0x600001391540;  alias, 1 drivers
v0x6000010698c0_0 .net "vpu_valid", 0 0, L_0x60000098d650;  alias, 1 drivers
v0x600001069950_0 .var "vpu_valid_reg", 0 0;
L_0x60000139ce60 .part v0x600001049440_0, 120, 8;
L_0x60000139cf00 .part v0x600001049440_0, 112, 8;
L_0x60000139cfa0 .part v0x600001049440_0, 32, 16;
L_0x60000139d040 .part v0x600001049440_0, 104, 8;
L_0x60000139d0e0 .concat [ 8 24 0 0], v0x600001068fc0_0, L_0x1400d57d0;
L_0x60000139d180 .cmp/eq 32, L_0x60000139d0e0, L_0x1400d5818;
L_0x60000139d220 .concat [ 8 24 0 0], v0x600001069050_0, L_0x1400d5860;
L_0x60000139d2c0 .cmp/eq 32, L_0x60000139d220, L_0x1400d58a8;
L_0x60000139d360 .concat [ 8 24 0 0], v0x600001068f30_0, L_0x1400d58f0;
L_0x60000139d400 .cmp/eq 32, L_0x60000139d360, L_0x1400d5938;
L_0x60000139d4a0 .concat [ 8 24 0 0], v0x600001068fc0_0, L_0x1400d5980;
L_0x60000139d540 .cmp/eq 32, L_0x60000139d4a0, L_0x1400d59c8;
L_0x60000139d5e0 .concat [ 8 24 0 0], v0x600001069050_0, L_0x1400d5a10;
L_0x60000139d680 .cmp/eq 32, L_0x60000139d5e0, L_0x1400d5a58;
L_0x60000139d720 .concat [ 8 24 0 0], v0x600001068f30_0, L_0x1400d5aa0;
L_0x60000139d7c0 .cmp/eq 32, L_0x60000139d720, L_0x1400d5ae8;
L_0x60000139d860 .cmp/ne 4, v0x600001069290_0, L_0x1400d5b30;
L_0x60000139d900 .cmp/ne 4, v0x600001069290_0, L_0x1400d5b78;
L_0x60000139d9a0 .cmp/ne 4, v0x600001069290_0, L_0x1400d5bc0;
S_0x138fc0440 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fc24e0;
 .timescale 0 0;
v0x60000106e910_0 .var/i "i", 31 0;
S_0x138fc05b0 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x139846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138fc0720 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138fc0760 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138fc07a0 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138fc07e0 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138fc0820 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138fc0860 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138fc08a0 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138fc08e0 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x6000009893b0 .functor OR 1, L_0x600001396800, L_0x6000013968a0, C4<0>, C4<0>;
L_0x600000989420 .functor AND 1, L_0x600001396940, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000989490 .functor AND 1, L_0x600000989420, L_0x6000013969e0, C4<1>, C4<1>;
L_0x600000989500 .functor OR 1, L_0x6000009893b0, L_0x600000989490, C4<0>, C4<0>;
L_0x600000989570 .functor BUFZ 1, L_0x600000989500, C4<0>, C4<0>, C4<0>;
L_0x6000009895e0 .functor AND 1, L_0x600001396a80, L_0x600001396b20, C4<1>, C4<1>;
L_0x600000989650 .functor AND 1, L_0x600001396d00, L_0x600001396da0, C4<1>, C4<1>;
L_0x6000009896c0 .functor AND 1, L_0x600000989650, L_0x600001396f80, C4<1>, C4<1>;
v0x600001050240_0 .net *"_ivl_101", 0 0, L_0x600001396f80;  1 drivers
L_0x1400d7948 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010502d0_0 .net/2u *"_ivl_37", 2 0, L_0x1400d7948;  1 drivers
v0x600001050360_0 .net *"_ivl_39", 0 0, L_0x600001396800;  1 drivers
L_0x1400d7990 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000010503f0_0 .net/2u *"_ivl_41", 2 0, L_0x1400d7990;  1 drivers
v0x600001050480_0 .net *"_ivl_43", 0 0, L_0x6000013968a0;  1 drivers
v0x600001050510_0 .net *"_ivl_46", 0 0, L_0x6000009893b0;  1 drivers
L_0x1400d79d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010505a0_0 .net/2u *"_ivl_47", 2 0, L_0x1400d79d8;  1 drivers
v0x600001050630_0 .net *"_ivl_49", 0 0, L_0x600001396940;  1 drivers
v0x6000010506c0_0 .net *"_ivl_52", 0 0, L_0x600000989420;  1 drivers
v0x600001050750_0 .net *"_ivl_54", 0 0, L_0x6000013969e0;  1 drivers
v0x6000010507e0_0 .net *"_ivl_56", 0 0, L_0x600000989490;  1 drivers
L_0x1400d7a20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001050870_0 .net/2u *"_ivl_61", 2 0, L_0x1400d7a20;  1 drivers
v0x600001050900_0 .net *"_ivl_63", 0 0, L_0x600001396a80;  1 drivers
L_0x1400d7a68 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001050990_0 .net/2u *"_ivl_65", 2 0, L_0x1400d7a68;  1 drivers
v0x600001050a20_0 .net *"_ivl_67", 0 0, L_0x600001396b20;  1 drivers
L_0x1400d7ab0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600001050ab0_0 .net/2u *"_ivl_71", 2 0, L_0x1400d7ab0;  1 drivers
L_0x1400d7af8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001050b40_0 .net/2u *"_ivl_75", 2 0, L_0x1400d7af8;  1 drivers
L_0x1400d7b88 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600001050bd0_0 .net/2u *"_ivl_81", 2 0, L_0x1400d7b88;  1 drivers
v0x600001050c60_0 .net *"_ivl_83", 0 0, L_0x600001396d00;  1 drivers
v0x600001050cf0_0 .net *"_ivl_85", 0 0, L_0x600001396da0;  1 drivers
v0x600001050d80_0 .net *"_ivl_88", 0 0, L_0x600000989650;  1 drivers
v0x600001050e10_0 .net *"_ivl_89", 31 0, L_0x600001396e40;  1 drivers
L_0x1400d7bd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001050ea0_0 .net *"_ivl_92", 15 0, L_0x1400d7bd0;  1 drivers
L_0x1400dbfe0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600001050f30_0 .net *"_ivl_93", 31 0, L_0x1400dbfe0;  1 drivers
L_0x1400d7c18 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600001050fc0_0 .net/2u *"_ivl_97", 31 0, L_0x1400d7c18;  1 drivers
v0x600001051050_0 .net *"_ivl_99", 31 0, L_0x600001396ee0;  1 drivers
v0x6000010510e0_0 .net "act_data", 31 0, v0x6000010481b0_0;  1 drivers
v0x600001051170 .array "act_h", 19 0;
v0x600001051170_0 .net v0x600001051170 0, 7 0, L_0x60000098db90; 1 drivers
v0x600001051170_1 .net v0x600001051170 1, 7 0, v0x60000106aac0_0; 1 drivers
v0x600001051170_2 .net v0x600001051170 2, 7 0, v0x600001064090_0; 1 drivers
v0x600001051170_3 .net v0x600001051170 3, 7 0, v0x6000010655f0_0; 1 drivers
v0x600001051170_4 .net v0x600001051170 4, 7 0, v0x600001066b50_0; 1 drivers
v0x600001051170_5 .net v0x600001051170 5, 7 0, L_0x60000098dc00; 1 drivers
v0x600001051170_6 .net v0x600001051170 6, 7 0, v0x600001060120_0; 1 drivers
v0x600001051170_7 .net v0x600001051170 7, 7 0, v0x600001061680_0; 1 drivers
v0x600001051170_8 .net v0x600001051170 8, 7 0, v0x600001062be0_0; 1 drivers
v0x600001051170_9 .net v0x600001051170 9, 7 0, v0x60000105c1b0_0; 1 drivers
v0x600001051170_10 .net v0x600001051170 10, 7 0, L_0x60000098dc70; 1 drivers
v0x600001051170_11 .net v0x600001051170 11, 7 0, v0x60000105d710_0; 1 drivers
v0x600001051170_12 .net v0x600001051170 12, 7 0, v0x60000105ec70_0; 1 drivers
v0x600001051170_13 .net v0x600001051170 13, 7 0, v0x600001058240_0; 1 drivers
v0x600001051170_14 .net v0x600001051170 14, 7 0, v0x6000010597a0_0; 1 drivers
v0x600001051170_15 .net v0x600001051170 15, 7 0, L_0x60000098dce0; 1 drivers
v0x600001051170_16 .net v0x600001051170 16, 7 0, v0x60000105ad00_0; 1 drivers
v0x600001051170_17 .net v0x600001051170 17, 7 0, v0x6000010542d0_0; 1 drivers
v0x600001051170_18 .net v0x600001051170 18, 7 0, v0x600001055830_0; 1 drivers
v0x600001051170_19 .net v0x600001051170 19, 7 0, v0x600001056d90_0; 1 drivers
v0x600001051200_0 .net "act_ready", 0 0, L_0x600001396c60;  1 drivers
v0x600001051290_0 .net "act_valid", 0 0, v0x6000010482d0_0;  1 drivers
v0x600001051320_0 .net "busy", 0 0, L_0x6000009895e0;  alias, 1 drivers
v0x6000010513b0_0 .net "cfg_k_tiles", 15 0, L_0x60000139dea0;  alias, 1 drivers
L_0x1400d7c60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001051440_0 .net "clear_acc", 0 0, L_0x1400d7c60;  1 drivers
v0x6000010514d0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001051560_0 .var "cycle_count", 15 0;
v0x6000010515f0_0 .var "cycle_count_next", 15 0;
v0x6000010699e0_5 .array/port v0x6000010699e0, 5;
v0x600001051680 .array "deskew_output", 3 0;
v0x600001051680_0 .net v0x600001051680 0, 31 0, v0x6000010699e0_5; 1 drivers
v0x600001069b00_3 .array/port v0x600001069b00, 3;
v0x600001051680_1 .net v0x600001051680 1, 31 0, v0x600001069b00_3; 1 drivers
v0x600001069c20_1 .array/port v0x600001069c20, 1;
v0x600001051680_2 .net v0x600001051680 2, 31 0, v0x600001069c20_1; 1 drivers
v0x600001051680_3 .net v0x600001051680 3, 31 0, L_0x600000989180; 1 drivers
v0x600001051710_0 .net "done", 0 0, L_0x600001396bc0;  alias, 1 drivers
L_0x1400d7b40 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000010517a0_0 .net "drain_delay", 15 0, L_0x1400d7b40;  1 drivers
v0x600001051830_0 .net "pe_enable", 0 0, L_0x600000989500;  1 drivers
v0x6000010518c0 .array "psum_bottom", 3 0;
v0x6000010518c0_0 .net v0x6000010518c0 0, 31 0, L_0x600000988e70; 1 drivers
v0x6000010518c0_1 .net v0x6000010518c0 1, 31 0, L_0x600000988f50; 1 drivers
v0x6000010518c0_2 .net v0x6000010518c0 2, 31 0, L_0x600000989030; 1 drivers
v0x6000010518c0_3 .net v0x6000010518c0 3, 31 0, L_0x600000989110; 1 drivers
L_0x1400d5d28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001051950 .array "psum_v", 19 0;
v0x600001051950_0 .net v0x600001051950 0, 31 0, L_0x1400d5d28; 1 drivers
L_0x1400d5d70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001051950_1 .net v0x600001051950 1, 31 0, L_0x1400d5d70; 1 drivers
L_0x1400d5db8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001051950_2 .net v0x600001051950 2, 31 0, L_0x1400d5db8; 1 drivers
L_0x1400d5e00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001051950_3 .net v0x600001051950 3, 31 0, L_0x1400d5e00; 1 drivers
v0x600001051950_4 .net v0x600001051950 4, 31 0, v0x60000106afd0_0; 1 drivers
v0x600001051950_5 .net v0x600001051950 5, 31 0, v0x6000010645a0_0; 1 drivers
v0x600001051950_6 .net v0x600001051950 6, 31 0, v0x600001065b00_0; 1 drivers
v0x600001051950_7 .net v0x600001051950 7, 31 0, v0x600001067060_0; 1 drivers
v0x600001051950_8 .net v0x600001051950 8, 31 0, v0x600001060630_0; 1 drivers
v0x600001051950_9 .net v0x600001051950 9, 31 0, v0x600001061b90_0; 1 drivers
v0x600001051950_10 .net v0x600001051950 10, 31 0, v0x6000010630f0_0; 1 drivers
v0x600001051950_11 .net v0x600001051950 11, 31 0, v0x60000105c6c0_0; 1 drivers
v0x600001051950_12 .net v0x600001051950 12, 31 0, v0x60000105dc20_0; 1 drivers
v0x600001051950_13 .net v0x600001051950 13, 31 0, v0x60000105f180_0; 1 drivers
v0x600001051950_14 .net v0x600001051950 14, 31 0, v0x600001058750_0; 1 drivers
v0x600001051950_15 .net v0x600001051950 15, 31 0, v0x600001059cb0_0; 1 drivers
v0x600001051950_16 .net v0x600001051950 16, 31 0, v0x60000105b210_0; 1 drivers
v0x600001051950_17 .net v0x600001051950 17, 31 0, v0x6000010547e0_0; 1 drivers
v0x600001051950_18 .net v0x600001051950 18, 31 0, v0x600001055d40_0; 1 drivers
v0x600001051950_19 .net v0x600001051950 19, 31 0, v0x6000010572a0_0; 1 drivers
v0x6000010519e0_0 .net "result_data", 127 0, L_0x600001396760;  alias, 1 drivers
L_0x1400d7ca8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600001051a70_0 .net "result_ready", 0 0, L_0x1400d7ca8;  1 drivers
v0x600001051b00_0 .net "result_valid", 0 0, L_0x6000009896c0;  alias, 1 drivers
v0x600001051b90_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001051c20_0 .net "skew_enable", 0 0, L_0x600000989570;  1 drivers
v0x600001051cb0 .array "skew_input", 3 0;
v0x600001051cb0_0 .net v0x600001051cb0 0, 7 0, L_0x60000139dfe0; 1 drivers
v0x600001051cb0_1 .net v0x600001051cb0 1, 7 0, L_0x60000139e120; 1 drivers
v0x600001051cb0_2 .net v0x600001051cb0 2, 7 0, L_0x60000139e260; 1 drivers
v0x600001051cb0_3 .net v0x600001051cb0 3, 7 0, L_0x60000139e3a0; 1 drivers
v0x600001051d40 .array "skew_output", 3 0;
v0x600001051d40_0 .net v0x600001051d40 0, 7 0, v0x600001069d40_0; 1 drivers
v0x600001051d40_1 .net v0x600001051d40 1, 7 0, v0x60000106a010_0; 1 drivers
v0x600001051d40_2 .net v0x600001051d40 2, 7 0, v0x60000106a2e0_0; 1 drivers
v0x600001051d40_3 .net v0x600001051d40 3, 7 0, v0x60000106a5b0_0; 1 drivers
v0x600001051dd0_0 .net "start", 0 0, v0x60000104a760_0;  1 drivers
v0x600001051e60_0 .var "state", 2 0;
v0x600001051ef0_0 .var "state_next", 2 0;
v0x600001051f80_0 .net "weight_load_col", 1 0, v0x60000104bc30_0;  1 drivers
v0x600001052010_0 .net "weight_load_data", 31 0, L_0x600001397020;  1 drivers
v0x6000010520a0_0 .net "weight_load_en", 0 0, v0x60000104bcc0_0;  1 drivers
E_0x6000038f3ac0/0 .event anyedge, v0x600001051e60_0, v0x600001051560_0, v0x600001051dd0_0, v0x6000010520a0_0;
E_0x6000038f3ac0/1 .event anyedge, v0x6000010513b0_0, v0x6000010517a0_0;
E_0x6000038f3ac0 .event/or E_0x6000038f3ac0/0, E_0x6000038f3ac0/1;
L_0x60000139df40 .part v0x6000010481b0_0, 0, 8;
L_0x1400d5c08 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000139dfe0 .functor MUXZ 8, L_0x1400d5c08, L_0x60000139df40, v0x6000010482d0_0, C4<>;
L_0x60000139e080 .part v0x6000010481b0_0, 8, 8;
L_0x1400d5c50 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000139e120 .functor MUXZ 8, L_0x1400d5c50, L_0x60000139e080, v0x6000010482d0_0, C4<>;
L_0x60000139e1c0 .part v0x6000010481b0_0, 16, 8;
L_0x1400d5c98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000139e260 .functor MUXZ 8, L_0x1400d5c98, L_0x60000139e1c0, v0x6000010482d0_0, C4<>;
L_0x60000139e300 .part v0x6000010481b0_0, 24, 8;
L_0x1400d5ce0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000139e3a0 .functor MUXZ 8, L_0x1400d5ce0, L_0x60000139e300, v0x6000010482d0_0, C4<>;
L_0x60000139e580 .part L_0x600001397020, 0, 8;
L_0x60000139eda0 .part L_0x600001397020, 0, 8;
L_0x60000139f5c0 .part L_0x600001397020, 0, 8;
L_0x60000139fde0 .part L_0x600001397020, 0, 8;
L_0x600001398640 .part L_0x600001397020, 8, 8;
L_0x600001398e60 .part L_0x600001397020, 8, 8;
L_0x600001399680 .part L_0x600001397020, 8, 8;
L_0x600001399ea0 .part L_0x600001397020, 8, 8;
L_0x60000139a6c0 .part L_0x600001397020, 16, 8;
L_0x60000139aee0 .part L_0x600001397020, 16, 8;
L_0x60000139b700 .part L_0x600001397020, 16, 8;
L_0x600001394000 .part L_0x600001397020, 16, 8;
L_0x600001394820 .part L_0x600001397020, 24, 8;
L_0x600001395040 .part L_0x600001397020, 24, 8;
L_0x600001395860 .part L_0x600001397020, 24, 8;
L_0x600001396080 .part L_0x600001397020, 24, 8;
L_0x600001396760 .concat8 [ 32 32 32 32], L_0x6000009891f0, L_0x600000989260, L_0x6000009892d0, L_0x600000989340;
L_0x600001396800 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7948;
L_0x6000013968a0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7990;
L_0x600001396940 .cmp/eq 3, v0x600001051e60_0, L_0x1400d79d8;
L_0x6000013969e0 .reduce/nor v0x60000104bcc0_0;
L_0x600001396a80 .cmp/ne 3, v0x600001051e60_0, L_0x1400d7a20;
L_0x600001396b20 .cmp/ne 3, v0x600001051e60_0, L_0x1400d7a68;
L_0x600001396bc0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7ab0;
L_0x600001396c60 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7af8;
L_0x600001396d00 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7b88;
L_0x600001396da0 .cmp/ge 16, v0x600001051560_0, L_0x1400d7b40;
L_0x600001396e40 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d7bd0;
L_0x600001396ee0 .arith/sum 32, L_0x1400dbfe0, L_0x1400d7c18;
L_0x600001396f80 .cmp/gt 32, L_0x600001396ee0, L_0x600001396e40;
S_0x138fc0aa0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x600000cdb880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000cdb8c0 .param/l "col" 1 9 248, +C4<00>;
L_0x600000988e70 .functor BUFZ 32, v0x60000105b210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc0c10 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc0aa0;
 .timescale 0 0;
v0x6000010699e0 .array "delay_stages", 5 0, 31 0;
v0x600001069a70_0 .var/i "i", 31 0;
S_0x138fc0d80 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x600000cdb900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000cdb940 .param/l "col" 1 9 248, +C4<01>;
L_0x600000988f50 .functor BUFZ 32, v0x6000010547e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc0ef0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc0d80;
 .timescale 0 0;
v0x600001069b00 .array "delay_stages", 3 0, 31 0;
v0x600001069b90_0 .var/i "i", 31 0;
S_0x138fc1060 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x600000cdb980 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000cdb9c0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000989030 .functor BUFZ 32, v0x600001055d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc11d0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138fc1060;
 .timescale 0 0;
v0x600001069c20 .array "delay_stages", 1 0, 31 0;
v0x600001069cb0_0 .var/i "i", 31 0;
S_0x138fc1340 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x600000cdba00 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000cdba40 .param/l "col" 1 9 248, +C4<011>;
L_0x600000989110 .functor BUFZ 32, v0x6000010572a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc14b0 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138fc1340;
 .timescale 0 0;
L_0x600000989180 .functor BUFZ 32, L_0x600000989110, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138fc1620 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038f3d40 .param/l "row" 1 9 142, +C4<00>;
v0x600001069dd0_0 .net *"_ivl_1", 7 0, L_0x60000139df40;  1 drivers
v0x600001069e60_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c08;  1 drivers
S_0x138fc1790 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138fc1620;
 .timescale 0 0;
v0x600001069d40_0 .var "out_reg", 7 0;
S_0x138fc1900 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038f3dc0 .param/l "row" 1 9 142, +C4<01>;
v0x60000106a0a0_0 .net *"_ivl_1", 7 0, L_0x60000139e080;  1 drivers
v0x60000106a130_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c50;  1 drivers
S_0x138fc1a70 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fc1900;
 .timescale 0 0;
v0x600001069ef0 .array "delay_stages", 0 0, 7 0;
v0x600001069f80_0 .var/i "i", 31 0;
v0x60000106a010_0 .var "out_reg", 7 0;
S_0x138f7d510 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038f3e40 .param/l "row" 1 9 142, +C4<010>;
v0x60000106a370_0 .net *"_ivl_1", 7 0, L_0x60000139e1c0;  1 drivers
v0x60000106a400_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5c98;  1 drivers
S_0x138f7d680 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f7d510;
 .timescale 0 0;
v0x60000106a1c0 .array "delay_stages", 1 0, 7 0;
v0x60000106a250_0 .var/i "i", 31 0;
v0x60000106a2e0_0 .var "out_reg", 7 0;
S_0x138f7d7f0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038f3ec0 .param/l "row" 1 9 142, +C4<011>;
v0x60000106a640_0 .net *"_ivl_1", 7 0, L_0x60000139e300;  1 drivers
v0x60000106a6d0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d5ce0;  1 drivers
S_0x138f7d960 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138f7d7f0;
 .timescale 0 0;
v0x60000106a490 .array "delay_stages", 2 0, 7 0;
v0x60000106a520_0 .var/i "i", 31 0;
v0x60000106a5b0_0 .var "out_reg", 7 0;
S_0x138f7dad0 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038f3d00 .param/l "row" 1 9 213, +C4<00>;
S_0x138f7b880 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7dad0;
 .timescale 0 0;
P_0x6000038f3f80 .param/l "col" 1 9 214, +C4<00>;
L_0x60000098dd50 .functor AND 1, v0x60000104bcc0_0, L_0x60000139e4e0, C4<1>, C4<1>;
L_0x60000098ddc0 .functor AND 1, L_0x60000139e6c0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098de30 .functor OR 1, L_0x60000139e620, L_0x60000098ddc0, C4<0>, C4<0>;
L_0x60000098dea0 .functor AND 1, L_0x1400d7c60, L_0x60000098de30, C4<1>, C4<1>;
L_0x60000098df10 .functor AND 1, L_0x60000098dea0, L_0x60000139e800, C4<1>, C4<1>;
v0x60000106b2a0_0 .net *"_ivl_0", 2 0, L_0x60000139e440;  1 drivers
L_0x1400d5ed8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000106b330_0 .net/2u *"_ivl_11", 2 0, L_0x1400d5ed8;  1 drivers
v0x60000106b3c0_0 .net *"_ivl_13", 0 0, L_0x60000139e620;  1 drivers
L_0x1400d5f20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000106b450_0 .net/2u *"_ivl_15", 2 0, L_0x1400d5f20;  1 drivers
v0x60000106b4e0_0 .net *"_ivl_17", 0 0, L_0x60000139e6c0;  1 drivers
v0x60000106b570_0 .net *"_ivl_20", 0 0, L_0x60000098ddc0;  1 drivers
v0x60000106b600_0 .net *"_ivl_22", 0 0, L_0x60000098de30;  1 drivers
v0x60000106b690_0 .net *"_ivl_24", 0 0, L_0x60000098dea0;  1 drivers
v0x60000106b720_0 .net *"_ivl_25", 31 0, L_0x60000139e760;  1 drivers
L_0x1400d5f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106b7b0_0 .net *"_ivl_28", 15 0, L_0x1400d5f68;  1 drivers
L_0x1400d5fb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000106b840_0 .net/2u *"_ivl_29", 31 0, L_0x1400d5fb0;  1 drivers
L_0x1400d5e48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000106b8d0_0 .net *"_ivl_3", 0 0, L_0x1400d5e48;  1 drivers
v0x60000106b960_0 .net *"_ivl_31", 0 0, L_0x60000139e800;  1 drivers
L_0x1400d5e90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000106b9f0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d5e90;  1 drivers
v0x60000106ba80_0 .net *"_ivl_6", 0 0, L_0x60000139e4e0;  1 drivers
v0x60000106bb10_0 .net "do_clear", 0 0, L_0x60000098df10;  1 drivers
v0x60000106bba0_0 .net "load_weight", 0 0, L_0x60000098dd50;  1 drivers
v0x60000106bc30_0 .net "weight_in", 7 0, L_0x60000139e580;  1 drivers
L_0x60000139e440 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d5e48;
L_0x60000139e4e0 .cmp/eq 3, L_0x60000139e440, L_0x1400d5e90;
L_0x60000139e620 .cmp/eq 3, v0x600001051e60_0, L_0x1400d5ed8;
L_0x60000139e6c0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d5f20;
L_0x60000139e760 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d5f68;
L_0x60000139e800 .cmp/eq 32, L_0x60000139e760, L_0x1400d5fb0;
S_0x138f7b9f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7b880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbb00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbb40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000106a760_0 .net *"_ivl_11", 0 0, L_0x60000139ea80;  1 drivers
v0x60000106a7f0_0 .net *"_ivl_12", 15 0, L_0x60000139eb20;  1 drivers
v0x60000106a880_0 .net/s *"_ivl_4", 15 0, L_0x60000139e8a0;  1 drivers
v0x60000106a910_0 .net/s *"_ivl_6", 15 0, L_0x60000139e940;  1 drivers
v0x60000106a9a0_0 .net/s "a_signed", 7 0, v0x60000106ab50_0;  1 drivers
v0x60000106aa30_0 .net "act_in", 7 0, L_0x60000098db90;  alias, 1 drivers
v0x60000106aac0_0 .var "act_out", 7 0;
v0x60000106ab50_0 .var "act_reg", 7 0;
v0x60000106abe0_0 .net "clear_acc", 0 0, L_0x60000098df10;  alias, 1 drivers
v0x60000106ac70_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000106ad00_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x60000106ad90_0 .net "load_weight", 0 0, L_0x60000098dd50;  alias, 1 drivers
v0x60000106ae20_0 .net/s "product", 15 0, L_0x60000139e9e0;  1 drivers
v0x60000106aeb0_0 .net/s "product_ext", 31 0, L_0x60000139ebc0;  1 drivers
v0x60000106af40_0 .net "psum_in", 31 0, L_0x1400d5d28;  alias, 1 drivers
v0x60000106afd0_0 .var "psum_out", 31 0;
v0x60000106b060_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000106b0f0_0 .net/s "w_signed", 7 0, v0x60000106b210_0;  1 drivers
v0x60000106b180_0 .net "weight_in", 7 0, L_0x60000139e580;  alias, 1 drivers
v0x60000106b210_0 .var "weight_reg", 7 0;
L_0x60000139e8a0 .extend/s 16, v0x60000106ab50_0;
L_0x60000139e940 .extend/s 16, v0x60000106b210_0;
L_0x60000139e9e0 .arith/mult 16, L_0x60000139e8a0, L_0x60000139e940;
L_0x60000139ea80 .part L_0x60000139e9e0, 15, 1;
LS_0x60000139eb20_0_0 .concat [ 1 1 1 1], L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80;
LS_0x60000139eb20_0_4 .concat [ 1 1 1 1], L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80;
LS_0x60000139eb20_0_8 .concat [ 1 1 1 1], L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80;
LS_0x60000139eb20_0_12 .concat [ 1 1 1 1], L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80, L_0x60000139ea80;
L_0x60000139eb20 .concat [ 4 4 4 4], LS_0x60000139eb20_0_0, LS_0x60000139eb20_0_4, LS_0x60000139eb20_0_8, LS_0x60000139eb20_0_12;
L_0x60000139ebc0 .concat [ 16 16 0 0], L_0x60000139e9e0, L_0x60000139eb20;
S_0x138f7bb60 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7dad0;
 .timescale 0 0;
P_0x6000038ec000 .param/l "col" 1 9 214, +C4<01>;
L_0x60000098e060 .functor AND 1, v0x60000104bcc0_0, L_0x60000139ed00, C4<1>, C4<1>;
L_0x60000098e0d0 .functor AND 1, L_0x60000139eee0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098e140 .functor OR 1, L_0x60000139ee40, L_0x60000098e0d0, C4<0>, C4<0>;
L_0x60000098e1b0 .functor AND 1, L_0x1400d7c60, L_0x60000098e140, C4<1>, C4<1>;
L_0x60000098e220 .functor AND 1, L_0x60000098e1b0, L_0x60000139f020, C4<1>, C4<1>;
v0x600001064870_0 .net *"_ivl_0", 2 0, L_0x60000139ec60;  1 drivers
L_0x1400d6088 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001064900_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6088;  1 drivers
v0x600001064990_0 .net *"_ivl_13", 0 0, L_0x60000139ee40;  1 drivers
L_0x1400d60d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001064a20_0 .net/2u *"_ivl_15", 2 0, L_0x1400d60d0;  1 drivers
v0x600001064ab0_0 .net *"_ivl_17", 0 0, L_0x60000139eee0;  1 drivers
v0x600001064b40_0 .net *"_ivl_20", 0 0, L_0x60000098e0d0;  1 drivers
v0x600001064bd0_0 .net *"_ivl_22", 0 0, L_0x60000098e140;  1 drivers
v0x600001064c60_0 .net *"_ivl_24", 0 0, L_0x60000098e1b0;  1 drivers
v0x600001064cf0_0 .net *"_ivl_25", 31 0, L_0x60000139ef80;  1 drivers
L_0x1400d6118 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001064d80_0 .net *"_ivl_28", 15 0, L_0x1400d6118;  1 drivers
L_0x1400d6160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001064e10_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6160;  1 drivers
L_0x1400d5ff8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001064ea0_0 .net *"_ivl_3", 0 0, L_0x1400d5ff8;  1 drivers
v0x600001064f30_0 .net *"_ivl_31", 0 0, L_0x60000139f020;  1 drivers
L_0x1400d6040 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001064fc0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6040;  1 drivers
v0x600001065050_0 .net *"_ivl_6", 0 0, L_0x60000139ed00;  1 drivers
v0x6000010650e0_0 .net "do_clear", 0 0, L_0x60000098e220;  1 drivers
v0x600001065170_0 .net "load_weight", 0 0, L_0x60000098e060;  1 drivers
v0x600001065200_0 .net "weight_in", 7 0, L_0x60000139eda0;  1 drivers
L_0x60000139ec60 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d5ff8;
L_0x60000139ed00 .cmp/eq 3, L_0x60000139ec60, L_0x1400d6040;
L_0x60000139ee40 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6088;
L_0x60000139eee0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d60d0;
L_0x60000139ef80 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6118;
L_0x60000139f020 .cmp/eq 32, L_0x60000139ef80, L_0x1400d6160;
S_0x138f7bcd0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbb80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbbc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000106bcc0_0 .net *"_ivl_11", 0 0, L_0x60000139f2a0;  1 drivers
v0x60000106bd50_0 .net *"_ivl_12", 15 0, L_0x60000139f340;  1 drivers
v0x60000106bde0_0 .net/s *"_ivl_4", 15 0, L_0x60000139f0c0;  1 drivers
v0x60000106be70_0 .net/s *"_ivl_6", 15 0, L_0x60000139f160;  1 drivers
v0x60000106bf00_0 .net/s "a_signed", 7 0, v0x600001064120_0;  1 drivers
v0x600001064000_0 .net "act_in", 7 0, v0x60000106aac0_0;  alias, 1 drivers
v0x600001064090_0 .var "act_out", 7 0;
v0x600001064120_0 .var "act_reg", 7 0;
v0x6000010641b0_0 .net "clear_acc", 0 0, L_0x60000098e220;  alias, 1 drivers
v0x600001064240_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010642d0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001064360_0 .net "load_weight", 0 0, L_0x60000098e060;  alias, 1 drivers
v0x6000010643f0_0 .net/s "product", 15 0, L_0x60000139f200;  1 drivers
v0x600001064480_0 .net/s "product_ext", 31 0, L_0x60000139f3e0;  1 drivers
v0x600001064510_0 .net "psum_in", 31 0, L_0x1400d5d70;  alias, 1 drivers
v0x6000010645a0_0 .var "psum_out", 31 0;
v0x600001064630_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010646c0_0 .net/s "w_signed", 7 0, v0x6000010647e0_0;  1 drivers
v0x600001064750_0 .net "weight_in", 7 0, L_0x60000139eda0;  alias, 1 drivers
v0x6000010647e0_0 .var "weight_reg", 7 0;
L_0x60000139f0c0 .extend/s 16, v0x600001064120_0;
L_0x60000139f160 .extend/s 16, v0x6000010647e0_0;
L_0x60000139f200 .arith/mult 16, L_0x60000139f0c0, L_0x60000139f160;
L_0x60000139f2a0 .part L_0x60000139f200, 15, 1;
LS_0x60000139f340_0_0 .concat [ 1 1 1 1], L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0;
LS_0x60000139f340_0_4 .concat [ 1 1 1 1], L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0;
LS_0x60000139f340_0_8 .concat [ 1 1 1 1], L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0;
LS_0x60000139f340_0_12 .concat [ 1 1 1 1], L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0, L_0x60000139f2a0;
L_0x60000139f340 .concat [ 4 4 4 4], LS_0x60000139f340_0_0, LS_0x60000139f340_0_4, LS_0x60000139f340_0_8, LS_0x60000139f340_0_12;
L_0x60000139f3e0 .concat [ 16 16 0 0], L_0x60000139f200, L_0x60000139f340;
S_0x138f7be40 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7dad0;
 .timescale 0 0;
P_0x6000038ec100 .param/l "col" 1 9 214, +C4<010>;
L_0x60000098e370 .functor AND 1, v0x60000104bcc0_0, L_0x60000139f520, C4<1>, C4<1>;
L_0x60000098e3e0 .functor AND 1, L_0x60000139f700, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098e450 .functor OR 1, L_0x60000139f660, L_0x60000098e3e0, C4<0>, C4<0>;
L_0x60000098e4c0 .functor AND 1, L_0x1400d7c60, L_0x60000098e450, C4<1>, C4<1>;
L_0x60000098e530 .functor AND 1, L_0x60000098e4c0, L_0x60000139f840, C4<1>, C4<1>;
v0x600001065dd0_0 .net *"_ivl_0", 3 0, L_0x60000139f480;  1 drivers
L_0x1400d6238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001065e60_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6238;  1 drivers
v0x600001065ef0_0 .net *"_ivl_13", 0 0, L_0x60000139f660;  1 drivers
L_0x1400d6280 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001065f80_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6280;  1 drivers
v0x600001066010_0 .net *"_ivl_17", 0 0, L_0x60000139f700;  1 drivers
v0x6000010660a0_0 .net *"_ivl_20", 0 0, L_0x60000098e3e0;  1 drivers
v0x600001066130_0 .net *"_ivl_22", 0 0, L_0x60000098e450;  1 drivers
v0x6000010661c0_0 .net *"_ivl_24", 0 0, L_0x60000098e4c0;  1 drivers
v0x600001066250_0 .net *"_ivl_25", 31 0, L_0x60000139f7a0;  1 drivers
L_0x1400d62c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010662e0_0 .net *"_ivl_28", 15 0, L_0x1400d62c8;  1 drivers
L_0x1400d6310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001066370_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6310;  1 drivers
L_0x1400d61a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001066400_0 .net *"_ivl_3", 1 0, L_0x1400d61a8;  1 drivers
v0x600001066490_0 .net *"_ivl_31", 0 0, L_0x60000139f840;  1 drivers
L_0x1400d61f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001066520_0 .net/2u *"_ivl_4", 3 0, L_0x1400d61f0;  1 drivers
v0x6000010665b0_0 .net *"_ivl_6", 0 0, L_0x60000139f520;  1 drivers
v0x600001066640_0 .net "do_clear", 0 0, L_0x60000098e530;  1 drivers
v0x6000010666d0_0 .net "load_weight", 0 0, L_0x60000098e370;  1 drivers
v0x600001066760_0 .net "weight_in", 7 0, L_0x60000139f5c0;  1 drivers
L_0x60000139f480 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d61a8;
L_0x60000139f520 .cmp/eq 4, L_0x60000139f480, L_0x1400d61f0;
L_0x60000139f660 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6238;
L_0x60000139f700 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6280;
L_0x60000139f7a0 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d62c8;
L_0x60000139f840 .cmp/eq 32, L_0x60000139f7a0, L_0x1400d6310;
S_0x138f7bfb0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7be40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbc00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbc40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001065290_0 .net *"_ivl_11", 0 0, L_0x60000139fac0;  1 drivers
v0x600001065320_0 .net *"_ivl_12", 15 0, L_0x60000139fb60;  1 drivers
v0x6000010653b0_0 .net/s *"_ivl_4", 15 0, L_0x60000139f8e0;  1 drivers
v0x600001065440_0 .net/s *"_ivl_6", 15 0, L_0x60000139f980;  1 drivers
v0x6000010654d0_0 .net/s "a_signed", 7 0, v0x600001065680_0;  1 drivers
v0x600001065560_0 .net "act_in", 7 0, v0x600001064090_0;  alias, 1 drivers
v0x6000010655f0_0 .var "act_out", 7 0;
v0x600001065680_0 .var "act_reg", 7 0;
v0x600001065710_0 .net "clear_acc", 0 0, L_0x60000098e530;  alias, 1 drivers
v0x6000010657a0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001065830_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x6000010658c0_0 .net "load_weight", 0 0, L_0x60000098e370;  alias, 1 drivers
v0x600001065950_0 .net/s "product", 15 0, L_0x60000139fa20;  1 drivers
v0x6000010659e0_0 .net/s "product_ext", 31 0, L_0x60000139fc00;  1 drivers
v0x600001065a70_0 .net "psum_in", 31 0, L_0x1400d5db8;  alias, 1 drivers
v0x600001065b00_0 .var "psum_out", 31 0;
v0x600001065b90_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001065c20_0 .net/s "w_signed", 7 0, v0x600001065d40_0;  1 drivers
v0x600001065cb0_0 .net "weight_in", 7 0, L_0x60000139f5c0;  alias, 1 drivers
v0x600001065d40_0 .var "weight_reg", 7 0;
L_0x60000139f8e0 .extend/s 16, v0x600001065680_0;
L_0x60000139f980 .extend/s 16, v0x600001065d40_0;
L_0x60000139fa20 .arith/mult 16, L_0x60000139f8e0, L_0x60000139f980;
L_0x60000139fac0 .part L_0x60000139fa20, 15, 1;
LS_0x60000139fb60_0_0 .concat [ 1 1 1 1], L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0;
LS_0x60000139fb60_0_4 .concat [ 1 1 1 1], L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0;
LS_0x60000139fb60_0_8 .concat [ 1 1 1 1], L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0;
LS_0x60000139fb60_0_12 .concat [ 1 1 1 1], L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0, L_0x60000139fac0;
L_0x60000139fb60 .concat [ 4 4 4 4], LS_0x60000139fb60_0_0, LS_0x60000139fb60_0_4, LS_0x60000139fb60_0_8, LS_0x60000139fb60_0_12;
L_0x60000139fc00 .concat [ 16 16 0 0], L_0x60000139fa20, L_0x60000139fb60;
S_0x138f7c120 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7dad0;
 .timescale 0 0;
P_0x6000038ec240 .param/l "col" 1 9 214, +C4<011>;
L_0x60000098e680 .functor AND 1, v0x60000104bcc0_0, L_0x60000139fd40, C4<1>, C4<1>;
L_0x60000098e6f0 .functor AND 1, L_0x60000139ff20, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098e760 .functor OR 1, L_0x60000139fe80, L_0x60000098e6f0, C4<0>, C4<0>;
L_0x60000098e7d0 .functor AND 1, L_0x1400d7c60, L_0x60000098e760, C4<1>, C4<1>;
L_0x60000098e840 .functor AND 1, L_0x60000098e7d0, L_0x6000013980a0, C4<1>, C4<1>;
v0x600001067330_0 .net *"_ivl_0", 3 0, L_0x60000139fca0;  1 drivers
L_0x1400d63e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010673c0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d63e8;  1 drivers
v0x600001067450_0 .net *"_ivl_13", 0 0, L_0x60000139fe80;  1 drivers
L_0x1400d6430 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010674e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6430;  1 drivers
v0x600001067570_0 .net *"_ivl_17", 0 0, L_0x60000139ff20;  1 drivers
v0x600001067600_0 .net *"_ivl_20", 0 0, L_0x60000098e6f0;  1 drivers
v0x600001067690_0 .net *"_ivl_22", 0 0, L_0x60000098e760;  1 drivers
v0x600001067720_0 .net *"_ivl_24", 0 0, L_0x60000098e7d0;  1 drivers
v0x6000010677b0_0 .net *"_ivl_25", 31 0, L_0x600001398000;  1 drivers
L_0x1400d6478 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001067840_0 .net *"_ivl_28", 15 0, L_0x1400d6478;  1 drivers
L_0x1400d64c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010678d0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d64c0;  1 drivers
L_0x1400d6358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001067960_0 .net *"_ivl_3", 1 0, L_0x1400d6358;  1 drivers
v0x6000010679f0_0 .net *"_ivl_31", 0 0, L_0x6000013980a0;  1 drivers
L_0x1400d63a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001067a80_0 .net/2u *"_ivl_4", 3 0, L_0x1400d63a0;  1 drivers
v0x600001067b10_0 .net *"_ivl_6", 0 0, L_0x60000139fd40;  1 drivers
v0x600001067ba0_0 .net "do_clear", 0 0, L_0x60000098e840;  1 drivers
v0x600001067c30_0 .net "load_weight", 0 0, L_0x60000098e680;  1 drivers
v0x600001067cc0_0 .net "weight_in", 7 0, L_0x60000139fde0;  1 drivers
L_0x60000139fca0 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d6358;
L_0x60000139fd40 .cmp/eq 4, L_0x60000139fca0, L_0x1400d63a0;
L_0x60000139fe80 .cmp/eq 3, v0x600001051e60_0, L_0x1400d63e8;
L_0x60000139ff20 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6430;
L_0x600001398000 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6478;
L_0x6000013980a0 .cmp/eq 32, L_0x600001398000, L_0x1400d64c0;
S_0x138f7c290 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7c120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbc80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbcc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010667f0_0 .net *"_ivl_11", 0 0, L_0x600001398320;  1 drivers
v0x600001066880_0 .net *"_ivl_12", 15 0, L_0x6000013983c0;  1 drivers
v0x600001066910_0 .net/s *"_ivl_4", 15 0, L_0x600001398140;  1 drivers
v0x6000010669a0_0 .net/s *"_ivl_6", 15 0, L_0x6000013981e0;  1 drivers
v0x600001066a30_0 .net/s "a_signed", 7 0, v0x600001066be0_0;  1 drivers
v0x600001066ac0_0 .net "act_in", 7 0, v0x6000010655f0_0;  alias, 1 drivers
v0x600001066b50_0 .var "act_out", 7 0;
v0x600001066be0_0 .var "act_reg", 7 0;
v0x600001066c70_0 .net "clear_acc", 0 0, L_0x60000098e840;  alias, 1 drivers
v0x600001066d00_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001066d90_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001066e20_0 .net "load_weight", 0 0, L_0x60000098e680;  alias, 1 drivers
v0x600001066eb0_0 .net/s "product", 15 0, L_0x600001398280;  1 drivers
v0x600001066f40_0 .net/s "product_ext", 31 0, L_0x600001398460;  1 drivers
v0x600001066fd0_0 .net "psum_in", 31 0, L_0x1400d5e00;  alias, 1 drivers
v0x600001067060_0 .var "psum_out", 31 0;
v0x6000010670f0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001067180_0 .net/s "w_signed", 7 0, v0x6000010672a0_0;  1 drivers
v0x600001067210_0 .net "weight_in", 7 0, L_0x60000139fde0;  alias, 1 drivers
v0x6000010672a0_0 .var "weight_reg", 7 0;
L_0x600001398140 .extend/s 16, v0x600001066be0_0;
L_0x6000013981e0 .extend/s 16, v0x6000010672a0_0;
L_0x600001398280 .arith/mult 16, L_0x600001398140, L_0x6000013981e0;
L_0x600001398320 .part L_0x600001398280, 15, 1;
LS_0x6000013983c0_0_0 .concat [ 1 1 1 1], L_0x600001398320, L_0x600001398320, L_0x600001398320, L_0x600001398320;
LS_0x6000013983c0_0_4 .concat [ 1 1 1 1], L_0x600001398320, L_0x600001398320, L_0x600001398320, L_0x600001398320;
LS_0x6000013983c0_0_8 .concat [ 1 1 1 1], L_0x600001398320, L_0x600001398320, L_0x600001398320, L_0x600001398320;
LS_0x6000013983c0_0_12 .concat [ 1 1 1 1], L_0x600001398320, L_0x600001398320, L_0x600001398320, L_0x600001398320;
L_0x6000013983c0 .concat [ 4 4 4 4], LS_0x6000013983c0_0_0, LS_0x6000013983c0_0_4, LS_0x6000013983c0_0_8, LS_0x6000013983c0_0_12;
L_0x600001398460 .concat [ 16 16 0 0], L_0x600001398280, L_0x6000013983c0;
S_0x138f7c400 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ec340 .param/l "row" 1 9 213, +C4<01>;
S_0x138f7c570 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7c400;
 .timescale 0 0;
P_0x6000038ec3c0 .param/l "col" 1 9 214, +C4<00>;
L_0x60000098e990 .functor AND 1, v0x60000104bcc0_0, L_0x6000013985a0, C4<1>, C4<1>;
L_0x60000098ea70 .functor AND 1, L_0x600001398780, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098eae0 .functor OR 1, L_0x6000013986e0, L_0x60000098ea70, C4<0>, C4<0>;
L_0x60000098eb50 .functor AND 1, L_0x1400d7c60, L_0x60000098eae0, C4<1>, C4<1>;
L_0x60000098ebc0 .functor AND 1, L_0x60000098eb50, L_0x6000013988c0, C4<1>, C4<1>;
v0x600001060900_0 .net *"_ivl_0", 2 0, L_0x600001398500;  1 drivers
L_0x1400d6598 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001060990_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6598;  1 drivers
v0x600001060a20_0 .net *"_ivl_13", 0 0, L_0x6000013986e0;  1 drivers
L_0x1400d65e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001060ab0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d65e0;  1 drivers
v0x600001060b40_0 .net *"_ivl_17", 0 0, L_0x600001398780;  1 drivers
v0x600001060bd0_0 .net *"_ivl_20", 0 0, L_0x60000098ea70;  1 drivers
v0x600001060c60_0 .net *"_ivl_22", 0 0, L_0x60000098eae0;  1 drivers
v0x600001060cf0_0 .net *"_ivl_24", 0 0, L_0x60000098eb50;  1 drivers
v0x600001060d80_0 .net *"_ivl_25", 31 0, L_0x600001398820;  1 drivers
L_0x1400d6628 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001060e10_0 .net *"_ivl_28", 15 0, L_0x1400d6628;  1 drivers
L_0x1400d6670 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001060ea0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6670;  1 drivers
L_0x1400d6508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001060f30_0 .net *"_ivl_3", 0 0, L_0x1400d6508;  1 drivers
v0x600001060fc0_0 .net *"_ivl_31", 0 0, L_0x6000013988c0;  1 drivers
L_0x1400d6550 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001061050_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6550;  1 drivers
v0x6000010610e0_0 .net *"_ivl_6", 0 0, L_0x6000013985a0;  1 drivers
v0x600001061170_0 .net "do_clear", 0 0, L_0x60000098ebc0;  1 drivers
v0x600001061200_0 .net "load_weight", 0 0, L_0x60000098e990;  1 drivers
v0x600001061290_0 .net "weight_in", 7 0, L_0x600001398640;  1 drivers
L_0x600001398500 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d6508;
L_0x6000013985a0 .cmp/eq 3, L_0x600001398500, L_0x1400d6550;
L_0x6000013986e0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6598;
L_0x600001398780 .cmp/eq 3, v0x600001051e60_0, L_0x1400d65e0;
L_0x600001398820 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6628;
L_0x6000013988c0 .cmp/eq 32, L_0x600001398820, L_0x1400d6670;
S_0x138f7c6e0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbd00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbd40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001067d50_0 .net *"_ivl_11", 0 0, L_0x600001398b40;  1 drivers
v0x600001067de0_0 .net *"_ivl_12", 15 0, L_0x600001398be0;  1 drivers
v0x600001067e70_0 .net/s *"_ivl_4", 15 0, L_0x600001398960;  1 drivers
v0x600001067f00_0 .net/s *"_ivl_6", 15 0, L_0x600001398a00;  1 drivers
v0x600001060000_0 .net/s "a_signed", 7 0, v0x6000010601b0_0;  1 drivers
v0x600001060090_0 .net "act_in", 7 0, L_0x60000098dc00;  alias, 1 drivers
v0x600001060120_0 .var "act_out", 7 0;
v0x6000010601b0_0 .var "act_reg", 7 0;
v0x600001060240_0 .net "clear_acc", 0 0, L_0x60000098ebc0;  alias, 1 drivers
v0x6000010602d0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001060360_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x6000010603f0_0 .net "load_weight", 0 0, L_0x60000098e990;  alias, 1 drivers
v0x600001060480_0 .net/s "product", 15 0, L_0x600001398aa0;  1 drivers
v0x600001060510_0 .net/s "product_ext", 31 0, L_0x600001398c80;  1 drivers
v0x6000010605a0_0 .net "psum_in", 31 0, v0x60000106afd0_0;  alias, 1 drivers
v0x600001060630_0 .var "psum_out", 31 0;
v0x6000010606c0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001060750_0 .net/s "w_signed", 7 0, v0x600001060870_0;  1 drivers
v0x6000010607e0_0 .net "weight_in", 7 0, L_0x600001398640;  alias, 1 drivers
v0x600001060870_0 .var "weight_reg", 7 0;
L_0x600001398960 .extend/s 16, v0x6000010601b0_0;
L_0x600001398a00 .extend/s 16, v0x600001060870_0;
L_0x600001398aa0 .arith/mult 16, L_0x600001398960, L_0x600001398a00;
L_0x600001398b40 .part L_0x600001398aa0, 15, 1;
LS_0x600001398be0_0_0 .concat [ 1 1 1 1], L_0x600001398b40, L_0x600001398b40, L_0x600001398b40, L_0x600001398b40;
LS_0x600001398be0_0_4 .concat [ 1 1 1 1], L_0x600001398b40, L_0x600001398b40, L_0x600001398b40, L_0x600001398b40;
LS_0x600001398be0_0_8 .concat [ 1 1 1 1], L_0x600001398b40, L_0x600001398b40, L_0x600001398b40, L_0x600001398b40;
LS_0x600001398be0_0_12 .concat [ 1 1 1 1], L_0x600001398b40, L_0x600001398b40, L_0x600001398b40, L_0x600001398b40;
L_0x600001398be0 .concat [ 4 4 4 4], LS_0x600001398be0_0_0, LS_0x600001398be0_0_4, LS_0x600001398be0_0_8, LS_0x600001398be0_0_12;
L_0x600001398c80 .concat [ 16 16 0 0], L_0x600001398aa0, L_0x600001398be0;
S_0x138f7c850 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7c400;
 .timescale 0 0;
P_0x6000038ec200 .param/l "col" 1 9 214, +C4<01>;
L_0x60000098ed10 .functor AND 1, v0x60000104bcc0_0, L_0x600001398dc0, C4<1>, C4<1>;
L_0x60000098ed80 .functor AND 1, L_0x600001398fa0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098edf0 .functor OR 1, L_0x600001398f00, L_0x60000098ed80, C4<0>, C4<0>;
L_0x60000098ee60 .functor AND 1, L_0x1400d7c60, L_0x60000098edf0, C4<1>, C4<1>;
L_0x60000098eed0 .functor AND 1, L_0x60000098ee60, L_0x6000013990e0, C4<1>, C4<1>;
v0x600001061e60_0 .net *"_ivl_0", 2 0, L_0x600001398d20;  1 drivers
L_0x1400d6748 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001061ef0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6748;  1 drivers
v0x600001061f80_0 .net *"_ivl_13", 0 0, L_0x600001398f00;  1 drivers
L_0x1400d6790 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001062010_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6790;  1 drivers
v0x6000010620a0_0 .net *"_ivl_17", 0 0, L_0x600001398fa0;  1 drivers
v0x600001062130_0 .net *"_ivl_20", 0 0, L_0x60000098ed80;  1 drivers
v0x6000010621c0_0 .net *"_ivl_22", 0 0, L_0x60000098edf0;  1 drivers
v0x600001062250_0 .net *"_ivl_24", 0 0, L_0x60000098ee60;  1 drivers
v0x6000010622e0_0 .net *"_ivl_25", 31 0, L_0x600001399040;  1 drivers
L_0x1400d67d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001062370_0 .net *"_ivl_28", 15 0, L_0x1400d67d8;  1 drivers
L_0x1400d6820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001062400_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6820;  1 drivers
L_0x1400d66b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001062490_0 .net *"_ivl_3", 0 0, L_0x1400d66b8;  1 drivers
v0x600001062520_0 .net *"_ivl_31", 0 0, L_0x6000013990e0;  1 drivers
L_0x1400d6700 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000010625b0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6700;  1 drivers
v0x600001062640_0 .net *"_ivl_6", 0 0, L_0x600001398dc0;  1 drivers
v0x6000010626d0_0 .net "do_clear", 0 0, L_0x60000098eed0;  1 drivers
v0x600001062760_0 .net "load_weight", 0 0, L_0x60000098ed10;  1 drivers
v0x6000010627f0_0 .net "weight_in", 7 0, L_0x600001398e60;  1 drivers
L_0x600001398d20 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d66b8;
L_0x600001398dc0 .cmp/eq 3, L_0x600001398d20, L_0x1400d6700;
L_0x600001398f00 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6748;
L_0x600001398fa0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6790;
L_0x600001399040 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d67d8;
L_0x6000013990e0 .cmp/eq 32, L_0x600001399040, L_0x1400d6820;
S_0x138f7c9c0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7c850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbd80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbdc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001061320_0 .net *"_ivl_11", 0 0, L_0x600001399360;  1 drivers
v0x6000010613b0_0 .net *"_ivl_12", 15 0, L_0x600001399400;  1 drivers
v0x600001061440_0 .net/s *"_ivl_4", 15 0, L_0x600001399180;  1 drivers
v0x6000010614d0_0 .net/s *"_ivl_6", 15 0, L_0x600001399220;  1 drivers
v0x600001061560_0 .net/s "a_signed", 7 0, v0x600001061710_0;  1 drivers
v0x6000010615f0_0 .net "act_in", 7 0, v0x600001060120_0;  alias, 1 drivers
v0x600001061680_0 .var "act_out", 7 0;
v0x600001061710_0 .var "act_reg", 7 0;
v0x6000010617a0_0 .net "clear_acc", 0 0, L_0x60000098eed0;  alias, 1 drivers
v0x600001061830_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010618c0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001061950_0 .net "load_weight", 0 0, L_0x60000098ed10;  alias, 1 drivers
v0x6000010619e0_0 .net/s "product", 15 0, L_0x6000013992c0;  1 drivers
v0x600001061a70_0 .net/s "product_ext", 31 0, L_0x6000013994a0;  1 drivers
v0x600001061b00_0 .net "psum_in", 31 0, v0x6000010645a0_0;  alias, 1 drivers
v0x600001061b90_0 .var "psum_out", 31 0;
v0x600001061c20_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001061cb0_0 .net/s "w_signed", 7 0, v0x600001061dd0_0;  1 drivers
v0x600001061d40_0 .net "weight_in", 7 0, L_0x600001398e60;  alias, 1 drivers
v0x600001061dd0_0 .var "weight_reg", 7 0;
L_0x600001399180 .extend/s 16, v0x600001061710_0;
L_0x600001399220 .extend/s 16, v0x600001061dd0_0;
L_0x6000013992c0 .arith/mult 16, L_0x600001399180, L_0x600001399220;
L_0x600001399360 .part L_0x6000013992c0, 15, 1;
LS_0x600001399400_0_0 .concat [ 1 1 1 1], L_0x600001399360, L_0x600001399360, L_0x600001399360, L_0x600001399360;
LS_0x600001399400_0_4 .concat [ 1 1 1 1], L_0x600001399360, L_0x600001399360, L_0x600001399360, L_0x600001399360;
LS_0x600001399400_0_8 .concat [ 1 1 1 1], L_0x600001399360, L_0x600001399360, L_0x600001399360, L_0x600001399360;
LS_0x600001399400_0_12 .concat [ 1 1 1 1], L_0x600001399360, L_0x600001399360, L_0x600001399360, L_0x600001399360;
L_0x600001399400 .concat [ 4 4 4 4], LS_0x600001399400_0_0, LS_0x600001399400_0_4, LS_0x600001399400_0_8, LS_0x600001399400_0_12;
L_0x6000013994a0 .concat [ 16 16 0 0], L_0x6000013992c0, L_0x600001399400;
S_0x138f7cb30 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7c400;
 .timescale 0 0;
P_0x6000038ec580 .param/l "col" 1 9 214, +C4<010>;
L_0x60000098f020 .functor AND 1, v0x60000104bcc0_0, L_0x6000013995e0, C4<1>, C4<1>;
L_0x60000098ea00 .functor AND 1, L_0x6000013997c0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098f090 .functor OR 1, L_0x600001399720, L_0x60000098ea00, C4<0>, C4<0>;
L_0x60000098f100 .functor AND 1, L_0x1400d7c60, L_0x60000098f090, C4<1>, C4<1>;
L_0x60000098f170 .functor AND 1, L_0x60000098f100, L_0x600001399900, C4<1>, C4<1>;
v0x6000010633c0_0 .net *"_ivl_0", 3 0, L_0x600001399540;  1 drivers
L_0x1400d68f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001063450_0 .net/2u *"_ivl_11", 2 0, L_0x1400d68f8;  1 drivers
v0x6000010634e0_0 .net *"_ivl_13", 0 0, L_0x600001399720;  1 drivers
L_0x1400d6940 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001063570_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6940;  1 drivers
v0x600001063600_0 .net *"_ivl_17", 0 0, L_0x6000013997c0;  1 drivers
v0x600001063690_0 .net *"_ivl_20", 0 0, L_0x60000098ea00;  1 drivers
v0x600001063720_0 .net *"_ivl_22", 0 0, L_0x60000098f090;  1 drivers
v0x6000010637b0_0 .net *"_ivl_24", 0 0, L_0x60000098f100;  1 drivers
v0x600001063840_0 .net *"_ivl_25", 31 0, L_0x600001399860;  1 drivers
L_0x1400d6988 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010638d0_0 .net *"_ivl_28", 15 0, L_0x1400d6988;  1 drivers
L_0x1400d69d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001063960_0 .net/2u *"_ivl_29", 31 0, L_0x1400d69d0;  1 drivers
L_0x1400d6868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000010639f0_0 .net *"_ivl_3", 1 0, L_0x1400d6868;  1 drivers
v0x600001063a80_0 .net *"_ivl_31", 0 0, L_0x600001399900;  1 drivers
L_0x1400d68b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001063b10_0 .net/2u *"_ivl_4", 3 0, L_0x1400d68b0;  1 drivers
v0x600001063ba0_0 .net *"_ivl_6", 0 0, L_0x6000013995e0;  1 drivers
v0x600001063c30_0 .net "do_clear", 0 0, L_0x60000098f170;  1 drivers
v0x600001063cc0_0 .net "load_weight", 0 0, L_0x60000098f020;  1 drivers
v0x600001063d50_0 .net "weight_in", 7 0, L_0x600001399680;  1 drivers
L_0x600001399540 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d6868;
L_0x6000013995e0 .cmp/eq 4, L_0x600001399540, L_0x1400d68b0;
L_0x600001399720 .cmp/eq 3, v0x600001051e60_0, L_0x1400d68f8;
L_0x6000013997c0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6940;
L_0x600001399860 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6988;
L_0x600001399900 .cmp/eq 32, L_0x600001399860, L_0x1400d69d0;
S_0x138f7cca0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbe80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001062880_0 .net *"_ivl_11", 0 0, L_0x600001399b80;  1 drivers
v0x600001062910_0 .net *"_ivl_12", 15 0, L_0x600001399c20;  1 drivers
v0x6000010629a0_0 .net/s *"_ivl_4", 15 0, L_0x6000013999a0;  1 drivers
v0x600001062a30_0 .net/s *"_ivl_6", 15 0, L_0x600001399a40;  1 drivers
v0x600001062ac0_0 .net/s "a_signed", 7 0, v0x600001062c70_0;  1 drivers
v0x600001062b50_0 .net "act_in", 7 0, v0x600001061680_0;  alias, 1 drivers
v0x600001062be0_0 .var "act_out", 7 0;
v0x600001062c70_0 .var "act_reg", 7 0;
v0x600001062d00_0 .net "clear_acc", 0 0, L_0x60000098f170;  alias, 1 drivers
v0x600001062d90_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001062e20_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001062eb0_0 .net "load_weight", 0 0, L_0x60000098f020;  alias, 1 drivers
v0x600001062f40_0 .net/s "product", 15 0, L_0x600001399ae0;  1 drivers
v0x600001062fd0_0 .net/s "product_ext", 31 0, L_0x600001399cc0;  1 drivers
v0x600001063060_0 .net "psum_in", 31 0, v0x600001065b00_0;  alias, 1 drivers
v0x6000010630f0_0 .var "psum_out", 31 0;
v0x600001063180_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001063210_0 .net/s "w_signed", 7 0, v0x600001063330_0;  1 drivers
v0x6000010632a0_0 .net "weight_in", 7 0, L_0x600001399680;  alias, 1 drivers
v0x600001063330_0 .var "weight_reg", 7 0;
L_0x6000013999a0 .extend/s 16, v0x600001062c70_0;
L_0x600001399a40 .extend/s 16, v0x600001063330_0;
L_0x600001399ae0 .arith/mult 16, L_0x6000013999a0, L_0x600001399a40;
L_0x600001399b80 .part L_0x600001399ae0, 15, 1;
LS_0x600001399c20_0_0 .concat [ 1 1 1 1], L_0x600001399b80, L_0x600001399b80, L_0x600001399b80, L_0x600001399b80;
LS_0x600001399c20_0_4 .concat [ 1 1 1 1], L_0x600001399b80, L_0x600001399b80, L_0x600001399b80, L_0x600001399b80;
LS_0x600001399c20_0_8 .concat [ 1 1 1 1], L_0x600001399b80, L_0x600001399b80, L_0x600001399b80, L_0x600001399b80;
LS_0x600001399c20_0_12 .concat [ 1 1 1 1], L_0x600001399b80, L_0x600001399b80, L_0x600001399b80, L_0x600001399b80;
L_0x600001399c20 .concat [ 4 4 4 4], LS_0x600001399c20_0_0, LS_0x600001399c20_0_4, LS_0x600001399c20_0_8, LS_0x600001399c20_0_12;
L_0x600001399cc0 .concat [ 16 16 0 0], L_0x600001399ae0, L_0x600001399c20;
S_0x138f7ce10 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7c400;
 .timescale 0 0;
P_0x6000038ec680 .param/l "col" 1 9 214, +C4<011>;
L_0x60000098f2c0 .functor AND 1, v0x60000104bcc0_0, L_0x600001399e00, C4<1>, C4<1>;
L_0x60000098f330 .functor AND 1, L_0x600001399fe0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098f3a0 .functor OR 1, L_0x600001399f40, L_0x60000098f330, C4<0>, C4<0>;
L_0x60000098f410 .functor AND 1, L_0x1400d7c60, L_0x60000098f3a0, C4<1>, C4<1>;
L_0x60000098f480 .functor AND 1, L_0x60000098f410, L_0x60000139a120, C4<1>, C4<1>;
v0x60000105c990_0 .net *"_ivl_0", 3 0, L_0x600001399d60;  1 drivers
L_0x1400d6aa8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000105ca20_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6aa8;  1 drivers
v0x60000105cab0_0 .net *"_ivl_13", 0 0, L_0x600001399f40;  1 drivers
L_0x1400d6af0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105cb40_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6af0;  1 drivers
v0x60000105cbd0_0 .net *"_ivl_17", 0 0, L_0x600001399fe0;  1 drivers
v0x60000105cc60_0 .net *"_ivl_20", 0 0, L_0x60000098f330;  1 drivers
v0x60000105ccf0_0 .net *"_ivl_22", 0 0, L_0x60000098f3a0;  1 drivers
v0x60000105cd80_0 .net *"_ivl_24", 0 0, L_0x60000098f410;  1 drivers
v0x60000105ce10_0 .net *"_ivl_25", 31 0, L_0x60000139a080;  1 drivers
L_0x1400d6b38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105cea0_0 .net *"_ivl_28", 15 0, L_0x1400d6b38;  1 drivers
L_0x1400d6b80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105cf30_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6b80;  1 drivers
L_0x1400d6a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000105cfc0_0 .net *"_ivl_3", 1 0, L_0x1400d6a18;  1 drivers
v0x60000105d050_0 .net *"_ivl_31", 0 0, L_0x60000139a120;  1 drivers
L_0x1400d6a60 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000105d0e0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d6a60;  1 drivers
v0x60000105d170_0 .net *"_ivl_6", 0 0, L_0x600001399e00;  1 drivers
v0x60000105d200_0 .net "do_clear", 0 0, L_0x60000098f480;  1 drivers
v0x60000105d290_0 .net "load_weight", 0 0, L_0x60000098f2c0;  1 drivers
v0x60000105d320_0 .net "weight_in", 7 0, L_0x600001399ea0;  1 drivers
L_0x600001399d60 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d6a18;
L_0x600001399e00 .cmp/eq 4, L_0x600001399d60, L_0x1400d6a60;
L_0x600001399f40 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6aa8;
L_0x600001399fe0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6af0;
L_0x60000139a080 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6b38;
L_0x60000139a120 .cmp/eq 32, L_0x60000139a080, L_0x1400d6b80;
S_0x138f7cf80 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138f7ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbf00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbf40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001063de0_0 .net *"_ivl_11", 0 0, L_0x60000139a3a0;  1 drivers
v0x600001063e70_0 .net *"_ivl_12", 15 0, L_0x60000139a440;  1 drivers
v0x600001063f00_0 .net/s *"_ivl_4", 15 0, L_0x60000139a1c0;  1 drivers
v0x60000105c000_0 .net/s *"_ivl_6", 15 0, L_0x60000139a260;  1 drivers
v0x60000105c090_0 .net/s "a_signed", 7 0, v0x60000105c240_0;  1 drivers
v0x60000105c120_0 .net "act_in", 7 0, v0x600001062be0_0;  alias, 1 drivers
v0x60000105c1b0_0 .var "act_out", 7 0;
v0x60000105c240_0 .var "act_reg", 7 0;
v0x60000105c2d0_0 .net "clear_acc", 0 0, L_0x60000098f480;  alias, 1 drivers
v0x60000105c360_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000105c3f0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x60000105c480_0 .net "load_weight", 0 0, L_0x60000098f2c0;  alias, 1 drivers
v0x60000105c510_0 .net/s "product", 15 0, L_0x60000139a300;  1 drivers
v0x60000105c5a0_0 .net/s "product_ext", 31 0, L_0x60000139a4e0;  1 drivers
v0x60000105c630_0 .net "psum_in", 31 0, v0x600001067060_0;  alias, 1 drivers
v0x60000105c6c0_0 .var "psum_out", 31 0;
v0x60000105c750_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000105c7e0_0 .net/s "w_signed", 7 0, v0x60000105c900_0;  1 drivers
v0x60000105c870_0 .net "weight_in", 7 0, L_0x600001399ea0;  alias, 1 drivers
v0x60000105c900_0 .var "weight_reg", 7 0;
L_0x60000139a1c0 .extend/s 16, v0x60000105c240_0;
L_0x60000139a260 .extend/s 16, v0x60000105c900_0;
L_0x60000139a300 .arith/mult 16, L_0x60000139a1c0, L_0x60000139a260;
L_0x60000139a3a0 .part L_0x60000139a300, 15, 1;
LS_0x60000139a440_0_0 .concat [ 1 1 1 1], L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0;
LS_0x60000139a440_0_4 .concat [ 1 1 1 1], L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0;
LS_0x60000139a440_0_8 .concat [ 1 1 1 1], L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0;
LS_0x60000139a440_0_12 .concat [ 1 1 1 1], L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0, L_0x60000139a3a0;
L_0x60000139a440 .concat [ 4 4 4 4], LS_0x60000139a440_0_0, LS_0x60000139a440_0_4, LS_0x60000139a440_0_8, LS_0x60000139a440_0_12;
L_0x60000139a4e0 .concat [ 16 16 0 0], L_0x60000139a300, L_0x60000139a440;
S_0x138f7d0f0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ec780 .param/l "row" 1 9 213, +C4<010>;
S_0x138ff6f20 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138f7d0f0;
 .timescale 0 0;
P_0x6000038ec800 .param/l "col" 1 9 214, +C4<00>;
L_0x60000098f5d0 .functor AND 1, v0x60000104bcc0_0, L_0x60000139a620, C4<1>, C4<1>;
L_0x60000098f640 .functor AND 1, L_0x60000139a800, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098f6b0 .functor OR 1, L_0x60000139a760, L_0x60000098f640, C4<0>, C4<0>;
L_0x60000098f720 .functor AND 1, L_0x1400d7c60, L_0x60000098f6b0, C4<1>, C4<1>;
L_0x60000098f790 .functor AND 1, L_0x60000098f720, L_0x60000139a940, C4<1>, C4<1>;
v0x60000105def0_0 .net *"_ivl_0", 2 0, L_0x60000139a580;  1 drivers
L_0x1400d6c58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000105df80_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6c58;  1 drivers
v0x60000105e010_0 .net *"_ivl_13", 0 0, L_0x60000139a760;  1 drivers
L_0x1400d6ca0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105e0a0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6ca0;  1 drivers
v0x60000105e130_0 .net *"_ivl_17", 0 0, L_0x60000139a800;  1 drivers
v0x60000105e1c0_0 .net *"_ivl_20", 0 0, L_0x60000098f640;  1 drivers
v0x60000105e250_0 .net *"_ivl_22", 0 0, L_0x60000098f6b0;  1 drivers
v0x60000105e2e0_0 .net *"_ivl_24", 0 0, L_0x60000098f720;  1 drivers
v0x60000105e370_0 .net *"_ivl_25", 31 0, L_0x60000139a8a0;  1 drivers
L_0x1400d6ce8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105e400_0 .net *"_ivl_28", 15 0, L_0x1400d6ce8;  1 drivers
L_0x1400d6d30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105e490_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6d30;  1 drivers
L_0x1400d6bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000105e520_0 .net *"_ivl_3", 0 0, L_0x1400d6bc8;  1 drivers
v0x60000105e5b0_0 .net *"_ivl_31", 0 0, L_0x60000139a940;  1 drivers
L_0x1400d6c10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105e640_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6c10;  1 drivers
v0x60000105e6d0_0 .net *"_ivl_6", 0 0, L_0x60000139a620;  1 drivers
v0x60000105e760_0 .net "do_clear", 0 0, L_0x60000098f790;  1 drivers
v0x60000105e7f0_0 .net "load_weight", 0 0, L_0x60000098f5d0;  1 drivers
v0x60000105e880_0 .net "weight_in", 7 0, L_0x60000139a6c0;  1 drivers
L_0x60000139a580 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d6bc8;
L_0x60000139a620 .cmp/eq 3, L_0x60000139a580, L_0x1400d6c10;
L_0x60000139a760 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6c58;
L_0x60000139a800 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6ca0;
L_0x60000139a8a0 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6ce8;
L_0x60000139a940 .cmp/eq 32, L_0x60000139a8a0, L_0x1400d6d30;
S_0x138ff7090 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ff6f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbf80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbfc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000105d3b0_0 .net *"_ivl_11", 0 0, L_0x60000139abc0;  1 drivers
v0x60000105d440_0 .net *"_ivl_12", 15 0, L_0x60000139ac60;  1 drivers
v0x60000105d4d0_0 .net/s *"_ivl_4", 15 0, L_0x60000139a9e0;  1 drivers
v0x60000105d560_0 .net/s *"_ivl_6", 15 0, L_0x60000139aa80;  1 drivers
v0x60000105d5f0_0 .net/s "a_signed", 7 0, v0x60000105d7a0_0;  1 drivers
v0x60000105d680_0 .net "act_in", 7 0, L_0x60000098dc70;  alias, 1 drivers
v0x60000105d710_0 .var "act_out", 7 0;
v0x60000105d7a0_0 .var "act_reg", 7 0;
v0x60000105d830_0 .net "clear_acc", 0 0, L_0x60000098f790;  alias, 1 drivers
v0x60000105d8c0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000105d950_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x60000105d9e0_0 .net "load_weight", 0 0, L_0x60000098f5d0;  alias, 1 drivers
v0x60000105da70_0 .net/s "product", 15 0, L_0x60000139ab20;  1 drivers
v0x60000105db00_0 .net/s "product_ext", 31 0, L_0x60000139ad00;  1 drivers
v0x60000105db90_0 .net "psum_in", 31 0, v0x600001060630_0;  alias, 1 drivers
v0x60000105dc20_0 .var "psum_out", 31 0;
v0x60000105dcb0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000105dd40_0 .net/s "w_signed", 7 0, v0x60000105de60_0;  1 drivers
v0x60000105ddd0_0 .net "weight_in", 7 0, L_0x60000139a6c0;  alias, 1 drivers
v0x60000105de60_0 .var "weight_reg", 7 0;
L_0x60000139a9e0 .extend/s 16, v0x60000105d7a0_0;
L_0x60000139aa80 .extend/s 16, v0x60000105de60_0;
L_0x60000139ab20 .arith/mult 16, L_0x60000139a9e0, L_0x60000139aa80;
L_0x60000139abc0 .part L_0x60000139ab20, 15, 1;
LS_0x60000139ac60_0_0 .concat [ 1 1 1 1], L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0;
LS_0x60000139ac60_0_4 .concat [ 1 1 1 1], L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0;
LS_0x60000139ac60_0_8 .concat [ 1 1 1 1], L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0;
LS_0x60000139ac60_0_12 .concat [ 1 1 1 1], L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0, L_0x60000139abc0;
L_0x60000139ac60 .concat [ 4 4 4 4], LS_0x60000139ac60_0_0, LS_0x60000139ac60_0_4, LS_0x60000139ac60_0_8, LS_0x60000139ac60_0_12;
L_0x60000139ad00 .concat [ 16 16 0 0], L_0x60000139ab20, L_0x60000139ac60;
S_0x138ff7200 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138f7d0f0;
 .timescale 0 0;
P_0x6000038ec900 .param/l "col" 1 9 214, +C4<01>;
L_0x60000098f8e0 .functor AND 1, v0x60000104bcc0_0, L_0x60000139ae40, C4<1>, C4<1>;
L_0x60000098f950 .functor AND 1, L_0x60000139b020, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098f9c0 .functor OR 1, L_0x60000139af80, L_0x60000098f950, C4<0>, C4<0>;
L_0x60000098fa30 .functor AND 1, L_0x1400d7c60, L_0x60000098f9c0, C4<1>, C4<1>;
L_0x60000098faa0 .functor AND 1, L_0x60000098fa30, L_0x60000139b160, C4<1>, C4<1>;
v0x60000105f450_0 .net *"_ivl_0", 2 0, L_0x60000139ada0;  1 drivers
L_0x1400d6e08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000105f4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6e08;  1 drivers
v0x60000105f570_0 .net *"_ivl_13", 0 0, L_0x60000139af80;  1 drivers
L_0x1400d6e50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105f600_0 .net/2u *"_ivl_15", 2 0, L_0x1400d6e50;  1 drivers
v0x60000105f690_0 .net *"_ivl_17", 0 0, L_0x60000139b020;  1 drivers
v0x60000105f720_0 .net *"_ivl_20", 0 0, L_0x60000098f950;  1 drivers
v0x60000105f7b0_0 .net *"_ivl_22", 0 0, L_0x60000098f9c0;  1 drivers
v0x60000105f840_0 .net *"_ivl_24", 0 0, L_0x60000098fa30;  1 drivers
v0x60000105f8d0_0 .net *"_ivl_25", 31 0, L_0x60000139b0c0;  1 drivers
L_0x1400d6e98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105f960_0 .net *"_ivl_28", 15 0, L_0x1400d6e98;  1 drivers
L_0x1400d6ee0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105f9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d6ee0;  1 drivers
L_0x1400d6d78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000105fa80_0 .net *"_ivl_3", 0 0, L_0x1400d6d78;  1 drivers
v0x60000105fb10_0 .net *"_ivl_31", 0 0, L_0x60000139b160;  1 drivers
L_0x1400d6dc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000105fba0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d6dc0;  1 drivers
v0x60000105fc30_0 .net *"_ivl_6", 0 0, L_0x60000139ae40;  1 drivers
v0x60000105fcc0_0 .net "do_clear", 0 0, L_0x60000098faa0;  1 drivers
v0x60000105fd50_0 .net "load_weight", 0 0, L_0x60000098f8e0;  1 drivers
v0x60000105fde0_0 .net "weight_in", 7 0, L_0x60000139aee0;  1 drivers
L_0x60000139ada0 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d6d78;
L_0x60000139ae40 .cmp/eq 3, L_0x60000139ada0, L_0x1400d6dc0;
L_0x60000139af80 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6e08;
L_0x60000139b020 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6e50;
L_0x60000139b0c0 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d6e98;
L_0x60000139b160 .cmp/eq 32, L_0x60000139b0c0, L_0x1400d6ee0;
S_0x138ff7370 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ff7200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cfb480 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cfb4c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000105e910_0 .net *"_ivl_11", 0 0, L_0x60000139b3e0;  1 drivers
v0x60000105e9a0_0 .net *"_ivl_12", 15 0, L_0x60000139b480;  1 drivers
v0x60000105ea30_0 .net/s *"_ivl_4", 15 0, L_0x60000139b200;  1 drivers
v0x60000105eac0_0 .net/s *"_ivl_6", 15 0, L_0x60000139b2a0;  1 drivers
v0x60000105eb50_0 .net/s "a_signed", 7 0, v0x60000105ed00_0;  1 drivers
v0x60000105ebe0_0 .net "act_in", 7 0, v0x60000105d710_0;  alias, 1 drivers
v0x60000105ec70_0 .var "act_out", 7 0;
v0x60000105ed00_0 .var "act_reg", 7 0;
v0x60000105ed90_0 .net "clear_acc", 0 0, L_0x60000098faa0;  alias, 1 drivers
v0x60000105ee20_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000105eeb0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x60000105ef40_0 .net "load_weight", 0 0, L_0x60000098f8e0;  alias, 1 drivers
v0x60000105efd0_0 .net/s "product", 15 0, L_0x60000139b340;  1 drivers
v0x60000105f060_0 .net/s "product_ext", 31 0, L_0x60000139b520;  1 drivers
v0x60000105f0f0_0 .net "psum_in", 31 0, v0x600001061b90_0;  alias, 1 drivers
v0x60000105f180_0 .var "psum_out", 31 0;
v0x60000105f210_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000105f2a0_0 .net/s "w_signed", 7 0, v0x60000105f3c0_0;  1 drivers
v0x60000105f330_0 .net "weight_in", 7 0, L_0x60000139aee0;  alias, 1 drivers
v0x60000105f3c0_0 .var "weight_reg", 7 0;
L_0x60000139b200 .extend/s 16, v0x60000105ed00_0;
L_0x60000139b2a0 .extend/s 16, v0x60000105f3c0_0;
L_0x60000139b340 .arith/mult 16, L_0x60000139b200, L_0x60000139b2a0;
L_0x60000139b3e0 .part L_0x60000139b340, 15, 1;
LS_0x60000139b480_0_0 .concat [ 1 1 1 1], L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0;
LS_0x60000139b480_0_4 .concat [ 1 1 1 1], L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0;
LS_0x60000139b480_0_8 .concat [ 1 1 1 1], L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0;
LS_0x60000139b480_0_12 .concat [ 1 1 1 1], L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0, L_0x60000139b3e0;
L_0x60000139b480 .concat [ 4 4 4 4], LS_0x60000139b480_0_0, LS_0x60000139b480_0_4, LS_0x60000139b480_0_8, LS_0x60000139b480_0_12;
L_0x60000139b520 .concat [ 16 16 0 0], L_0x60000139b340, L_0x60000139b480;
S_0x138fc6480 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138f7d0f0;
 .timescale 0 0;
P_0x6000038eca00 .param/l "col" 1 9 214, +C4<010>;
L_0x60000098fbf0 .functor AND 1, v0x60000104bcc0_0, L_0x60000139b660, C4<1>, C4<1>;
L_0x60000098fc60 .functor AND 1, L_0x60000139b8e0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x60000098fcd0 .functor OR 1, L_0x60000139b840, L_0x60000098fc60, C4<0>, C4<0>;
L_0x60000098fd40 .functor AND 1, L_0x1400d7c60, L_0x60000098fcd0, C4<1>, C4<1>;
L_0x60000098fdb0 .functor AND 1, L_0x60000098fd40, L_0x60000139ba20, C4<1>, C4<1>;
v0x600001058a20_0 .net *"_ivl_0", 3 0, L_0x60000139b5c0;  1 drivers
L_0x1400d6fb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001058ab0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d6fb8;  1 drivers
v0x600001058b40_0 .net *"_ivl_13", 0 0, L_0x60000139b840;  1 drivers
L_0x1400d7000 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001058bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7000;  1 drivers
v0x600001058c60_0 .net *"_ivl_17", 0 0, L_0x60000139b8e0;  1 drivers
v0x600001058cf0_0 .net *"_ivl_20", 0 0, L_0x60000098fc60;  1 drivers
v0x600001058d80_0 .net *"_ivl_22", 0 0, L_0x60000098fcd0;  1 drivers
v0x600001058e10_0 .net *"_ivl_24", 0 0, L_0x60000098fd40;  1 drivers
v0x600001058ea0_0 .net *"_ivl_25", 31 0, L_0x60000139b980;  1 drivers
L_0x1400d7048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001058f30_0 .net *"_ivl_28", 15 0, L_0x1400d7048;  1 drivers
L_0x1400d7090 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001058fc0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7090;  1 drivers
L_0x1400d6f28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001059050_0 .net *"_ivl_3", 1 0, L_0x1400d6f28;  1 drivers
v0x6000010590e0_0 .net *"_ivl_31", 0 0, L_0x60000139ba20;  1 drivers
L_0x1400d6f70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001059170_0 .net/2u *"_ivl_4", 3 0, L_0x1400d6f70;  1 drivers
v0x600001059200_0 .net *"_ivl_6", 0 0, L_0x60000139b660;  1 drivers
v0x600001059290_0 .net "do_clear", 0 0, L_0x60000098fdb0;  1 drivers
v0x600001059320_0 .net "load_weight", 0 0, L_0x60000098fbf0;  1 drivers
v0x6000010593b0_0 .net "weight_in", 7 0, L_0x60000139b700;  1 drivers
L_0x60000139b5c0 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d6f28;
L_0x60000139b660 .cmp/eq 4, L_0x60000139b5c0, L_0x1400d6f70;
L_0x60000139b840 .cmp/eq 3, v0x600001051e60_0, L_0x1400d6fb8;
L_0x60000139b8e0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7000;
L_0x60000139b980 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d7048;
L_0x60000139ba20 .cmp/eq 32, L_0x60000139b980, L_0x1400d7090;
S_0x138fc65f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc6480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cbc400 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cbc440 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000105fe70_0 .net *"_ivl_11", 0 0, L_0x60000139bca0;  1 drivers
v0x60000105ff00_0 .net *"_ivl_12", 15 0, L_0x60000139bd40;  1 drivers
v0x600001058000_0 .net/s *"_ivl_4", 15 0, L_0x60000139bac0;  1 drivers
v0x600001058090_0 .net/s *"_ivl_6", 15 0, L_0x60000139bb60;  1 drivers
v0x600001058120_0 .net/s "a_signed", 7 0, v0x6000010582d0_0;  1 drivers
v0x6000010581b0_0 .net "act_in", 7 0, v0x60000105ec70_0;  alias, 1 drivers
v0x600001058240_0 .var "act_out", 7 0;
v0x6000010582d0_0 .var "act_reg", 7 0;
v0x600001058360_0 .net "clear_acc", 0 0, L_0x60000098fdb0;  alias, 1 drivers
v0x6000010583f0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001058480_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001058510_0 .net "load_weight", 0 0, L_0x60000098fbf0;  alias, 1 drivers
v0x6000010585a0_0 .net/s "product", 15 0, L_0x60000139bc00;  1 drivers
v0x600001058630_0 .net/s "product_ext", 31 0, L_0x60000139bde0;  1 drivers
v0x6000010586c0_0 .net "psum_in", 31 0, v0x6000010630f0_0;  alias, 1 drivers
v0x600001058750_0 .var "psum_out", 31 0;
v0x6000010587e0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001058870_0 .net/s "w_signed", 7 0, v0x600001058990_0;  1 drivers
v0x600001058900_0 .net "weight_in", 7 0, L_0x60000139b700;  alias, 1 drivers
v0x600001058990_0 .var "weight_reg", 7 0;
L_0x60000139bac0 .extend/s 16, v0x6000010582d0_0;
L_0x60000139bb60 .extend/s 16, v0x600001058990_0;
L_0x60000139bc00 .arith/mult 16, L_0x60000139bac0, L_0x60000139bb60;
L_0x60000139bca0 .part L_0x60000139bc00, 15, 1;
LS_0x60000139bd40_0_0 .concat [ 1 1 1 1], L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0;
LS_0x60000139bd40_0_4 .concat [ 1 1 1 1], L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0;
LS_0x60000139bd40_0_8 .concat [ 1 1 1 1], L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0;
LS_0x60000139bd40_0_12 .concat [ 1 1 1 1], L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0, L_0x60000139bca0;
L_0x60000139bd40 .concat [ 4 4 4 4], LS_0x60000139bd40_0_0, LS_0x60000139bd40_0_4, LS_0x60000139bd40_0_8, LS_0x60000139bd40_0_12;
L_0x60000139bde0 .concat [ 16 16 0 0], L_0x60000139bc00, L_0x60000139bd40;
S_0x138fc6760 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138f7d0f0;
 .timescale 0 0;
P_0x6000038ecb00 .param/l "col" 1 9 214, +C4<011>;
L_0x60000098ff00 .functor AND 1, v0x60000104bcc0_0, L_0x60000139bf20, C4<1>, C4<1>;
L_0x60000098ff70 .functor AND 1, L_0x600001394140, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000988000 .functor OR 1, L_0x6000013940a0, L_0x60000098ff70, C4<0>, C4<0>;
L_0x600000988070 .functor AND 1, L_0x1400d7c60, L_0x600000988000, C4<1>, C4<1>;
L_0x6000009880e0 .functor AND 1, L_0x600000988070, L_0x600001394280, C4<1>, C4<1>;
v0x600001059f80_0 .net *"_ivl_0", 3 0, L_0x60000139be80;  1 drivers
L_0x1400d7168 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000105a010_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7168;  1 drivers
v0x60000105a0a0_0 .net *"_ivl_13", 0 0, L_0x6000013940a0;  1 drivers
L_0x1400d71b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105a130_0 .net/2u *"_ivl_15", 2 0, L_0x1400d71b0;  1 drivers
v0x60000105a1c0_0 .net *"_ivl_17", 0 0, L_0x600001394140;  1 drivers
v0x60000105a250_0 .net *"_ivl_20", 0 0, L_0x60000098ff70;  1 drivers
v0x60000105a2e0_0 .net *"_ivl_22", 0 0, L_0x600000988000;  1 drivers
v0x60000105a370_0 .net *"_ivl_24", 0 0, L_0x600000988070;  1 drivers
v0x60000105a400_0 .net *"_ivl_25", 31 0, L_0x6000013941e0;  1 drivers
L_0x1400d71f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105a490_0 .net *"_ivl_28", 15 0, L_0x1400d71f8;  1 drivers
L_0x1400d7240 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105a520_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7240;  1 drivers
L_0x1400d70d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000105a5b0_0 .net *"_ivl_3", 1 0, L_0x1400d70d8;  1 drivers
v0x60000105a640_0 .net *"_ivl_31", 0 0, L_0x600001394280;  1 drivers
L_0x1400d7120 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000105a6d0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d7120;  1 drivers
v0x60000105a760_0 .net *"_ivl_6", 0 0, L_0x60000139bf20;  1 drivers
v0x60000105a7f0_0 .net "do_clear", 0 0, L_0x6000009880e0;  1 drivers
v0x60000105a880_0 .net "load_weight", 0 0, L_0x60000098ff00;  1 drivers
v0x60000105a910_0 .net "weight_in", 7 0, L_0x600001394000;  1 drivers
L_0x60000139be80 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d70d8;
L_0x60000139bf20 .cmp/eq 4, L_0x60000139be80, L_0x1400d7120;
L_0x6000013940a0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7168;
L_0x600001394140 .cmp/eq 3, v0x600001051e60_0, L_0x1400d71b0;
L_0x6000013941e0 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d71f8;
L_0x600001394280 .cmp/eq 32, L_0x6000013941e0, L_0x1400d7240;
S_0x138fc68d0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc6760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cdbe00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cdbe40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001059440_0 .net *"_ivl_11", 0 0, L_0x600001394500;  1 drivers
v0x6000010594d0_0 .net *"_ivl_12", 15 0, L_0x6000013945a0;  1 drivers
v0x600001059560_0 .net/s *"_ivl_4", 15 0, L_0x600001394320;  1 drivers
v0x6000010595f0_0 .net/s *"_ivl_6", 15 0, L_0x6000013943c0;  1 drivers
v0x600001059680_0 .net/s "a_signed", 7 0, v0x600001059830_0;  1 drivers
v0x600001059710_0 .net "act_in", 7 0, v0x600001058240_0;  alias, 1 drivers
v0x6000010597a0_0 .var "act_out", 7 0;
v0x600001059830_0 .var "act_reg", 7 0;
v0x6000010598c0_0 .net "clear_acc", 0 0, L_0x6000009880e0;  alias, 1 drivers
v0x600001059950_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010599e0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001059a70_0 .net "load_weight", 0 0, L_0x60000098ff00;  alias, 1 drivers
v0x600001059b00_0 .net/s "product", 15 0, L_0x600001394460;  1 drivers
v0x600001059b90_0 .net/s "product_ext", 31 0, L_0x600001394640;  1 drivers
v0x600001059c20_0 .net "psum_in", 31 0, v0x60000105c6c0_0;  alias, 1 drivers
v0x600001059cb0_0 .var "psum_out", 31 0;
v0x600001059d40_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001059dd0_0 .net/s "w_signed", 7 0, v0x600001059ef0_0;  1 drivers
v0x600001059e60_0 .net "weight_in", 7 0, L_0x600001394000;  alias, 1 drivers
v0x600001059ef0_0 .var "weight_reg", 7 0;
L_0x600001394320 .extend/s 16, v0x600001059830_0;
L_0x6000013943c0 .extend/s 16, v0x600001059ef0_0;
L_0x600001394460 .arith/mult 16, L_0x600001394320, L_0x6000013943c0;
L_0x600001394500 .part L_0x600001394460, 15, 1;
LS_0x6000013945a0_0_0 .concat [ 1 1 1 1], L_0x600001394500, L_0x600001394500, L_0x600001394500, L_0x600001394500;
LS_0x6000013945a0_0_4 .concat [ 1 1 1 1], L_0x600001394500, L_0x600001394500, L_0x600001394500, L_0x600001394500;
LS_0x6000013945a0_0_8 .concat [ 1 1 1 1], L_0x600001394500, L_0x600001394500, L_0x600001394500, L_0x600001394500;
LS_0x6000013945a0_0_12 .concat [ 1 1 1 1], L_0x600001394500, L_0x600001394500, L_0x600001394500, L_0x600001394500;
L_0x6000013945a0 .concat [ 4 4 4 4], LS_0x6000013945a0_0_0, LS_0x6000013945a0_0_4, LS_0x6000013945a0_0_8, LS_0x6000013945a0_0_12;
L_0x600001394640 .concat [ 16 16 0 0], L_0x600001394460, L_0x6000013945a0;
S_0x138fc7530 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ecc00 .param/l "row" 1 9 213, +C4<011>;
S_0x138fc76a0 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fc7530;
 .timescale 0 0;
P_0x6000038ecc80 .param/l "col" 1 9 214, +C4<00>;
L_0x600000988230 .functor AND 1, v0x60000104bcc0_0, L_0x600001394780, C4<1>, C4<1>;
L_0x6000009882a0 .functor AND 1, L_0x600001394960, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000988310 .functor OR 1, L_0x6000013948c0, L_0x6000009882a0, C4<0>, C4<0>;
L_0x600000988380 .functor AND 1, L_0x1400d7c60, L_0x600000988310, C4<1>, C4<1>;
L_0x6000009883f0 .functor AND 1, L_0x600000988380, L_0x600001394aa0, C4<1>, C4<1>;
v0x60000105b4e0_0 .net *"_ivl_0", 2 0, L_0x6000013946e0;  1 drivers
L_0x1400d7318 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000105b570_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7318;  1 drivers
v0x60000105b600_0 .net *"_ivl_13", 0 0, L_0x6000013948c0;  1 drivers
L_0x1400d7360 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105b690_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7360;  1 drivers
v0x60000105b720_0 .net *"_ivl_17", 0 0, L_0x600001394960;  1 drivers
v0x60000105b7b0_0 .net *"_ivl_20", 0 0, L_0x6000009882a0;  1 drivers
v0x60000105b840_0 .net *"_ivl_22", 0 0, L_0x600000988310;  1 drivers
v0x60000105b8d0_0 .net *"_ivl_24", 0 0, L_0x600000988380;  1 drivers
v0x60000105b960_0 .net *"_ivl_25", 31 0, L_0x600001394a00;  1 drivers
L_0x1400d73a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105b9f0_0 .net *"_ivl_28", 15 0, L_0x1400d73a8;  1 drivers
L_0x1400d73f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000105ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1400d73f0;  1 drivers
L_0x1400d7288 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000105bb10_0 .net *"_ivl_3", 0 0, L_0x1400d7288;  1 drivers
v0x60000105bba0_0 .net *"_ivl_31", 0 0, L_0x600001394aa0;  1 drivers
L_0x1400d72d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000105bc30_0 .net/2u *"_ivl_4", 2 0, L_0x1400d72d0;  1 drivers
v0x60000105bcc0_0 .net *"_ivl_6", 0 0, L_0x600001394780;  1 drivers
v0x60000105bd50_0 .net "do_clear", 0 0, L_0x6000009883f0;  1 drivers
v0x60000105bde0_0 .net "load_weight", 0 0, L_0x600000988230;  1 drivers
v0x60000105be70_0 .net "weight_in", 7 0, L_0x600001394820;  1 drivers
L_0x6000013946e0 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d7288;
L_0x600001394780 .cmp/eq 3, L_0x6000013946e0, L_0x1400d72d0;
L_0x6000013948c0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7318;
L_0x600001394960 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7360;
L_0x600001394a00 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d73a8;
L_0x600001394aa0 .cmp/eq 32, L_0x600001394a00, L_0x1400d73f0;
S_0x138fc7810 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc76a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000105a9a0_0 .net *"_ivl_11", 0 0, L_0x600001394d20;  1 drivers
v0x60000105aa30_0 .net *"_ivl_12", 15 0, L_0x600001394dc0;  1 drivers
v0x60000105aac0_0 .net/s *"_ivl_4", 15 0, L_0x600001394b40;  1 drivers
v0x60000105ab50_0 .net/s *"_ivl_6", 15 0, L_0x600001394be0;  1 drivers
v0x60000105abe0_0 .net/s "a_signed", 7 0, v0x60000105ad90_0;  1 drivers
v0x60000105ac70_0 .net "act_in", 7 0, L_0x60000098dce0;  alias, 1 drivers
v0x60000105ad00_0 .var "act_out", 7 0;
v0x60000105ad90_0 .var "act_reg", 7 0;
v0x60000105ae20_0 .net "clear_acc", 0 0, L_0x6000009883f0;  alias, 1 drivers
v0x60000105aeb0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000105af40_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x60000105afd0_0 .net "load_weight", 0 0, L_0x600000988230;  alias, 1 drivers
v0x60000105b060_0 .net/s "product", 15 0, L_0x600001394c80;  1 drivers
v0x60000105b0f0_0 .net/s "product_ext", 31 0, L_0x600001394e60;  1 drivers
v0x60000105b180_0 .net "psum_in", 31 0, v0x60000105dc20_0;  alias, 1 drivers
v0x60000105b210_0 .var "psum_out", 31 0;
v0x60000105b2a0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000105b330_0 .net/s "w_signed", 7 0, v0x60000105b450_0;  1 drivers
v0x60000105b3c0_0 .net "weight_in", 7 0, L_0x600001394820;  alias, 1 drivers
v0x60000105b450_0 .var "weight_reg", 7 0;
L_0x600001394b40 .extend/s 16, v0x60000105ad90_0;
L_0x600001394be0 .extend/s 16, v0x60000105b450_0;
L_0x600001394c80 .arith/mult 16, L_0x600001394b40, L_0x600001394be0;
L_0x600001394d20 .part L_0x600001394c80, 15, 1;
LS_0x600001394dc0_0_0 .concat [ 1 1 1 1], L_0x600001394d20, L_0x600001394d20, L_0x600001394d20, L_0x600001394d20;
LS_0x600001394dc0_0_4 .concat [ 1 1 1 1], L_0x600001394d20, L_0x600001394d20, L_0x600001394d20, L_0x600001394d20;
LS_0x600001394dc0_0_8 .concat [ 1 1 1 1], L_0x600001394d20, L_0x600001394d20, L_0x600001394d20, L_0x600001394d20;
LS_0x600001394dc0_0_12 .concat [ 1 1 1 1], L_0x600001394d20, L_0x600001394d20, L_0x600001394d20, L_0x600001394d20;
L_0x600001394dc0 .concat [ 4 4 4 4], LS_0x600001394dc0_0_0, LS_0x600001394dc0_0_4, LS_0x600001394dc0_0_8, LS_0x600001394dc0_0_12;
L_0x600001394e60 .concat [ 16 16 0 0], L_0x600001394c80, L_0x600001394dc0;
S_0x138fc7980 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fc7530;
 .timescale 0 0;
P_0x6000038ecd80 .param/l "col" 1 9 214, +C4<01>;
L_0x600000988540 .functor AND 1, v0x60000104bcc0_0, L_0x600001394fa0, C4<1>, C4<1>;
L_0x6000009885b0 .functor AND 1, L_0x600001395180, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000988620 .functor OR 1, L_0x6000013950e0, L_0x6000009885b0, C4<0>, C4<0>;
L_0x600000988690 .functor AND 1, L_0x1400d7c60, L_0x600000988620, C4<1>, C4<1>;
L_0x600000988700 .functor AND 1, L_0x600000988690, L_0x6000013952c0, C4<1>, C4<1>;
v0x600001054ab0_0 .net *"_ivl_0", 2 0, L_0x600001394f00;  1 drivers
L_0x1400d74c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001054b40_0 .net/2u *"_ivl_11", 2 0, L_0x1400d74c8;  1 drivers
v0x600001054bd0_0 .net *"_ivl_13", 0 0, L_0x6000013950e0;  1 drivers
L_0x1400d7510 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001054c60_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7510;  1 drivers
v0x600001054cf0_0 .net *"_ivl_17", 0 0, L_0x600001395180;  1 drivers
v0x600001054d80_0 .net *"_ivl_20", 0 0, L_0x6000009885b0;  1 drivers
v0x600001054e10_0 .net *"_ivl_22", 0 0, L_0x600000988620;  1 drivers
v0x600001054ea0_0 .net *"_ivl_24", 0 0, L_0x600000988690;  1 drivers
v0x600001054f30_0 .net *"_ivl_25", 31 0, L_0x600001395220;  1 drivers
L_0x1400d7558 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001054fc0_0 .net *"_ivl_28", 15 0, L_0x1400d7558;  1 drivers
L_0x1400d75a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001055050_0 .net/2u *"_ivl_29", 31 0, L_0x1400d75a0;  1 drivers
L_0x1400d7438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000010550e0_0 .net *"_ivl_3", 0 0, L_0x1400d7438;  1 drivers
v0x600001055170_0 .net *"_ivl_31", 0 0, L_0x6000013952c0;  1 drivers
L_0x1400d7480 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600001055200_0 .net/2u *"_ivl_4", 2 0, L_0x1400d7480;  1 drivers
v0x600001055290_0 .net *"_ivl_6", 0 0, L_0x600001394fa0;  1 drivers
v0x600001055320_0 .net "do_clear", 0 0, L_0x600000988700;  1 drivers
v0x6000010553b0_0 .net "load_weight", 0 0, L_0x600000988540;  1 drivers
v0x600001055440_0 .net "weight_in", 7 0, L_0x600001395040;  1 drivers
L_0x600001394f00 .concat [ 2 1 0 0], v0x60000104bc30_0, L_0x1400d7438;
L_0x600001394fa0 .cmp/eq 3, L_0x600001394f00, L_0x1400d7480;
L_0x6000013950e0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d74c8;
L_0x600001395180 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7510;
L_0x600001395220 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d7558;
L_0x6000013952c0 .cmp/eq 32, L_0x600001395220, L_0x1400d75a0;
S_0x138ffd990 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fc7980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd40c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x60000105bf00_0 .net *"_ivl_11", 0 0, L_0x600001395540;  1 drivers
v0x600001054000_0 .net *"_ivl_12", 15 0, L_0x6000013955e0;  1 drivers
v0x600001054090_0 .net/s *"_ivl_4", 15 0, L_0x600001395360;  1 drivers
v0x600001054120_0 .net/s *"_ivl_6", 15 0, L_0x600001395400;  1 drivers
v0x6000010541b0_0 .net/s "a_signed", 7 0, v0x600001054360_0;  1 drivers
v0x600001054240_0 .net "act_in", 7 0, v0x60000105ad00_0;  alias, 1 drivers
v0x6000010542d0_0 .var "act_out", 7 0;
v0x600001054360_0 .var "act_reg", 7 0;
v0x6000010543f0_0 .net "clear_acc", 0 0, L_0x600000988700;  alias, 1 drivers
v0x600001054480_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001054510_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x6000010545a0_0 .net "load_weight", 0 0, L_0x600000988540;  alias, 1 drivers
v0x600001054630_0 .net/s "product", 15 0, L_0x6000013954a0;  1 drivers
v0x6000010546c0_0 .net/s "product_ext", 31 0, L_0x600001395680;  1 drivers
v0x600001054750_0 .net "psum_in", 31 0, v0x60000105f180_0;  alias, 1 drivers
v0x6000010547e0_0 .var "psum_out", 31 0;
v0x600001054870_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001054900_0 .net/s "w_signed", 7 0, v0x600001054a20_0;  1 drivers
v0x600001054990_0 .net "weight_in", 7 0, L_0x600001395040;  alias, 1 drivers
v0x600001054a20_0 .var "weight_reg", 7 0;
L_0x600001395360 .extend/s 16, v0x600001054360_0;
L_0x600001395400 .extend/s 16, v0x600001054a20_0;
L_0x6000013954a0 .arith/mult 16, L_0x600001395360, L_0x600001395400;
L_0x600001395540 .part L_0x6000013954a0, 15, 1;
LS_0x6000013955e0_0_0 .concat [ 1 1 1 1], L_0x600001395540, L_0x600001395540, L_0x600001395540, L_0x600001395540;
LS_0x6000013955e0_0_4 .concat [ 1 1 1 1], L_0x600001395540, L_0x600001395540, L_0x600001395540, L_0x600001395540;
LS_0x6000013955e0_0_8 .concat [ 1 1 1 1], L_0x600001395540, L_0x600001395540, L_0x600001395540, L_0x600001395540;
LS_0x6000013955e0_0_12 .concat [ 1 1 1 1], L_0x600001395540, L_0x600001395540, L_0x600001395540, L_0x600001395540;
L_0x6000013955e0 .concat [ 4 4 4 4], LS_0x6000013955e0_0_0, LS_0x6000013955e0_0_4, LS_0x6000013955e0_0_8, LS_0x6000013955e0_0_12;
L_0x600001395680 .concat [ 16 16 0 0], L_0x6000013954a0, L_0x6000013955e0;
S_0x138ffdb00 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fc7530;
 .timescale 0 0;
P_0x6000038ece80 .param/l "col" 1 9 214, +C4<010>;
L_0x600000988850 .functor AND 1, v0x60000104bcc0_0, L_0x6000013957c0, C4<1>, C4<1>;
L_0x6000009888c0 .functor AND 1, L_0x6000013959a0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000988930 .functor OR 1, L_0x600001395900, L_0x6000009888c0, C4<0>, C4<0>;
L_0x6000009889a0 .functor AND 1, L_0x1400d7c60, L_0x600000988930, C4<1>, C4<1>;
L_0x600000988a10 .functor AND 1, L_0x6000009889a0, L_0x600001395ae0, C4<1>, C4<1>;
v0x600001056010_0 .net *"_ivl_0", 3 0, L_0x600001395720;  1 drivers
L_0x1400d7678 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000010560a0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7678;  1 drivers
v0x600001056130_0 .net *"_ivl_13", 0 0, L_0x600001395900;  1 drivers
L_0x1400d76c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000010561c0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d76c0;  1 drivers
v0x600001056250_0 .net *"_ivl_17", 0 0, L_0x6000013959a0;  1 drivers
v0x6000010562e0_0 .net *"_ivl_20", 0 0, L_0x6000009888c0;  1 drivers
v0x600001056370_0 .net *"_ivl_22", 0 0, L_0x600000988930;  1 drivers
v0x600001056400_0 .net *"_ivl_24", 0 0, L_0x6000009889a0;  1 drivers
v0x600001056490_0 .net *"_ivl_25", 31 0, L_0x600001395a40;  1 drivers
L_0x1400d7708 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001056520_0 .net *"_ivl_28", 15 0, L_0x1400d7708;  1 drivers
L_0x1400d7750 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010565b0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7750;  1 drivers
L_0x1400d75e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001056640_0 .net *"_ivl_3", 1 0, L_0x1400d75e8;  1 drivers
v0x6000010566d0_0 .net *"_ivl_31", 0 0, L_0x600001395ae0;  1 drivers
L_0x1400d7630 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600001056760_0 .net/2u *"_ivl_4", 3 0, L_0x1400d7630;  1 drivers
v0x6000010567f0_0 .net *"_ivl_6", 0 0, L_0x6000013957c0;  1 drivers
v0x600001056880_0 .net "do_clear", 0 0, L_0x600000988a10;  1 drivers
v0x600001056910_0 .net "load_weight", 0 0, L_0x600000988850;  1 drivers
v0x6000010569a0_0 .net "weight_in", 7 0, L_0x600001395860;  1 drivers
L_0x600001395720 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d75e8;
L_0x6000013957c0 .cmp/eq 4, L_0x600001395720, L_0x1400d7630;
L_0x600001395900 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7678;
L_0x6000013959a0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d76c0;
L_0x600001395a40 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d7708;
L_0x600001395ae0 .cmp/eq 32, L_0x600001395a40, L_0x1400d7750;
S_0x138ffdc70 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ffdb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010554d0_0 .net *"_ivl_11", 0 0, L_0x600001395d60;  1 drivers
v0x600001055560_0 .net *"_ivl_12", 15 0, L_0x600001395e00;  1 drivers
v0x6000010555f0_0 .net/s *"_ivl_4", 15 0, L_0x600001395b80;  1 drivers
v0x600001055680_0 .net/s *"_ivl_6", 15 0, L_0x600001395c20;  1 drivers
v0x600001055710_0 .net/s "a_signed", 7 0, v0x6000010558c0_0;  1 drivers
v0x6000010557a0_0 .net "act_in", 7 0, v0x6000010542d0_0;  alias, 1 drivers
v0x600001055830_0 .var "act_out", 7 0;
v0x6000010558c0_0 .var "act_reg", 7 0;
v0x600001055950_0 .net "clear_acc", 0 0, L_0x600000988a10;  alias, 1 drivers
v0x6000010559e0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001055a70_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001055b00_0 .net "load_weight", 0 0, L_0x600000988850;  alias, 1 drivers
v0x600001055b90_0 .net/s "product", 15 0, L_0x600001395cc0;  1 drivers
v0x600001055c20_0 .net/s "product_ext", 31 0, L_0x600001395ea0;  1 drivers
v0x600001055cb0_0 .net "psum_in", 31 0, v0x600001058750_0;  alias, 1 drivers
v0x600001055d40_0 .var "psum_out", 31 0;
v0x600001055dd0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001055e60_0 .net/s "w_signed", 7 0, v0x600001055f80_0;  1 drivers
v0x600001055ef0_0 .net "weight_in", 7 0, L_0x600001395860;  alias, 1 drivers
v0x600001055f80_0 .var "weight_reg", 7 0;
L_0x600001395b80 .extend/s 16, v0x6000010558c0_0;
L_0x600001395c20 .extend/s 16, v0x600001055f80_0;
L_0x600001395cc0 .arith/mult 16, L_0x600001395b80, L_0x600001395c20;
L_0x600001395d60 .part L_0x600001395cc0, 15, 1;
LS_0x600001395e00_0_0 .concat [ 1 1 1 1], L_0x600001395d60, L_0x600001395d60, L_0x600001395d60, L_0x600001395d60;
LS_0x600001395e00_0_4 .concat [ 1 1 1 1], L_0x600001395d60, L_0x600001395d60, L_0x600001395d60, L_0x600001395d60;
LS_0x600001395e00_0_8 .concat [ 1 1 1 1], L_0x600001395d60, L_0x600001395d60, L_0x600001395d60, L_0x600001395d60;
LS_0x600001395e00_0_12 .concat [ 1 1 1 1], L_0x600001395d60, L_0x600001395d60, L_0x600001395d60, L_0x600001395d60;
L_0x600001395e00 .concat [ 4 4 4 4], LS_0x600001395e00_0_0, LS_0x600001395e00_0_4, LS_0x600001395e00_0_8, LS_0x600001395e00_0_12;
L_0x600001395ea0 .concat [ 16 16 0 0], L_0x600001395cc0, L_0x600001395e00;
S_0x138ff7b90 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fc7530;
 .timescale 0 0;
P_0x6000038ecf80 .param/l "col" 1 9 214, +C4<011>;
L_0x600000988b60 .functor AND 1, v0x60000104bcc0_0, L_0x600001395fe0, C4<1>, C4<1>;
L_0x600000988bd0 .functor AND 1, L_0x6000013961c0, v0x60000104a760_0, C4<1>, C4<1>;
L_0x600000988c40 .functor OR 1, L_0x600001396120, L_0x600000988bd0, C4<0>, C4<0>;
L_0x600000988cb0 .functor AND 1, L_0x1400d7c60, L_0x600000988c40, C4<1>, C4<1>;
L_0x600000988d20 .functor AND 1, L_0x600000988cb0, L_0x600001396300, C4<1>, C4<1>;
v0x600001057570_0 .net *"_ivl_0", 3 0, L_0x600001395f40;  1 drivers
L_0x1400d7828 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001057600_0 .net/2u *"_ivl_11", 2 0, L_0x1400d7828;  1 drivers
v0x600001057690_0 .net *"_ivl_13", 0 0, L_0x600001396120;  1 drivers
L_0x1400d7870 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001057720_0 .net/2u *"_ivl_15", 2 0, L_0x1400d7870;  1 drivers
v0x6000010577b0_0 .net *"_ivl_17", 0 0, L_0x6000013961c0;  1 drivers
v0x600001057840_0 .net *"_ivl_20", 0 0, L_0x600000988bd0;  1 drivers
v0x6000010578d0_0 .net *"_ivl_22", 0 0, L_0x600000988c40;  1 drivers
v0x600001057960_0 .net *"_ivl_24", 0 0, L_0x600000988cb0;  1 drivers
v0x6000010579f0_0 .net *"_ivl_25", 31 0, L_0x600001396260;  1 drivers
L_0x1400d78b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001057a80_0 .net *"_ivl_28", 15 0, L_0x1400d78b8;  1 drivers
L_0x1400d7900 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001057b10_0 .net/2u *"_ivl_29", 31 0, L_0x1400d7900;  1 drivers
L_0x1400d7798 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600001057ba0_0 .net *"_ivl_3", 1 0, L_0x1400d7798;  1 drivers
v0x600001057c30_0 .net *"_ivl_31", 0 0, L_0x600001396300;  1 drivers
L_0x1400d77e0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600001057cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d77e0;  1 drivers
v0x600001057d50_0 .net *"_ivl_6", 0 0, L_0x600001395fe0;  1 drivers
v0x600001057de0_0 .net "do_clear", 0 0, L_0x600000988d20;  1 drivers
v0x600001057e70_0 .net "load_weight", 0 0, L_0x600000988b60;  1 drivers
v0x600001057f00_0 .net "weight_in", 7 0, L_0x600001396080;  1 drivers
L_0x600001395f40 .concat [ 2 2 0 0], v0x60000104bc30_0, L_0x1400d7798;
L_0x600001395fe0 .cmp/eq 4, L_0x600001395f40, L_0x1400d77e0;
L_0x600001396120 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7828;
L_0x6000013961c0 .cmp/eq 3, v0x600001051e60_0, L_0x1400d7870;
L_0x600001396260 .concat [ 16 16 0 0], v0x600001051560_0, L_0x1400d78b8;
L_0x600001396300 .cmp/eq 32, L_0x600001396260, L_0x1400d7900;
S_0x138ff7d00 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138ff7b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd41c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001056a30_0 .net *"_ivl_11", 0 0, L_0x600001396580;  1 drivers
v0x600001056ac0_0 .net *"_ivl_12", 15 0, L_0x600001396620;  1 drivers
v0x600001056b50_0 .net/s *"_ivl_4", 15 0, L_0x6000013963a0;  1 drivers
v0x600001056be0_0 .net/s *"_ivl_6", 15 0, L_0x600001396440;  1 drivers
v0x600001056c70_0 .net/s "a_signed", 7 0, v0x600001056e20_0;  1 drivers
v0x600001056d00_0 .net "act_in", 7 0, v0x600001055830_0;  alias, 1 drivers
v0x600001056d90_0 .var "act_out", 7 0;
v0x600001056e20_0 .var "act_reg", 7 0;
v0x600001056eb0_0 .net "clear_acc", 0 0, L_0x600000988d20;  alias, 1 drivers
v0x600001056f40_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001056fd0_0 .net "enable", 0 0, L_0x600000989500;  alias, 1 drivers
v0x600001057060_0 .net "load_weight", 0 0, L_0x600000988b60;  alias, 1 drivers
v0x6000010570f0_0 .net/s "product", 15 0, L_0x6000013964e0;  1 drivers
v0x600001057180_0 .net/s "product_ext", 31 0, L_0x6000013966c0;  1 drivers
v0x600001057210_0 .net "psum_in", 31 0, v0x600001059cb0_0;  alias, 1 drivers
v0x6000010572a0_0 .var "psum_out", 31 0;
v0x600001057330_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000010573c0_0 .net/s "w_signed", 7 0, v0x6000010574e0_0;  1 drivers
v0x600001057450_0 .net "weight_in", 7 0, L_0x600001396080;  alias, 1 drivers
v0x6000010574e0_0 .var "weight_reg", 7 0;
L_0x6000013963a0 .extend/s 16, v0x600001056e20_0;
L_0x600001396440 .extend/s 16, v0x6000010574e0_0;
L_0x6000013964e0 .arith/mult 16, L_0x6000013963a0, L_0x600001396440;
L_0x600001396580 .part L_0x6000013964e0, 15, 1;
LS_0x600001396620_0_0 .concat [ 1 1 1 1], L_0x600001396580, L_0x600001396580, L_0x600001396580, L_0x600001396580;
LS_0x600001396620_0_4 .concat [ 1 1 1 1], L_0x600001396580, L_0x600001396580, L_0x600001396580, L_0x600001396580;
LS_0x600001396620_0_8 .concat [ 1 1 1 1], L_0x600001396580, L_0x600001396580, L_0x600001396580, L_0x600001396580;
LS_0x600001396620_0_12 .concat [ 1 1 1 1], L_0x600001396580, L_0x600001396580, L_0x600001396580, L_0x600001396580;
L_0x600001396620 .concat [ 4 4 4 4], LS_0x600001396620_0_0, LS_0x600001396620_0_4, LS_0x600001396620_0_8, LS_0x600001396620_0_12;
L_0x6000013966c0 .concat [ 16 16 0 0], L_0x6000013964e0, L_0x600001396620;
S_0x138ff7e70 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed080 .param/l "row" 1 9 198, +C4<00>;
L_0x60000098db90 .functor BUFZ 8, v0x600001069d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff7fe0 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed100 .param/l "row" 1 9 198, +C4<01>;
L_0x60000098dc00 .functor BUFZ 8, v0x60000106a010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff8150 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed180 .param/l "row" 1 9 198, +C4<010>;
L_0x60000098dc70 .functor BUFZ 8, v0x60000106a2e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff82c0 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed200 .param/l "row" 1 9 198, +C4<011>;
L_0x60000098dce0 .functor BUFZ 8, v0x60000106a5b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138ff8430 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed280 .param/l "col" 1 9 279, +C4<00>;
L_0x6000009891f0 .functor BUFZ 32, v0x6000010699e0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001050000_0 .net *"_ivl_2", 31 0, L_0x6000009891f0;  1 drivers
S_0x138ff85a0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed300 .param/l "col" 1 9 279, +C4<01>;
L_0x600000989260 .functor BUFZ 32, v0x600001069b00_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001050090_0 .net *"_ivl_2", 31 0, L_0x600000989260;  1 drivers
S_0x138ff8710 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed380 .param/l "col" 1 9 279, +C4<010>;
L_0x6000009892d0 .functor BUFZ 32, v0x600001069c20_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600001050120_0 .net *"_ivl_2", 31 0, L_0x6000009892d0;  1 drivers
S_0x138ff8880 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed400 .param/l "col" 1 9 279, +C4<011>;
L_0x600000989340 .functor BUFZ 32, L_0x600000989180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000010501b0_0 .net *"_ivl_2", 31 0, L_0x600000989340;  1 drivers
S_0x138ff89f0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed480 .param/l "col" 1 9 206, +C4<00>;
S_0x138ff8b60 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed500 .param/l "col" 1 9 206, +C4<01>;
S_0x138ff8cd0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed580 .param/l "col" 1 9 206, +C4<010>;
S_0x138ff8e40 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fc05b0;
 .timescale 0 0;
P_0x6000038ed600 .param/l "col" 1 9 206, +C4<011>;
S_0x138ff93b0 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x139846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138ff9520 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138ff9560 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138ff95a0 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138ff95e0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138ff9620 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138ff9660 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x60000098a300 .functor BUFZ 256, v0x60000104c900_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098a370 .functor BUFZ 256, v0x60000104d440_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x60000098a3e0 .functor BUFZ 256, v0x60000104c240_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000010537b0_0 .var/i "b", 31 0;
v0x600001053840 .array "bank_addr", 3 0, 7 0;
v0x6000010538d0_0 .net "bank_dma", 1 0, L_0x6000013923a0;  1 drivers
v0x600001053960_0 .var "bank_dma_d", 1 0;
v0x6000010539f0_0 .net "bank_mxu_a", 1 0, L_0x6000013921c0;  1 drivers
v0x600001053a80_0 .var "bank_mxu_a_d", 1 0;
v0x600001053b10_0 .net "bank_mxu_o", 1 0, L_0x600001392260;  1 drivers
v0x600001053ba0_0 .net "bank_mxu_w", 1 0, L_0x600001392120;  1 drivers
v0x600001053c30_0 .var "bank_mxu_w_d", 1 0;
v0x600001053cc0 .array "bank_rdata", 3 0;
v0x600001053cc0_0 .net v0x600001053cc0 0, 255 0, v0x600001052400_0; 1 drivers
v0x600001053cc0_1 .net v0x600001053cc0 1, 255 0, v0x600001052910_0; 1 drivers
v0x600001053cc0_2 .net v0x600001053cc0 2, 255 0, v0x600001052e20_0; 1 drivers
v0x600001053cc0_3 .net v0x600001053cc0 3, 255 0, v0x600001053330_0; 1 drivers
v0x600001053d50_0 .var "bank_re", 3 0;
v0x600001053de0_0 .net "bank_vpu", 1 0, L_0x600001392300;  1 drivers
v0x600001053e70_0 .var "bank_vpu_d", 1 0;
v0x600001053f00 .array "bank_wdata", 3 0, 255 0;
v0x60000104c000_0 .var "bank_we", 3 0;
v0x60000104c090_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000104c120_0 .net "dma_addr", 19 0, v0x60000106e250_0;  alias, 1 drivers
v0x60000104c1b0_0 .net "dma_rdata", 255 0, L_0x60000098a3e0;  alias, 1 drivers
v0x60000104c240_0 .var "dma_rdata_reg", 255 0;
v0x60000104c2d0_0 .net "dma_re", 0 0, L_0x600000989dc0;  alias, 1 drivers
v0x60000104c360_0 .net "dma_ready", 0 0, L_0x6000013929e0;  alias, 1 drivers
v0x60000104c3f0_0 .net "dma_wdata", 255 0, L_0x600000989ce0;  alias, 1 drivers
v0x60000104c480_0 .net "dma_we", 0 0, L_0x600000989d50;  alias, 1 drivers
v0x60000104c510_0 .var "grant_dma", 3 0;
v0x60000104c5a0_0 .var "grant_mxu_a", 3 0;
v0x60000104c630_0 .var "grant_mxu_o", 3 0;
v0x60000104c6c0_0 .var "grant_mxu_w", 3 0;
v0x60000104c750_0 .var "grant_vpu", 3 0;
v0x60000104c7e0_0 .net "mxu_a_addr", 19 0, L_0x600001397480;  alias, 1 drivers
v0x60000104c870_0 .net "mxu_a_rdata", 255 0, L_0x60000098a300;  alias, 1 drivers
v0x60000104c900_0 .var "mxu_a_rdata_reg", 255 0;
v0x60000104c990_0 .net "mxu_a_re", 0 0, L_0x600001397520;  alias, 1 drivers
v0x60000104ca20_0 .net "mxu_a_ready", 0 0, L_0x6000013928a0;  alias, 1 drivers
v0x60000104cab0_0 .net "mxu_o_addr", 19 0, L_0x600001397700;  alias, 1 drivers
v0x60000104cb40_0 .net "mxu_o_ready", 0 0, L_0x600001392940;  alias, 1 drivers
v0x60000104cbd0_0 .net "mxu_o_wdata", 255 0, L_0x6000013978e0;  alias, 1 drivers
v0x60000104cc60_0 .net "mxu_o_we", 0 0, L_0x6000009897a0;  alias, 1 drivers
v0x60000104ccf0_0 .net "mxu_w_addr", 19 0, L_0x600001397200;  alias, 1 drivers
v0x60000104cd80_0 .net "mxu_w_rdata", 255 0, v0x60000104ce10_0;  alias, 1 drivers
v0x60000104ce10_0 .var "mxu_w_rdata_reg", 255 0;
v0x60000104cea0_0 .net "mxu_w_re", 0 0, L_0x6000013972a0;  alias, 1 drivers
v0x60000104cf30_0 .net "mxu_w_ready", 0 0, L_0x600001392760;  alias, 1 drivers
v0x60000104cfc0_0 .var "req_dma", 3 0;
v0x60000104d050_0 .var "req_mxu_a", 3 0;
v0x60000104d0e0_0 .var "req_mxu_o", 3 0;
v0x60000104d170_0 .var "req_mxu_w", 3 0;
v0x60000104d200_0 .var "req_vpu", 3 0;
v0x60000104d290_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000104d320_0 .net "vpu_addr", 19 0, v0x60000104ea30_0;  alias, 1 drivers
v0x60000104d3b0_0 .net "vpu_rdata", 255 0, L_0x60000098a370;  alias, 1 drivers
v0x60000104d440_0 .var "vpu_rdata_reg", 255 0;
v0x60000104d4d0_0 .net "vpu_re", 0 0, L_0x600000989b90;  alias, 1 drivers
v0x60000104d560_0 .net "vpu_ready", 0 0, L_0x600001392800;  alias, 1 drivers
v0x60000104d5f0_0 .net "vpu_wdata", 255 0, L_0x600000989ab0;  alias, 1 drivers
v0x60000104d680_0 .net "vpu_we", 0 0, L_0x600000989b20;  alias, 1 drivers
v0x60000104d710_0 .net "word_dma", 7 0, L_0x6000013926c0;  1 drivers
v0x60000104d7a0_0 .net "word_mxu_a", 7 0, L_0x6000013924e0;  1 drivers
v0x60000104d830_0 .net "word_mxu_o", 7 0, L_0x600001392580;  1 drivers
v0x60000104d8c0_0 .net "word_mxu_w", 7 0, L_0x600001392440;  1 drivers
v0x60000104d950_0 .net "word_vpu", 7 0, L_0x600001392620;  1 drivers
E_0x6000038ede00/0 .event anyedge, v0x600001053c30_0, v0x600001052400_0, v0x600001052910_0, v0x600001052e20_0;
E_0x6000038ede00/1 .event anyedge, v0x600001053330_0, v0x600001053a80_0, v0x600001053e70_0, v0x600001053960_0;
E_0x6000038ede00 .event/or E_0x6000038ede00/0, E_0x6000038ede00/1;
E_0x6000038ede80/0 .event anyedge, v0x60000104d170_0, v0x60000104d050_0, v0x60000104d0e0_0, v0x60000104d200_0;
E_0x6000038ede80/1 .event anyedge, v0x60000104cfc0_0, v0x60000104c6c0_0, v0x60000104d8c0_0, v0x60000104c5a0_0;
E_0x6000038ede80/2 .event anyedge, v0x60000104d7a0_0, v0x60000104c630_0, v0x60000104d830_0, v0x60000104cbd0_0;
E_0x6000038ede80/3 .event anyedge, v0x60000104c750_0, v0x60000104d950_0, v0x60000104d5f0_0, v0x60000104d680_0;
E_0x6000038ede80/4 .event anyedge, v0x60000104d4d0_0, v0x60000104c510_0, v0x60000104d710_0, v0x60000106e520_0;
E_0x6000038ede80/5 .event anyedge, v0x60000106e640_0, v0x60000106e370_0;
E_0x6000038ede80 .event/or E_0x6000038ede80/0, E_0x6000038ede80/1, E_0x6000038ede80/2, E_0x6000038ede80/3, E_0x6000038ede80/4, E_0x6000038ede80/5;
E_0x6000038edec0/0 .event anyedge, v0x60000104cea0_0, v0x600001053ba0_0, v0x60000104c990_0, v0x6000010539f0_0;
E_0x6000038edec0/1 .event anyedge, v0x60000104cc60_0, v0x600001053b10_0, v0x60000104d680_0, v0x60000104d4d0_0;
E_0x6000038edec0/2 .event anyedge, v0x600001053de0_0, v0x60000106e640_0, v0x60000106e370_0, v0x6000010538d0_0;
E_0x6000038edec0 .event/or E_0x6000038edec0/0, E_0x6000038edec0/1, E_0x6000038edec0/2;
L_0x600001391c20 .part v0x60000104c000_0, 0, 1;
L_0x600001391cc0 .part v0x600001053d50_0, 0, 1;
L_0x600001391d60 .part v0x60000104c000_0, 1, 1;
L_0x600001391e00 .part v0x600001053d50_0, 1, 1;
L_0x600001391ea0 .part v0x60000104c000_0, 2, 1;
L_0x600001391f40 .part v0x600001053d50_0, 2, 1;
L_0x600001391fe0 .part v0x60000104c000_0, 3, 1;
L_0x600001392080 .part v0x600001053d50_0, 3, 1;
L_0x600001392120 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001397200 (v0x600001053570_0) S_0x138ffa490;
L_0x6000013921c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001397480 (v0x600001053570_0) S_0x138ffa490;
L_0x600001392260 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001397700 (v0x600001053570_0) S_0x138ffa490;
L_0x600001392300 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000104ea30_0 (v0x600001053570_0) S_0x138ffa490;
L_0x6000013923a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank, 2, v0x60000106e250_0 (v0x600001053570_0) S_0x138ffa490;
L_0x600001392440 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001397200 (v0x600001053690_0) S_0x138ffa600;
L_0x6000013924e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001397480 (v0x600001053690_0) S_0x138ffa600;
L_0x600001392580 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001397700 (v0x600001053690_0) S_0x138ffa600;
L_0x600001392620 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000104ea30_0 (v0x600001053690_0) S_0x138ffa600;
L_0x6000013926c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word, 8, v0x60000106e250_0 (v0x600001053690_0) S_0x138ffa600;
L_0x600001392760 .part/v v0x60000104c6c0_0, L_0x600001392120, 1;
L_0x6000013928a0 .part/v v0x60000104c5a0_0, L_0x6000013921c0, 1;
L_0x600001392940 .part/v v0x60000104c630_0, L_0x600001392260, 1;
L_0x600001392800 .part/v v0x60000104c750_0, L_0x600001392300, 1;
L_0x6000013929e0 .part/v v0x60000104c510_0, L_0x6000013923a0, 1;
S_0x138ff9910 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138ff93b0;
 .timescale 0 0;
P_0x6000038edf00 .param/l "i" 1 11 184, +C4<00>;
S_0x138ff9a80 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ff9910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd4280 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd42c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001053840_0 .array/port v0x600001053840, 0;
v0x6000010521c0_0 .net "addr", 7 0, v0x600001053840_0;  1 drivers
v0x600001052250_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010522e0_0 .var/i "i", 31 0;
v0x600001052370 .array "mem", 255 0, 255 0;
v0x600001052400_0 .var "rdata", 255 0;
v0x600001052490_0 .net "re", 0 0, L_0x600001391cc0;  1 drivers
v0x600001053f00_0 .array/port v0x600001053f00, 0;
v0x600001052520_0 .net "wdata", 255 0, v0x600001053f00_0;  1 drivers
v0x6000010525b0_0 .net "we", 0 0, L_0x600001391c20;  1 drivers
S_0x138ff9bf0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138ff93b0;
 .timescale 0 0;
P_0x6000038ee040 .param/l "i" 1 11 184, +C4<01>;
S_0x138ff9d60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ff9bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd4300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd4340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001053840_1 .array/port v0x600001053840, 1;
v0x6000010526d0_0 .net "addr", 7 0, v0x600001053840_1;  1 drivers
v0x600001052760_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000010527f0_0 .var/i "i", 31 0;
v0x600001052880 .array "mem", 255 0, 255 0;
v0x600001052910_0 .var "rdata", 255 0;
v0x6000010529a0_0 .net "re", 0 0, L_0x600001391e00;  1 drivers
v0x600001053f00_1 .array/port v0x600001053f00, 1;
v0x600001052a30_0 .net "wdata", 255 0, v0x600001053f00_1;  1 drivers
v0x600001052ac0_0 .net "we", 0 0, L_0x600001391d60;  1 drivers
S_0x138ff9ed0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138ff93b0;
 .timescale 0 0;
P_0x6000038ee180 .param/l "i" 1 11 184, +C4<010>;
S_0x138ffa040 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ff9ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd4380 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd43c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001053840_2 .array/port v0x600001053840, 2;
v0x600001052be0_0 .net "addr", 7 0, v0x600001053840_2;  1 drivers
v0x600001052c70_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001052d00_0 .var/i "i", 31 0;
v0x600001052d90 .array "mem", 255 0, 255 0;
v0x600001052e20_0 .var "rdata", 255 0;
v0x600001052eb0_0 .net "re", 0 0, L_0x600001391f40;  1 drivers
v0x600001053f00_2 .array/port v0x600001053f00, 2;
v0x600001052f40_0 .net "wdata", 255 0, v0x600001053f00_2;  1 drivers
v0x600001052fd0_0 .net "we", 0 0, L_0x600001391ea0;  1 drivers
S_0x138ffa1b0 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138ff93b0;
 .timescale 0 0;
P_0x6000038ee2c0 .param/l "i" 1 11 184, +C4<011>;
S_0x138ffa320 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffa1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd4400 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd4440 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x600001053840_3 .array/port v0x600001053840, 3;
v0x6000010530f0_0 .net "addr", 7 0, v0x600001053840_3;  1 drivers
v0x600001053180_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001053210_0 .var/i "i", 31 0;
v0x6000010532a0 .array "mem", 255 0, 255 0;
v0x600001053330_0 .var "rdata", 255 0;
v0x6000010533c0_0 .net "re", 0 0, L_0x600001392080;  1 drivers
v0x600001053f00_3 .array/port v0x600001053f00, 3;
v0x600001053450_0 .net "wdata", 255 0, v0x600001053f00_3;  1 drivers
v0x6000010534e0_0 .net "we", 0 0, L_0x600001391fe0;  1 drivers
S_0x138ffa490 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138ff93b0;
 .timescale 0 0;
v0x600001053570_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138ffa490
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x600001053570_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600001053570_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138ffa600 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138ff93b0;
 .timescale 0 0;
v0x600001053690_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138ffa600
TD_tb_top.dut.tpc_gen\x5B2\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x600001053690_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138ffa970 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x139846d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139024000 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139024040 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139024080 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x1390240c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139024100 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x139024140 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x139024180 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x1390241c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x139024200 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x139024240 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x139024280 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x1390242c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x139024300 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x139024340 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x139024380 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x1390243c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x139024400 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x139024440 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x139024480 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x1390244c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x139024500 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x139024540 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x139024580 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x1390245c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x139024600 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x139024640 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x139024680 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x1390246c0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x139024700 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x6000009898f0 .functor BUFZ 256, L_0x6000013912c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000989960 .functor BUFZ 256, L_0x600001391400, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009899d0 .functor BUFZ 1, v0x60000104e2e0_0, C4<0>, C4<0>, C4<0>;
L_0x600000989ab0 .functor BUFZ 256, v0x60000104ed90_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000989b20 .functor BUFZ 1, v0x60000104eeb0_0, C4<0>, C4<0>, C4<0>;
L_0x600000989b90 .functor BUFZ 1, v0x60000104ebe0_0, C4<0>, C4<0>, C4<0>;
v0x60000104d9e0_0 .net *"_ivl_48", 255 0, L_0x6000013912c0;  1 drivers
v0x60000104da70_0 .net *"_ivl_50", 6 0, L_0x600001391360;  1 drivers
L_0x1400d8008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000104db00_0 .net *"_ivl_53", 1 0, L_0x1400d8008;  1 drivers
v0x60000104db90_0 .net *"_ivl_56", 255 0, L_0x600001391400;  1 drivers
v0x60000104dc20_0 .net *"_ivl_58", 6 0, L_0x6000013914a0;  1 drivers
L_0x1400d8050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000104dcb0_0 .net *"_ivl_61", 1 0, L_0x1400d8050;  1 drivers
L_0x1400d8098 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000104dd40_0 .net/2u *"_ivl_64", 2 0, L_0x1400d8098;  1 drivers
v0x60000104ddd0_0 .var "addr_reg", 19 0;
v0x60000104de60_0 .var "alu_result", 255 0;
v0x60000104def0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x60000104df80_0 .net "cmd", 127 0, v0x600001069710_0;  alias, 1 drivers
v0x60000104e010_0 .net "cmd_done", 0 0, L_0x6000009899d0;  alias, 1 drivers
v0x60000104e0a0_0 .net "cmd_ready", 0 0, L_0x600001391540;  alias, 1 drivers
v0x60000104e130_0 .var "cmd_reg", 127 0;
v0x60000104e1c0_0 .net "cmd_valid", 0 0, L_0x60000098d650;  alias, 1 drivers
v0x60000104e250_0 .net "count", 15 0, L_0x600001391220;  1 drivers
v0x60000104e2e0_0 .var "done_reg", 0 0;
v0x60000104e370_0 .var "elem_count", 15 0;
v0x60000104e400_0 .net "imm", 15 0, L_0x6000013910e0;  1 drivers
v0x60000104e490_0 .var/i "lane", 31 0;
v0x60000104e520 .array "lane_a", 15 0;
v0x60000104e520_0 .net v0x60000104e520 0, 15 0, L_0x600001397a20; 1 drivers
v0x60000104e520_1 .net v0x60000104e520 1, 15 0, L_0x600001397b60; 1 drivers
v0x60000104e520_2 .net v0x60000104e520 2, 15 0, L_0x600001397ca0; 1 drivers
v0x60000104e520_3 .net v0x60000104e520 3, 15 0, L_0x600001397de0; 1 drivers
v0x60000104e520_4 .net v0x60000104e520 4, 15 0, L_0x600001397f20; 1 drivers
v0x60000104e520_5 .net v0x60000104e520 5, 15 0, L_0x600001390000; 1 drivers
v0x60000104e520_6 .net v0x60000104e520 6, 15 0, L_0x600001390140; 1 drivers
v0x60000104e520_7 .net v0x60000104e520 7, 15 0, L_0x600001390280; 1 drivers
v0x60000104e520_8 .net v0x60000104e520 8, 15 0, L_0x6000013903c0; 1 drivers
v0x60000104e520_9 .net v0x60000104e520 9, 15 0, L_0x600001390500; 1 drivers
v0x60000104e520_10 .net v0x60000104e520 10, 15 0, L_0x6000013906e0; 1 drivers
v0x60000104e520_11 .net v0x60000104e520 11, 15 0, L_0x600001390780; 1 drivers
v0x60000104e520_12 .net v0x60000104e520 12, 15 0, L_0x6000013908c0; 1 drivers
v0x60000104e520_13 .net v0x60000104e520 13, 15 0, L_0x600001390a00; 1 drivers
v0x60000104e520_14 .net v0x60000104e520 14, 15 0, L_0x600001390b40; 1 drivers
v0x60000104e520_15 .net v0x60000104e520 15, 15 0, L_0x600001390c80; 1 drivers
v0x60000104e5b0 .array "lane_b", 15 0;
v0x60000104e5b0_0 .net v0x60000104e5b0 0, 15 0, L_0x600001397ac0; 1 drivers
v0x60000104e5b0_1 .net v0x60000104e5b0 1, 15 0, L_0x600001397c00; 1 drivers
v0x60000104e5b0_2 .net v0x60000104e5b0 2, 15 0, L_0x600001397d40; 1 drivers
v0x60000104e5b0_3 .net v0x60000104e5b0 3, 15 0, L_0x600001397e80; 1 drivers
v0x60000104e5b0_4 .net v0x60000104e5b0 4, 15 0, L_0x60000139b7a0; 1 drivers
v0x60000104e5b0_5 .net v0x60000104e5b0 5, 15 0, L_0x6000013900a0; 1 drivers
v0x60000104e5b0_6 .net v0x60000104e5b0 6, 15 0, L_0x6000013901e0; 1 drivers
v0x60000104e5b0_7 .net v0x60000104e5b0 7, 15 0, L_0x600001390320; 1 drivers
v0x60000104e5b0_8 .net v0x60000104e5b0 8, 15 0, L_0x600001390460; 1 drivers
v0x60000104e5b0_9 .net v0x60000104e5b0 9, 15 0, L_0x600001390640; 1 drivers
v0x60000104e5b0_10 .net v0x60000104e5b0 10, 15 0, L_0x6000013905a0; 1 drivers
v0x60000104e5b0_11 .net v0x60000104e5b0 11, 15 0, L_0x600001390820; 1 drivers
v0x60000104e5b0_12 .net v0x60000104e5b0 12, 15 0, L_0x600001390960; 1 drivers
v0x60000104e5b0_13 .net v0x60000104e5b0 13, 15 0, L_0x600001390aa0; 1 drivers
v0x60000104e5b0_14 .net v0x60000104e5b0 14, 15 0, L_0x600001390be0; 1 drivers
v0x60000104e5b0_15 .net v0x60000104e5b0 15, 15 0, L_0x600001390d20; 1 drivers
v0x60000104e640 .array "lane_result", 15 0, 15 0;
v0x60000104e6d0_0 .net "mem_addr", 19 0, L_0x600001391180;  1 drivers
v0x60000104e760_0 .net "opcode", 7 0, L_0x600001390dc0;  1 drivers
v0x60000104e7f0_0 .var "reduce_result", 15 0;
v0x60000104e880 .array "reduce_tree", 79 0, 15 0;
v0x60000104e910_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x60000104e9a0_0 .net "sram_addr", 19 0, v0x60000104ea30_0;  alias, 1 drivers
v0x60000104ea30_0 .var "sram_addr_reg", 19 0;
v0x60000104eac0_0 .net "sram_rdata", 255 0, L_0x60000098a370;  alias, 1 drivers
v0x60000104eb50_0 .net "sram_re", 0 0, L_0x600000989b90;  alias, 1 drivers
v0x60000104ebe0_0 .var "sram_re_reg", 0 0;
v0x60000104ec70_0 .net "sram_ready", 0 0, L_0x600001392800;  alias, 1 drivers
v0x60000104ed00_0 .net "sram_wdata", 255 0, L_0x600000989ab0;  alias, 1 drivers
v0x60000104ed90_0 .var "sram_wdata_reg", 255 0;
v0x60000104ee20_0 .net "sram_we", 0 0, L_0x600000989b20;  alias, 1 drivers
v0x60000104eeb0_0 .var "sram_we_reg", 0 0;
v0x60000104ef40_0 .var/i "stage", 31 0;
v0x60000104efd0_0 .var "state", 2 0;
v0x60000104f060_0 .net "subop", 7 0, L_0x600001390e60;  1 drivers
v0x60000104f0f0_0 .net "vd", 4 0, L_0x600001390f00;  1 drivers
v0x60000104f180 .array "vrf", 31 0, 255 0;
v0x60000104f210_0 .net "vs1", 4 0, L_0x600001390fa0;  1 drivers
v0x60000104f2a0_0 .net "vs1_data", 255 0, L_0x6000009898f0;  1 drivers
v0x60000104f330_0 .net "vs2", 4 0, L_0x600001391040;  1 drivers
v0x60000104f3c0_0 .net "vs2_data", 255 0, L_0x600000989960;  1 drivers
E_0x6000038eebc0/0 .event anyedge, v0x60000104e520_0, v0x60000104e520_1, v0x60000104e520_2, v0x60000104e520_3;
E_0x6000038eebc0/1 .event anyedge, v0x60000104e520_4, v0x60000104e520_5, v0x60000104e520_6, v0x60000104e520_7;
E_0x6000038eebc0/2 .event anyedge, v0x60000104e520_8, v0x60000104e520_9, v0x60000104e520_10, v0x60000104e520_11;
E_0x6000038eebc0/3 .event anyedge, v0x60000104e520_12, v0x60000104e520_13, v0x60000104e520_14, v0x60000104e520_15;
v0x60000104e880_0 .array/port v0x60000104e880, 0;
v0x60000104e880_1 .array/port v0x60000104e880, 1;
v0x60000104e880_2 .array/port v0x60000104e880, 2;
E_0x6000038eebc0/4 .event anyedge, v0x60000104f060_0, v0x60000104e880_0, v0x60000104e880_1, v0x60000104e880_2;
v0x60000104e880_3 .array/port v0x60000104e880, 3;
v0x60000104e880_4 .array/port v0x60000104e880, 4;
v0x60000104e880_5 .array/port v0x60000104e880, 5;
v0x60000104e880_6 .array/port v0x60000104e880, 6;
E_0x6000038eebc0/5 .event anyedge, v0x60000104e880_3, v0x60000104e880_4, v0x60000104e880_5, v0x60000104e880_6;
v0x60000104e880_7 .array/port v0x60000104e880, 7;
v0x60000104e880_8 .array/port v0x60000104e880, 8;
v0x60000104e880_9 .array/port v0x60000104e880, 9;
v0x60000104e880_10 .array/port v0x60000104e880, 10;
E_0x6000038eebc0/6 .event anyedge, v0x60000104e880_7, v0x60000104e880_8, v0x60000104e880_9, v0x60000104e880_10;
v0x60000104e880_11 .array/port v0x60000104e880, 11;
v0x60000104e880_12 .array/port v0x60000104e880, 12;
v0x60000104e880_13 .array/port v0x60000104e880, 13;
v0x60000104e880_14 .array/port v0x60000104e880, 14;
E_0x6000038eebc0/7 .event anyedge, v0x60000104e880_11, v0x60000104e880_12, v0x60000104e880_13, v0x60000104e880_14;
v0x60000104e880_15 .array/port v0x60000104e880, 15;
v0x60000104e880_16 .array/port v0x60000104e880, 16;
v0x60000104e880_17 .array/port v0x60000104e880, 17;
v0x60000104e880_18 .array/port v0x60000104e880, 18;
E_0x6000038eebc0/8 .event anyedge, v0x60000104e880_15, v0x60000104e880_16, v0x60000104e880_17, v0x60000104e880_18;
v0x60000104e880_19 .array/port v0x60000104e880, 19;
v0x60000104e880_20 .array/port v0x60000104e880, 20;
v0x60000104e880_21 .array/port v0x60000104e880, 21;
v0x60000104e880_22 .array/port v0x60000104e880, 22;
E_0x6000038eebc0/9 .event anyedge, v0x60000104e880_19, v0x60000104e880_20, v0x60000104e880_21, v0x60000104e880_22;
v0x60000104e880_23 .array/port v0x60000104e880, 23;
v0x60000104e880_24 .array/port v0x60000104e880, 24;
v0x60000104e880_25 .array/port v0x60000104e880, 25;
v0x60000104e880_26 .array/port v0x60000104e880, 26;
E_0x6000038eebc0/10 .event anyedge, v0x60000104e880_23, v0x60000104e880_24, v0x60000104e880_25, v0x60000104e880_26;
v0x60000104e880_27 .array/port v0x60000104e880, 27;
v0x60000104e880_28 .array/port v0x60000104e880, 28;
v0x60000104e880_29 .array/port v0x60000104e880, 29;
v0x60000104e880_30 .array/port v0x60000104e880, 30;
E_0x6000038eebc0/11 .event anyedge, v0x60000104e880_27, v0x60000104e880_28, v0x60000104e880_29, v0x60000104e880_30;
v0x60000104e880_31 .array/port v0x60000104e880, 31;
v0x60000104e880_32 .array/port v0x60000104e880, 32;
v0x60000104e880_33 .array/port v0x60000104e880, 33;
v0x60000104e880_34 .array/port v0x60000104e880, 34;
E_0x6000038eebc0/12 .event anyedge, v0x60000104e880_31, v0x60000104e880_32, v0x60000104e880_33, v0x60000104e880_34;
v0x60000104e880_35 .array/port v0x60000104e880, 35;
v0x60000104e880_36 .array/port v0x60000104e880, 36;
v0x60000104e880_37 .array/port v0x60000104e880, 37;
v0x60000104e880_38 .array/port v0x60000104e880, 38;
E_0x6000038eebc0/13 .event anyedge, v0x60000104e880_35, v0x60000104e880_36, v0x60000104e880_37, v0x60000104e880_38;
v0x60000104e880_39 .array/port v0x60000104e880, 39;
v0x60000104e880_40 .array/port v0x60000104e880, 40;
v0x60000104e880_41 .array/port v0x60000104e880, 41;
v0x60000104e880_42 .array/port v0x60000104e880, 42;
E_0x6000038eebc0/14 .event anyedge, v0x60000104e880_39, v0x60000104e880_40, v0x60000104e880_41, v0x60000104e880_42;
v0x60000104e880_43 .array/port v0x60000104e880, 43;
v0x60000104e880_44 .array/port v0x60000104e880, 44;
v0x60000104e880_45 .array/port v0x60000104e880, 45;
v0x60000104e880_46 .array/port v0x60000104e880, 46;
E_0x6000038eebc0/15 .event anyedge, v0x60000104e880_43, v0x60000104e880_44, v0x60000104e880_45, v0x60000104e880_46;
v0x60000104e880_47 .array/port v0x60000104e880, 47;
v0x60000104e880_48 .array/port v0x60000104e880, 48;
v0x60000104e880_49 .array/port v0x60000104e880, 49;
v0x60000104e880_50 .array/port v0x60000104e880, 50;
E_0x6000038eebc0/16 .event anyedge, v0x60000104e880_47, v0x60000104e880_48, v0x60000104e880_49, v0x60000104e880_50;
v0x60000104e880_51 .array/port v0x60000104e880, 51;
v0x60000104e880_52 .array/port v0x60000104e880, 52;
v0x60000104e880_53 .array/port v0x60000104e880, 53;
v0x60000104e880_54 .array/port v0x60000104e880, 54;
E_0x6000038eebc0/17 .event anyedge, v0x60000104e880_51, v0x60000104e880_52, v0x60000104e880_53, v0x60000104e880_54;
v0x60000104e880_55 .array/port v0x60000104e880, 55;
v0x60000104e880_56 .array/port v0x60000104e880, 56;
v0x60000104e880_57 .array/port v0x60000104e880, 57;
v0x60000104e880_58 .array/port v0x60000104e880, 58;
E_0x6000038eebc0/18 .event anyedge, v0x60000104e880_55, v0x60000104e880_56, v0x60000104e880_57, v0x60000104e880_58;
v0x60000104e880_59 .array/port v0x60000104e880, 59;
v0x60000104e880_60 .array/port v0x60000104e880, 60;
v0x60000104e880_61 .array/port v0x60000104e880, 61;
v0x60000104e880_62 .array/port v0x60000104e880, 62;
E_0x6000038eebc0/19 .event anyedge, v0x60000104e880_59, v0x60000104e880_60, v0x60000104e880_61, v0x60000104e880_62;
v0x60000104e880_63 .array/port v0x60000104e880, 63;
v0x60000104e880_64 .array/port v0x60000104e880, 64;
v0x60000104e880_65 .array/port v0x60000104e880, 65;
v0x60000104e880_66 .array/port v0x60000104e880, 66;
E_0x6000038eebc0/20 .event anyedge, v0x60000104e880_63, v0x60000104e880_64, v0x60000104e880_65, v0x60000104e880_66;
v0x60000104e880_67 .array/port v0x60000104e880, 67;
v0x60000104e880_68 .array/port v0x60000104e880, 68;
v0x60000104e880_69 .array/port v0x60000104e880, 69;
v0x60000104e880_70 .array/port v0x60000104e880, 70;
E_0x6000038eebc0/21 .event anyedge, v0x60000104e880_67, v0x60000104e880_68, v0x60000104e880_69, v0x60000104e880_70;
v0x60000104e880_71 .array/port v0x60000104e880, 71;
v0x60000104e880_72 .array/port v0x60000104e880, 72;
v0x60000104e880_73 .array/port v0x60000104e880, 73;
v0x60000104e880_74 .array/port v0x60000104e880, 74;
E_0x6000038eebc0/22 .event anyedge, v0x60000104e880_71, v0x60000104e880_72, v0x60000104e880_73, v0x60000104e880_74;
v0x60000104e880_75 .array/port v0x60000104e880, 75;
v0x60000104e880_76 .array/port v0x60000104e880, 76;
v0x60000104e880_77 .array/port v0x60000104e880, 77;
v0x60000104e880_78 .array/port v0x60000104e880, 78;
E_0x6000038eebc0/23 .event anyedge, v0x60000104e880_75, v0x60000104e880_76, v0x60000104e880_77, v0x60000104e880_78;
v0x60000104e880_79 .array/port v0x60000104e880, 79;
E_0x6000038eebc0/24 .event anyedge, v0x60000104e880_79;
E_0x6000038eebc0 .event/or E_0x6000038eebc0/0, E_0x6000038eebc0/1, E_0x6000038eebc0/2, E_0x6000038eebc0/3, E_0x6000038eebc0/4, E_0x6000038eebc0/5, E_0x6000038eebc0/6, E_0x6000038eebc0/7, E_0x6000038eebc0/8, E_0x6000038eebc0/9, E_0x6000038eebc0/10, E_0x6000038eebc0/11, E_0x6000038eebc0/12, E_0x6000038eebc0/13, E_0x6000038eebc0/14, E_0x6000038eebc0/15, E_0x6000038eebc0/16, E_0x6000038eebc0/17, E_0x6000038eebc0/18, E_0x6000038eebc0/19, E_0x6000038eebc0/20, E_0x6000038eebc0/21, E_0x6000038eebc0/22, E_0x6000038eebc0/23, E_0x6000038eebc0/24;
L_0x600001397a20 .part L_0x6000009898f0, 0, 16;
L_0x600001397ac0 .part L_0x600000989960, 0, 16;
L_0x600001397b60 .part L_0x6000009898f0, 16, 16;
L_0x600001397c00 .part L_0x600000989960, 16, 16;
L_0x600001397ca0 .part L_0x6000009898f0, 32, 16;
L_0x600001397d40 .part L_0x600000989960, 32, 16;
L_0x600001397de0 .part L_0x6000009898f0, 48, 16;
L_0x600001397e80 .part L_0x600000989960, 48, 16;
L_0x600001397f20 .part L_0x6000009898f0, 64, 16;
L_0x60000139b7a0 .part L_0x600000989960, 64, 16;
L_0x600001390000 .part L_0x6000009898f0, 80, 16;
L_0x6000013900a0 .part L_0x600000989960, 80, 16;
L_0x600001390140 .part L_0x6000009898f0, 96, 16;
L_0x6000013901e0 .part L_0x600000989960, 96, 16;
L_0x600001390280 .part L_0x6000009898f0, 112, 16;
L_0x600001390320 .part L_0x600000989960, 112, 16;
L_0x6000013903c0 .part L_0x6000009898f0, 128, 16;
L_0x600001390460 .part L_0x600000989960, 128, 16;
L_0x600001390500 .part L_0x6000009898f0, 144, 16;
L_0x600001390640 .part L_0x600000989960, 144, 16;
L_0x6000013906e0 .part L_0x6000009898f0, 160, 16;
L_0x6000013905a0 .part L_0x600000989960, 160, 16;
L_0x600001390780 .part L_0x6000009898f0, 176, 16;
L_0x600001390820 .part L_0x600000989960, 176, 16;
L_0x6000013908c0 .part L_0x6000009898f0, 192, 16;
L_0x600001390960 .part L_0x600000989960, 192, 16;
L_0x600001390a00 .part L_0x6000009898f0, 208, 16;
L_0x600001390aa0 .part L_0x600000989960, 208, 16;
L_0x600001390b40 .part L_0x6000009898f0, 224, 16;
L_0x600001390be0 .part L_0x600000989960, 224, 16;
L_0x600001390c80 .part L_0x6000009898f0, 240, 16;
L_0x600001390d20 .part L_0x600000989960, 240, 16;
L_0x600001390dc0 .part v0x600001069710_0, 120, 8;
L_0x600001390e60 .part v0x600001069710_0, 112, 8;
L_0x600001390f00 .part v0x600001069710_0, 112, 5;
L_0x600001390fa0 .part v0x600001069710_0, 107, 5;
L_0x600001391040 .part v0x600001069710_0, 102, 5;
L_0x6000013910e0 .part v0x600001069710_0, 32, 16;
L_0x600001391180 .part v0x600001069710_0, 76, 20;
L_0x600001391220 .part v0x600001069710_0, 48, 16;
L_0x6000013912c0 .array/port v0x60000104f180, L_0x600001391360;
L_0x600001391360 .concat [ 5 2 0 0], L_0x600001390fa0, L_0x1400d8008;
L_0x600001391400 .array/port v0x60000104f180, L_0x6000013914a0;
L_0x6000013914a0 .concat [ 5 2 0 0], L_0x600001391040, L_0x1400d8050;
L_0x600001391540 .cmp/eq 3, v0x60000104efd0_0, L_0x1400d8098;
S_0x138ffadf0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eec00 .param/l "i" 1 12 117, +C4<00>;
v0x60000104e640_0 .array/port v0x60000104e640, 0;
v0x60000104e640_1 .array/port v0x60000104e640, 1;
v0x60000104e640_2 .array/port v0x60000104e640, 2;
v0x60000104e640_3 .array/port v0x60000104e640, 3;
E_0x6000038eec80/0 .event anyedge, v0x60000104e640_0, v0x60000104e640_1, v0x60000104e640_2, v0x60000104e640_3;
v0x60000104e640_4 .array/port v0x60000104e640, 4;
v0x60000104e640_5 .array/port v0x60000104e640, 5;
v0x60000104e640_6 .array/port v0x60000104e640, 6;
v0x60000104e640_7 .array/port v0x60000104e640, 7;
E_0x6000038eec80/1 .event anyedge, v0x60000104e640_4, v0x60000104e640_5, v0x60000104e640_6, v0x60000104e640_7;
v0x60000104e640_8 .array/port v0x60000104e640, 8;
v0x60000104e640_9 .array/port v0x60000104e640, 9;
v0x60000104e640_10 .array/port v0x60000104e640, 10;
v0x60000104e640_11 .array/port v0x60000104e640, 11;
E_0x6000038eec80/2 .event anyedge, v0x60000104e640_8, v0x60000104e640_9, v0x60000104e640_10, v0x60000104e640_11;
v0x60000104e640_12 .array/port v0x60000104e640, 12;
v0x60000104e640_13 .array/port v0x60000104e640, 13;
v0x60000104e640_14 .array/port v0x60000104e640, 14;
v0x60000104e640_15 .array/port v0x60000104e640, 15;
E_0x6000038eec80/3 .event anyedge, v0x60000104e640_12, v0x60000104e640_13, v0x60000104e640_14, v0x60000104e640_15;
E_0x6000038eec80 .event/or E_0x6000038eec80/0, E_0x6000038eec80/1, E_0x6000038eec80/2, E_0x6000038eec80/3;
E_0x6000038eecc0/0 .event anyedge, v0x60000104f060_0, v0x60000104e520_0, v0x60000104e520_1, v0x60000104e520_2;
E_0x6000038eecc0/1 .event anyedge, v0x60000104e520_3, v0x60000104e520_4, v0x60000104e520_5, v0x60000104e520_6;
E_0x6000038eecc0/2 .event anyedge, v0x60000104e520_7, v0x60000104e520_8, v0x60000104e520_9, v0x60000104e520_10;
E_0x6000038eecc0/3 .event anyedge, v0x60000104e520_11, v0x60000104e520_12, v0x60000104e520_13, v0x60000104e520_14;
E_0x6000038eecc0/4 .event anyedge, v0x60000104e520_15, v0x60000104e5b0_0, v0x60000104e5b0_1, v0x60000104e5b0_2;
E_0x6000038eecc0/5 .event anyedge, v0x60000104e5b0_3, v0x60000104e5b0_4, v0x60000104e5b0_5, v0x60000104e5b0_6;
E_0x6000038eecc0/6 .event anyedge, v0x60000104e5b0_7, v0x60000104e5b0_8, v0x60000104e5b0_9, v0x60000104e5b0_10;
E_0x6000038eecc0/7 .event anyedge, v0x60000104e5b0_11, v0x60000104e5b0_12, v0x60000104e5b0_13, v0x60000104e5b0_14;
E_0x6000038eecc0/8 .event anyedge, v0x60000104e5b0_15, v0x60000104e400_0;
E_0x6000038eecc0 .event/or E_0x6000038eecc0/0, E_0x6000038eecc0/1, E_0x6000038eecc0/2, E_0x6000038eecc0/3, E_0x6000038eecc0/4, E_0x6000038eecc0/5, E_0x6000038eecc0/6, E_0x6000038eecc0/7, E_0x6000038eecc0/8;
S_0x138ffaf60 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eed00 .param/l "i" 1 12 117, +C4<01>;
S_0x138ffb0d0 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eed80 .param/l "i" 1 12 117, +C4<010>;
S_0x138ffb240 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eee00 .param/l "i" 1 12 117, +C4<011>;
S_0x138ffb3b0 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eeec0 .param/l "i" 1 12 117, +C4<0100>;
S_0x138ffb520 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eef40 .param/l "i" 1 12 117, +C4<0101>;
S_0x138ffb690 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eefc0 .param/l "i" 1 12 117, +C4<0110>;
S_0x138ffb800 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef040 .param/l "i" 1 12 117, +C4<0111>;
S_0x138ffb970 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038eee80 .param/l "i" 1 12 117, +C4<01000>;
S_0x138ffbae0 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef100 .param/l "i" 1 12 117, +C4<01001>;
S_0x138ffbc50 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef180 .param/l "i" 1 12 117, +C4<01010>;
S_0x138ffbdc0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef200 .param/l "i" 1 12 117, +C4<01011>;
S_0x138ffbf30 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef280 .param/l "i" 1 12 117, +C4<01100>;
S_0x138ffc0a0 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef300 .param/l "i" 1 12 117, +C4<01101>;
S_0x138ffc210 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef380 .param/l "i" 1 12 117, +C4<01110>;
S_0x138ffc380 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x138ffa970;
 .timescale 0 0;
P_0x6000038ef400 .param/l "i" 1 12 117, +C4<01111>;
S_0x138ffc970 .scope generate, "tpc_gen[3]" "tpc_gen[3]" 4 212, 4 212 0, S_0x138f6e4f0;
 .timescale 0 0;
P_0x6000038ef980 .param/l "t" 1 4 212, +C4<011>;
v0x6000011a37b0_0 .net/2u *"_ivl_28", 0 0, L_0x1400daf00;  1 drivers
v0x6000011a3840_0 .net/2u *"_ivl_30", 0 0, L_0x1400daf48;  1 drivers
S_0x138ffcae0 .scope module, "tpc_inst" "tensor_processing_cluster" 4 226, 6 15 0, S_0x138ffc970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x139025000 .param/l "ACC_WIDTH" 0 6 19, +C4<00000000000000000000000000100000>;
P_0x139025040 .param/l "ARRAY_SIZE" 0 6 17, +C4<00000000000000000000000000000100>;
P_0x139025080 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000001000>;
P_0x1390250c0 .param/l "EXT_ADDR_W" 0 6 32, +C4<00000000000000000000000000101000>;
P_0x139025100 .param/l "EXT_DATA_W" 0 6 33, +C4<00000000000000000000000100000000>;
P_0x139025140 .param/l "MXU_COMPUTE" 1 6 250, C4<010>;
P_0x139025180 .param/l "MXU_DONE" 1 6 252, C4<100>;
P_0x1390251c0 .param/l "MXU_DRAIN" 1 6 251, C4<011>;
P_0x139025200 .param/l "MXU_IDLE" 1 6 248, C4<000>;
P_0x139025240 .param/l "MXU_LOAD_W" 1 6 249, C4<001>;
P_0x139025280 .param/l "SRAM_ADDR_W" 0 6 29, +C4<00000000000000000000000000010100>;
P_0x1390252c0 .param/l "SRAM_BANKS" 0 6 26, +C4<00000000000000000000000000000100>;
P_0x139025300 .param/l "SRAM_DEPTH" 0 6 27, +C4<00000000000000000000000100000000>;
P_0x139025340 .param/l "SRAM_WIDTH" 0 6 28, +C4<00000000000000000000000100000000>;
P_0x139025380 .param/l "TPC_ID" 0 6 36, +C4<00000000000000000000000000000011>;
P_0x1390253c0 .param/l "VPU_DATA_W" 0 6 23, +C4<00000000000000000000000000010000>;
P_0x139025400 .param/l "VPU_LANES" 0 6 22, +C4<00000000000000000000000000010000>;
L_0x60000098a5a0 .functor BUFZ 1, v0x6000011a0f30_0, C4<0>, C4<0>, C4<0>;
L_0x600000986a70 .functor OR 1, L_0x600001385a40, L_0x600001385c20, C4<0>, C4<0>;
L_0x600000986ae0 .functor AND 1, L_0x600000986a00, L_0x600000986a70, C4<1>, C4<1>;
L_0x600000986b50 .functor BUFZ 1, v0x6000011a1f80_0, C4<0>, C4<0>, C4<0>;
L_0x600000986bc0 .functor BUFZ 1, v0x6000011a1a70_0, C4<0>, C4<0>, C4<0>;
L_0x600000987790 .functor AND 1, L_0x6000013812c0, L_0x600001380dc0, C4<1>, C4<1>;
L_0x600000987800 .functor AND 1, L_0x600000987790, L_0x600001380e60, C4<1>, C4<1>;
v0x6000011a6eb0_0 .net *"_ivl_24", 19 0, L_0x600001385360;  1 drivers
L_0x1400da8d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000011a6f40_0 .net *"_ivl_27", 3 0, L_0x1400da8d0;  1 drivers
v0x6000011a6fd0_0 .net *"_ivl_28", 19 0, L_0x600001385400;  1 drivers
L_0x1400da918 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a7060_0 .net *"_ivl_31", 14 0, L_0x1400da918;  1 drivers
L_0x1400da960 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011a70f0_0 .net/2u *"_ivl_34", 2 0, L_0x1400da960;  1 drivers
v0x6000011a7180_0 .net *"_ivl_38", 19 0, L_0x6000013855e0;  1 drivers
L_0x1400da9a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000011a7210_0 .net *"_ivl_41", 3 0, L_0x1400da9a8;  1 drivers
v0x6000011a72a0_0 .net *"_ivl_42", 19 0, L_0x600001385680;  1 drivers
L_0x1400da9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000011a7330_0 .net *"_ivl_45", 3 0, L_0x1400da9f0;  1 drivers
L_0x1400daa38 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011a73c0_0 .net/2u *"_ivl_48", 2 0, L_0x1400daa38;  1 drivers
v0x6000011a7450_0 .net *"_ivl_52", 19 0, L_0x600001385860;  1 drivers
L_0x1400daa80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000011a74e0_0 .net *"_ivl_55", 3 0, L_0x1400daa80;  1 drivers
v0x6000011a7570_0 .net *"_ivl_56", 19 0, L_0x600001385900;  1 drivers
L_0x1400daac8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000011a7600_0 .net *"_ivl_59", 3 0, L_0x1400daac8;  1 drivers
L_0x1400dab10 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000011a7690_0 .net *"_ivl_63", 127 0, L_0x1400dab10;  1 drivers
v0x6000011a7720_0 .net *"_ivl_65", 127 0, L_0x600001385ae0;  1 drivers
L_0x1400dab58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011a77b0_0 .net/2u *"_ivl_68", 2 0, L_0x1400dab58;  1 drivers
v0x6000011a7840_0 .net *"_ivl_70", 0 0, L_0x600001385a40;  1 drivers
L_0x1400daba0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000011a78d0_0 .net/2u *"_ivl_72", 2 0, L_0x1400daba0;  1 drivers
v0x6000011a7960_0 .net *"_ivl_74", 0 0, L_0x600001385c20;  1 drivers
v0x6000011a79f0_0 .net *"_ivl_77", 0 0, L_0x600000986a70;  1 drivers
v0x6000011a7a80_0 .net *"_ivl_87", 0 0, L_0x600000987790;  1 drivers
v0x6000011a7b10_0 .net *"_ivl_89", 0 0, L_0x600001380e60;  1 drivers
v0x6000011a7ba0_0 .var "act_data_d", 31 0;
v0x6000011a7c30_0 .var "act_valid_d", 0 0;
v0x6000011a7cc0_0 .var "act_valid_d2", 0 0;
v0x6000011a7d50_0 .net "axi_araddr", 39 0, L_0x600000987410;  alias, 1 drivers
v0x6000011a7de0_0 .net "axi_arlen", 7 0, L_0x600000987480;  alias, 1 drivers
v0x6000011a7e70_0 .net "axi_arready", 0 0, L_0x6000013819a0;  1 drivers
v0x6000011a7f00_0 .net "axi_arvalid", 0 0, v0x6000010442d0_0;  1 drivers
v0x6000011a0000_0 .net "axi_awaddr", 39 0, L_0x600000987170;  alias, 1 drivers
v0x6000011a0090_0 .net "axi_awlen", 7 0, L_0x6000009871e0;  alias, 1 drivers
v0x6000011a0120_0 .net "axi_awready", 0 0, L_0x600001381540;  1 drivers
v0x6000011a01b0_0 .net "axi_awvalid", 0 0, v0x6000010446c0_0;  1 drivers
v0x6000011a0240_0 .net "axi_bready", 0 0, L_0x1400dad08;  1 drivers
v0x6000011a02d0_0 .net "axi_bresp", 1 0, L_0x600000980380;  alias, 1 drivers
v0x6000011a0360_0 .net "axi_bvalid", 0 0, L_0x6000013817c0;  1 drivers
v0x6000011a03f0_0 .net "axi_rdata", 255 0, L_0x6000009804d0;  alias, 1 drivers
v0x6000011a0480_0 .net "axi_rlast", 0 0, L_0x600001381a40;  1 drivers
v0x6000011a0510_0 .net "axi_rready", 0 0, v0x600001044ab0_0;  1 drivers
v0x6000011a05a0_0 .net "axi_rvalid", 0 0, L_0x600001381ae0;  1 drivers
v0x6000011a0630_0 .net "axi_wdata", 255 0, L_0x6000009872c0;  alias, 1 drivers
v0x6000011a06c0_0 .net "axi_wlast", 0 0, v0x600001044d80_0;  1 drivers
v0x6000011a0750_0 .net "axi_wready", 0 0, L_0x600001381720;  1 drivers
v0x6000011a07e0_0 .net "axi_wvalid", 0 0, v0x600001044f30_0;  1 drivers
v0x6000011a0870_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011a0900_0 .net "dma_lcp_done", 0 0, L_0x600000986f40;  1 drivers
v0x6000011a0990_0 .net "dma_lcp_ready", 0 0, L_0x600001387e80;  1 drivers
v0x6000011a0a20_0 .net "dma_sram_addr", 19 0, v0x600001045cb0_0;  1 drivers
v0x6000011a0ab0_0 .net "dma_sram_rdata", 255 0, L_0x600000987720;  1 drivers
v0x6000011a0b40_0 .net "dma_sram_re", 0 0, L_0x600000987100;  1 drivers
v0x6000011a0bd0_0 .net "dma_sram_ready", 0 0, L_0x600001380d20;  1 drivers
v0x6000011a0c60_0 .net "dma_sram_wdata", 255 0, L_0x600000987020;  1 drivers
v0x6000011a0cf0_0 .net "dma_sram_we", 0 0, L_0x600000987090;  1 drivers
v0x6000011a0d80_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x6000011a0e10 .array "instr_mem", 4095 0, 127 0;
v0x6000011a0ea0_0 .var "instr_rdata_reg", 127 0;
v0x6000011a0f30_0 .var "instr_valid_reg", 0 0;
v0x6000011a0fc0_0 .net "lcp_dma_cmd", 127 0, v0x600001047840_0;  1 drivers
v0x6000011a1050_0 .net "lcp_dma_valid", 0 0, L_0x60000098aa00;  1 drivers
v0x6000011a10e0_0 .net "lcp_imem_addr", 19 0, L_0x60000098a6f0;  1 drivers
v0x6000011a1170_0 .net "lcp_imem_data", 127 0, v0x6000011a0ea0_0;  1 drivers
v0x6000011a1200_0 .net "lcp_imem_re", 0 0, L_0x60000098a760;  1 drivers
v0x6000011a1290_0 .net "lcp_imem_valid", 0 0, L_0x60000098a5a0;  1 drivers
v0x6000011a1320_0 .net "lcp_mxu_cmd", 127 0, v0x6000010405a0_0;  1 drivers
v0x6000011a13b0_0 .net "lcp_mxu_valid", 0 0, L_0x60000098a840;  1 drivers
v0x6000011a1440_0 .net "lcp_vpu_cmd", 127 0, v0x600001041170_0;  1 drivers
v0x6000011a14d0_0 .net "lcp_vpu_valid", 0 0, L_0x60000098a920;  1 drivers
v0x6000011a1560_0 .net "mxu_a_addr", 19 0, L_0x600001385720;  1 drivers
v0x6000011a15f0_0 .net "mxu_a_rdata", 255 0, L_0x600000987640;  1 drivers
v0x6000011a1680_0 .net "mxu_a_re", 0 0, L_0x6000013857c0;  1 drivers
v0x6000011a1710_0 .net "mxu_a_ready", 0 0, L_0x600001380be0;  1 drivers
v0x6000011a17a0_0 .net "mxu_cfg_k", 15 0, L_0x60000138c1e0;  1 drivers
v0x6000011a1830_0 .net "mxu_cfg_m", 15 0, L_0x60000138c0a0;  1 drivers
v0x6000011a18c0_0 .net "mxu_cfg_n", 15 0, L_0x60000138c140;  1 drivers
v0x6000011a1950_0 .var "mxu_col_cnt", 4 0;
v0x6000011a19e0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000011a1a70_0 .var "mxu_done_reg", 0 0;
v0x6000011a1b00_0 .net "mxu_dst_addr", 15 0, L_0x600001393f20;  1 drivers
v0x6000011a1b90_0 .net "mxu_lcp_done", 0 0, L_0x600000986bc0;  1 drivers
v0x6000011a1c20_0 .net "mxu_lcp_ready", 0 0, L_0x600000986b50;  1 drivers
v0x6000011a1cb0_0 .net "mxu_o_addr", 19 0, L_0x6000013859a0;  1 drivers
v0x6000011a1d40_0 .net "mxu_o_ready", 0 0, L_0x600001380c80;  1 drivers
v0x6000011a1dd0_0 .net "mxu_o_wdata", 255 0, L_0x600001385b80;  1 drivers
v0x6000011a1e60_0 .net "mxu_o_we", 0 0, L_0x600000986ae0;  1 drivers
v0x6000011a1ef0_0 .var "mxu_out_cnt", 15 0;
v0x6000011a1f80_0 .var "mxu_ready_reg", 0 0;
v0x6000011a2010_0 .net "mxu_src0_addr", 15 0, L_0x60000139cd20;  1 drivers
v0x6000011a20a0_0 .net "mxu_src1_addr", 15 0, L_0x60000138c000;  1 drivers
v0x6000011a2130_0 .var "mxu_start_array", 0 0;
v0x6000011a21c0_0 .var "mxu_start_array_d", 0 0;
v0x6000011a2250_0 .var "mxu_state", 2 0;
v0x6000011a22e0_0 .net "mxu_subop", 7 0, L_0x600001393e80;  1 drivers
v0x6000011a2370_0 .net "mxu_w_addr", 19 0, L_0x6000013854a0;  1 drivers
v0x6000011a2400_0 .net "mxu_w_rdata", 255 0, v0x6000011a4870_0;  1 drivers
v0x6000011a2490_0 .net "mxu_w_re", 0 0, L_0x600001385540;  1 drivers
v0x6000011a2520_0 .net "mxu_w_ready", 0 0, L_0x600001380aa0;  1 drivers
v0x6000011a25b0_0 .net "noc_data_write", 0 0, L_0x600000987800;  1 drivers
v0x6000011a2640_0 .net "noc_rx_addr", 19 0, L_0x1400daeb8;  alias, 1 drivers
v0x6000011a26d0_0 .net "noc_rx_data", 255 0, L_0x1400dae70;  alias, 1 drivers
v0x6000011a2760_0 .net "noc_rx_is_instr", 0 0, L_0x600001381400;  1 drivers
v0x6000011a27f0_0 .net "noc_rx_ready", 0 0, L_0x600001380dc0;  1 drivers
v0x6000011a2880_0 .net "noc_rx_valid", 0 0, L_0x6000013812c0;  1 drivers
L_0x1400dad98 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a2910_0 .net "noc_tx_addr", 19 0, L_0x1400dad98;  1 drivers
L_0x1400dad50 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a29a0_0 .net "noc_tx_data", 255 0, L_0x1400dad50;  1 drivers
L_0x1400dae28 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000011a2a30_0 .net "noc_tx_ready", 0 0, L_0x1400dae28;  1 drivers
L_0x1400dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011a2ac0_0 .net "noc_tx_valid", 0 0, L_0x1400dade0;  1 drivers
v0x6000011a2b50_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011a2be0_0 .net "sync_grant", 0 0, L_0x600001381220;  1 drivers
v0x6000011a2c70_0 .net "sync_request", 0 0, v0x600001040fc0_0;  1 drivers
v0x6000011a2d00_0 .net "systolic_busy", 0 0, L_0x600000986920;  1 drivers
v0x6000011a2d90_0 .net "systolic_done", 0 0, L_0x600001384e60;  1 drivers
v0x6000011a2e20_0 .net "systolic_result", 127 0, L_0x600001384a00;  1 drivers
v0x6000011a2eb0_0 .net "systolic_result_valid", 0 0, L_0x600000986a00;  1 drivers
v0x6000011a2f40_0 .net "tpc_busy", 0 0, L_0x60000098aae0;  1 drivers
v0x6000011a2fd0_0 .net "tpc_done", 0 0, v0x600001047ba0_0;  1 drivers
v0x6000011a3060_0 .net "tpc_error", 0 0, v0x600001047cc0_0;  1 drivers
v0x6000011a30f0_0 .net "tpc_start", 0 0, L_0x600001380f00;  1 drivers
v0x6000011a3180_0 .net "tpc_start_pc", 19 0, L_0x6000009813b0;  alias, 1 drivers
v0x6000011a3210_0 .net "vpu_lcp_done", 0 0, L_0x600000986d10;  1 drivers
v0x6000011a32a0_0 .net "vpu_lcp_ready", 0 0, L_0x600001387840;  1 drivers
v0x6000011a3330_0 .net "vpu_sram_addr", 19 0, v0x6000011a6490_0;  1 drivers
v0x6000011a33c0_0 .net "vpu_sram_rdata", 255 0, L_0x6000009876b0;  1 drivers
v0x6000011a3450_0 .net "vpu_sram_re", 0 0, L_0x600000986ed0;  1 drivers
v0x6000011a34e0_0 .net "vpu_sram_ready", 0 0, L_0x600001380b40;  1 drivers
v0x6000011a3570_0 .net "vpu_sram_wdata", 255 0, L_0x600000986df0;  1 drivers
v0x6000011a3600_0 .net "vpu_sram_we", 0 0, L_0x600000986e60;  1 drivers
v0x6000011a3690_0 .var "weight_load_col_d", 1 0;
v0x6000011a3720_0 .var "weight_load_en_d", 0 0;
L_0x600001393e80 .part v0x6000010405a0_0, 112, 8;
L_0x600001393f20 .part v0x6000010405a0_0, 96, 16;
L_0x60000139cd20 .part v0x6000010405a0_0, 80, 16;
L_0x60000138c000 .part v0x6000010405a0_0, 64, 16;
L_0x60000138c0a0 .part v0x6000010405a0_0, 48, 16;
L_0x60000138c140 .part v0x6000010405a0_0, 32, 16;
L_0x60000138c1e0 .part v0x6000010405a0_0, 16, 16;
L_0x6000013852c0 .part v0x6000011a4870_0, 0, 32;
L_0x600001385360 .concat [ 16 4 0 0], L_0x60000138c000, L_0x1400da8d0;
L_0x600001385400 .concat [ 5 15 0 0], v0x6000011a1950_0, L_0x1400da918;
L_0x6000013854a0 .arith/sum 20, L_0x600001385360, L_0x600001385400;
L_0x600001385540 .cmp/eq 3, v0x6000011a2250_0, L_0x1400da960;
L_0x6000013855e0 .concat [ 16 4 0 0], L_0x60000139cd20, L_0x1400da9a8;
L_0x600001385680 .concat [ 16 4 0 0], v0x6000011a19e0_0, L_0x1400da9f0;
L_0x600001385720 .arith/sum 20, L_0x6000013855e0, L_0x600001385680;
L_0x6000013857c0 .cmp/eq 3, v0x6000011a2250_0, L_0x1400daa38;
L_0x600001385860 .concat [ 16 4 0 0], L_0x600001393f20, L_0x1400daa80;
L_0x600001385900 .concat [ 16 4 0 0], v0x6000011a1ef0_0, L_0x1400daac8;
L_0x6000013859a0 .arith/sum 20, L_0x600001385860, L_0x600001385900;
L_0x600001385ae0 .part L_0x600001384a00, 0, 128;
L_0x600001385b80 .concat [ 128 128 0 0], L_0x600001385ae0, L_0x1400dab10;
L_0x600001385a40 .cmp/eq 3, v0x6000011a2250_0, L_0x1400dab58;
L_0x600001385c20 .cmp/eq 3, v0x6000011a2250_0, L_0x1400daba0;
L_0x600001380dc0 .reduce/nor L_0x60000098aae0;
L_0x600001380e60 .reduce/nor L_0x600001381400;
S_0x138ffcc50 .scope module, "dma_inst" "dma_engine" 6 431, 7 16 0, S_0x138ffcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x139025600 .param/l "DATA_WIDTH" 0 7 19, +C4<00000000000000000000000100000000>;
P_0x139025640 .param/l "DMA_COPY" 1 7 103, C4<00000011>;
P_0x139025680 .param/l "DMA_LOAD" 1 7 101, C4<00000001>;
P_0x1390256c0 .param/l "DMA_STORE" 1 7 102, C4<00000010>;
P_0x139025700 .param/l "EXT_ADDR_W" 0 7 17, +C4<00000000000000000000000000101000>;
P_0x139025740 .param/l "INT_ADDR_W" 0 7 18, +C4<00000000000000000000000000010100>;
P_0x139025780 .param/l "MAX_BURST" 0 7 20, +C4<00000000000000000000000000010000>;
P_0x1390257c0 .param/l "S_DECODE" 1 7 110, C4<0001>;
P_0x139025800 .param/l "S_DONE" 1 7 119, C4<1010>;
P_0x139025840 .param/l "S_IDLE" 1 7 109, C4<0000>;
P_0x139025880 .param/l "S_LOAD_ADDR" 1 7 111, C4<0010>;
P_0x1390258c0 .param/l "S_LOAD_DATA" 1 7 112, C4<0011>;
P_0x139025900 .param/l "S_LOAD_WRITE" 1 7 113, C4<0100>;
P_0x139025940 .param/l "S_NEXT_ROW" 1 7 118, C4<1001>;
P_0x139025980 .param/l "S_STORE_ADDR" 1 7 115, C4<0110>;
P_0x1390259c0 .param/l "S_STORE_DATA" 1 7 116, C4<0111>;
P_0x139025a00 .param/l "S_STORE_READ" 1 7 114, C4<0101>;
P_0x139025a40 .param/l "S_STORE_RESP" 1 7 117, C4<1000>;
L_0x600000986f40 .functor BUFZ 1, v0x6000010457a0_0, C4<0>, C4<0>, C4<0>;
L_0x600000987020 .functor BUFZ 256, v0x600001046010_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000987090 .functor BUFZ 1, v0x600001046130_0, C4<0>, C4<0>, C4<0>;
L_0x600000987100 .functor BUFZ 1, v0x600001045e60_0, C4<0>, C4<0>, C4<0>;
L_0x600000987170 .functor BUFZ 40, v0x6000010443f0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000009871e0 .functor BUFZ 8, v0x600001044510_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000009872c0 .functor BUFZ 256, v0x600001044c60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000987410 .functor BUFZ 40, v0x600001044000_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600000987480 .functor BUFZ 8, v0x600001044120_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x1400dacc0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x60000104be70_0 .net/2u *"_ivl_18", 3 0, L_0x1400dacc0;  1 drivers
v0x60000104bf00_0 .net "axi_araddr", 39 0, L_0x600000987410;  alias, 1 drivers
v0x600001044000_0 .var "axi_araddr_reg", 39 0;
v0x600001044090_0 .net "axi_arlen", 7 0, L_0x600000987480;  alias, 1 drivers
v0x600001044120_0 .var "axi_arlen_reg", 7 0;
v0x6000010441b0_0 .net "axi_arready", 0 0, L_0x6000013819a0;  alias, 1 drivers
v0x600001044240_0 .net "axi_arvalid", 0 0, v0x6000010442d0_0;  alias, 1 drivers
v0x6000010442d0_0 .var "axi_arvalid_reg", 0 0;
v0x600001044360_0 .net "axi_awaddr", 39 0, L_0x600000987170;  alias, 1 drivers
v0x6000010443f0_0 .var "axi_awaddr_reg", 39 0;
v0x600001044480_0 .net "axi_awlen", 7 0, L_0x6000009871e0;  alias, 1 drivers
v0x600001044510_0 .var "axi_awlen_reg", 7 0;
v0x6000010445a0_0 .net "axi_awready", 0 0, L_0x600001381540;  alias, 1 drivers
v0x600001044630_0 .net "axi_awvalid", 0 0, v0x6000010446c0_0;  alias, 1 drivers
v0x6000010446c0_0 .var "axi_awvalid_reg", 0 0;
v0x600001044750_0 .net "axi_bready", 0 0, L_0x1400dad08;  alias, 1 drivers
v0x6000010447e0_0 .net "axi_bresp", 1 0, L_0x600000980380;  alias, 1 drivers
v0x600001044870_0 .net "axi_bvalid", 0 0, L_0x6000013817c0;  alias, 1 drivers
v0x600001044900_0 .net "axi_rdata", 255 0, L_0x6000009804d0;  alias, 1 drivers
v0x600001044990_0 .net "axi_rlast", 0 0, L_0x600001381a40;  alias, 1 drivers
v0x600001044a20_0 .net "axi_rready", 0 0, v0x600001044ab0_0;  alias, 1 drivers
v0x600001044ab0_0 .var "axi_rready_reg", 0 0;
v0x600001044b40_0 .net "axi_rvalid", 0 0, L_0x600001381ae0;  alias, 1 drivers
v0x600001044bd0_0 .net "axi_wdata", 255 0, L_0x6000009872c0;  alias, 1 drivers
v0x600001044c60_0 .var "axi_wdata_reg", 255 0;
v0x600001044cf0_0 .net "axi_wlast", 0 0, v0x600001044d80_0;  alias, 1 drivers
v0x600001044d80_0 .var "axi_wlast_reg", 0 0;
v0x600001044e10_0 .net "axi_wready", 0 0, L_0x600001381720;  alias, 1 drivers
v0x600001044ea0_0 .net "axi_wvalid", 0 0, v0x600001044f30_0;  alias, 1 drivers
v0x600001044f30_0 .var "axi_wvalid_reg", 0 0;
v0x600001044fc0_0 .var "burst_count", 7 0;
v0x600001045050_0 .var "burst_len", 7 0;
v0x6000010450e0_0 .net "cfg_cols", 11 0, L_0x600001387b60;  1 drivers
v0x600001045170_0 .net "cfg_rows", 11 0, L_0x600001387ac0;  1 drivers
v0x600001045200_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001045290_0 .net "cmd", 127 0, v0x600001047840_0;  alias, 1 drivers
v0x600001045320_0 .net "cmd_done", 0 0, L_0x600000986f40;  alias, 1 drivers
v0x6000010453b0_0 .net "cmd_ready", 0 0, L_0x600001387e80;  alias, 1 drivers
v0x600001045440_0 .var "cmd_reg", 127 0;
v0x6000010454d0_0 .net "cmd_valid", 0 0, L_0x60000098aa00;  alias, 1 drivers
v0x600001045560_0 .var "col_count", 11 0;
v0x6000010455f0_0 .var "data_buf", 255 0;
v0x600001045680_0 .net "do_transpose", 0 0, L_0x600001387d40;  1 drivers
v0x600001045710_0 .net "do_zero_pad", 0 0, L_0x600001387de0;  1 drivers
v0x6000010457a0_0 .var "done_reg", 0 0;
v0x600001045830_0 .net "dst_stride", 11 0, L_0x600001387ca0;  1 drivers
v0x6000010458c0_0 .net "ext_addr", 39 0, L_0x600001387980;  1 drivers
v0x600001045950_0 .var "ext_ptr", 39 0;
v0x6000010459e0_0 .net "int_addr", 19 0, L_0x600001387a20;  1 drivers
v0x600001045a70_0 .var "int_ptr", 19 0;
v0x600001045b00_0 .var "row_count", 11 0;
v0x600001045b90_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001045c20_0 .net "sram_addr", 19 0, v0x600001045cb0_0;  alias, 1 drivers
v0x600001045cb0_0 .var "sram_addr_reg", 19 0;
v0x600001045d40_0 .net "sram_rdata", 255 0, L_0x600000987720;  alias, 1 drivers
v0x600001045dd0_0 .net "sram_re", 0 0, L_0x600000987100;  alias, 1 drivers
v0x600001045e60_0 .var "sram_re_reg", 0 0;
v0x600001045ef0_0 .net "sram_ready", 0 0, L_0x600001380d20;  alias, 1 drivers
v0x600001045f80_0 .net "sram_wdata", 255 0, L_0x600000987020;  alias, 1 drivers
v0x600001046010_0 .var "sram_wdata_reg", 255 0;
v0x6000010460a0_0 .net "sram_we", 0 0, L_0x600000987090;  alias, 1 drivers
v0x600001046130_0 .var "sram_we_reg", 0 0;
v0x6000010461c0_0 .net "src_stride", 11 0, L_0x600001387c00;  1 drivers
v0x600001046250_0 .var "state", 3 0;
v0x6000010462e0_0 .net "subop", 7 0, L_0x6000013878e0;  1 drivers
L_0x6000013878e0 .part v0x600001047840_0, 112, 8;
L_0x600001387980 .part v0x600001047840_0, 72, 40;
L_0x600001387a20 .part v0x600001047840_0, 52, 20;
L_0x600001387ac0 .part v0x600001047840_0, 40, 12;
L_0x600001387b60 .part v0x600001047840_0, 28, 12;
L_0x600001387c00 .part v0x600001047840_0, 16, 12;
L_0x600001387ca0 .part v0x600001047840_0, 4, 12;
L_0x600001387d40 .part v0x600001047840_0, 0, 1;
L_0x600001387de0 .part v0x600001047840_0, 1, 1;
L_0x600001387e80 .cmp/eq 4, v0x600001046250_0, L_0x1400dacc0;
S_0x138fc9200 .scope module, "lcp_inst" "local_cmd_processor" 6 193, 8 12 0, S_0x138ffcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x139025c00 .param/l "INSTR_DEPTH" 0 8 14, +C4<00000000000000000001000000000000>;
P_0x139025c40 .param/l "INSTR_WIDTH" 0 8 13, +C4<00000000000000000000000010000000>;
P_0x139025c80 .param/l "MAX_LOOP_NEST" 0 8 15, +C4<00000000000000000000000000000100>;
P_0x139025cc0 .param/l "OP_BARRIER" 1 8 87, C4<00000111>;
P_0x139025d00 .param/l "OP_DMA" 1 8 83, C4<00000011>;
P_0x139025d40 .param/l "OP_ENDLOOP" 1 8 86, C4<00000110>;
P_0x139025d80 .param/l "OP_HALT" 1 8 88, C4<11111111>;
P_0x139025dc0 .param/l "OP_LOOP" 1 8 85, C4<00000101>;
P_0x139025e00 .param/l "OP_NOP" 1 8 80, C4<00000000>;
P_0x139025e40 .param/l "OP_SYNC" 1 8 84, C4<00000100>;
P_0x139025e80 .param/l "OP_TENSOR" 1 8 81, C4<00000001>;
P_0x139025ec0 .param/l "OP_VECTOR" 1 8 82, C4<00000010>;
P_0x139025f00 .param/l "SRAM_ADDR_W" 0 8 16, +C4<00000000000000000000000000010100>;
P_0x139025f40 .param/l "SYNC_ALL" 1 8 94, C4<11111111>;
P_0x139025f80 .param/l "SYNC_DMA" 1 8 93, C4<00000011>;
P_0x139025fc0 .param/l "SYNC_MXU" 1 8 91, C4<00000001>;
P_0x139026000 .param/l "SYNC_VPU" 1 8 92, C4<00000010>;
P_0x139026040 .param/l "S_BARRIER" 1 8 107, C4<0111>;
P_0x139026080 .param/l "S_CHECK_DEP" 1 8 104, C4<0100>;
P_0x1390260c0 .param/l "S_DECODE" 1 8 103, C4<0011>;
P_0x139026100 .param/l "S_ERROR" 1 8 109, C4<1001>;
P_0x139026140 .param/l "S_FETCH" 1 8 101, C4<0001>;
P_0x139026180 .param/l "S_FETCH_WAIT" 1 8 102, C4<0010>;
P_0x1390261c0 .param/l "S_HALTED" 1 8 108, C4<1000>;
P_0x139026200 .param/l "S_IDLE" 1 8 100, C4<0000>;
P_0x139026240 .param/l "S_ISSUE" 1 8 105, C4<0101>;
P_0x139026280 .param/l "S_WAIT_SYNC" 1 8 106, C4<0110>;
L_0x60000098a610 .functor AND 1, L_0x600001393520, L_0x600001393660, C4<1>, C4<1>;
L_0x60000098a680 .functor AND 1, L_0x60000098a610, L_0x6000013937a0, C4<1>, C4<1>;
L_0x60000098a6f0 .functor BUFZ 20, v0x600001047e70_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000098a760 .functor BUFZ 1, v0x600001040090_0, C4<0>, C4<0>, C4<0>;
L_0x60000098a840 .functor BUFZ 1, v0x6000010407e0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098a920 .functor BUFZ 1, v0x6000010413b0_0, C4<0>, C4<0>, C4<0>;
L_0x60000098aa00 .functor BUFZ 1, v0x600001047a80_0, C4<0>, C4<0>, C4<0>;
L_0x60000098aa70 .functor AND 1, L_0x600001393c00, L_0x600001393ca0, C4<1>, C4<1>;
L_0x60000098aae0 .functor AND 1, L_0x60000098aa70, L_0x600001393d40, C4<1>, C4<1>;
L_0x1400d83b0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046400_0 .net *"_ivl_11", 23 0, L_0x1400d83b0;  1 drivers
L_0x1400d83f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046490_0 .net/2u *"_ivl_12", 31 0, L_0x1400d83f8;  1 drivers
v0x600001046520_0 .net *"_ivl_14", 0 0, L_0x600001393520;  1 drivers
v0x6000010465b0_0 .net *"_ivl_16", 31 0, L_0x6000013935c0;  1 drivers
L_0x1400d8440 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046640_0 .net *"_ivl_19", 23 0, L_0x1400d8440;  1 drivers
L_0x1400d8488 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010466d0_0 .net/2u *"_ivl_20", 31 0, L_0x1400d8488;  1 drivers
v0x600001046760_0 .net *"_ivl_22", 0 0, L_0x600001393660;  1 drivers
v0x6000010467f0_0 .net *"_ivl_25", 0 0, L_0x60000098a610;  1 drivers
v0x600001046880_0 .net *"_ivl_26", 31 0, L_0x600001393700;  1 drivers
L_0x1400d84d0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046910_0 .net *"_ivl_29", 23 0, L_0x1400d84d0;  1 drivers
L_0x1400d8518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010469a0_0 .net/2u *"_ivl_30", 31 0, L_0x1400d8518;  1 drivers
v0x600001046a30_0 .net *"_ivl_32", 0 0, L_0x6000013937a0;  1 drivers
v0x600001046ac0_0 .net *"_ivl_36", 31 0, L_0x600001393840;  1 drivers
L_0x1400d8560 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046b50_0 .net *"_ivl_39", 23 0, L_0x1400d8560;  1 drivers
L_0x1400d85a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046be0_0 .net/2u *"_ivl_40", 31 0, L_0x1400d85a8;  1 drivers
v0x600001046c70_0 .net *"_ivl_44", 31 0, L_0x600001393980;  1 drivers
L_0x1400d85f0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046d00_0 .net *"_ivl_47", 23 0, L_0x1400d85f0;  1 drivers
L_0x1400d8638 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046d90_0 .net/2u *"_ivl_48", 31 0, L_0x1400d8638;  1 drivers
v0x600001046e20_0 .net *"_ivl_52", 31 0, L_0x600001393ac0;  1 drivers
L_0x1400d8680 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046eb0_0 .net *"_ivl_55", 23 0, L_0x1400d8680;  1 drivers
L_0x1400d86c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001046f40_0 .net/2u *"_ivl_56", 31 0, L_0x1400d86c8;  1 drivers
L_0x1400d8710 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600001046fd0_0 .net/2u *"_ivl_76", 3 0, L_0x1400d8710;  1 drivers
v0x600001047060_0 .net *"_ivl_78", 0 0, L_0x600001393c00;  1 drivers
v0x6000010470f0_0 .net *"_ivl_8", 31 0, L_0x600001393480;  1 drivers
L_0x1400d8758 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600001047180_0 .net/2u *"_ivl_80", 3 0, L_0x1400d8758;  1 drivers
v0x600001047210_0 .net *"_ivl_82", 0 0, L_0x600001393ca0;  1 drivers
v0x6000010472a0_0 .net *"_ivl_85", 0 0, L_0x60000098aa70;  1 drivers
L_0x1400d87a0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600001047330_0 .net/2u *"_ivl_86", 3 0, L_0x1400d87a0;  1 drivers
v0x6000010473c0_0 .net *"_ivl_88", 0 0, L_0x600001393d40;  1 drivers
v0x600001047450_0 .net "all_done", 0 0, L_0x60000098a680;  1 drivers
v0x6000010474e0_0 .net "busy", 0 0, L_0x60000098aae0;  alias, 1 drivers
v0x600001047570_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001047600_0 .var "decoded_opcode", 7 0;
v0x600001047690_0 .var "decoded_subop", 7 0;
v0x600001047720_0 .net "dma_clear", 0 0, L_0x600001393b60;  1 drivers
v0x6000010477b0_0 .net "dma_cmd", 127 0, v0x600001047840_0;  alias, 1 drivers
v0x600001047840_0 .var "dma_cmd_reg", 127 0;
v0x6000010478d0_0 .net "dma_done", 0 0, L_0x600000986f40;  alias, 1 drivers
v0x600001047960_0 .net "dma_ready", 0 0, L_0x600001387e80;  alias, 1 drivers
v0x6000010479f0_0 .net "dma_valid", 0 0, L_0x60000098aa00;  alias, 1 drivers
v0x600001047a80_0 .var "dma_valid_reg", 0 0;
v0x600001047b10_0 .net "done", 0 0, v0x600001047ba0_0;  alias, 1 drivers
v0x600001047ba0_0 .var "done_reg", 0 0;
v0x600001047c30_0 .net "error", 0 0, v0x600001047cc0_0;  alias, 1 drivers
v0x600001047cc0_0 .var "error_reg", 0 0;
v0x600001047d50_0 .net "global_sync_in", 0 0, L_0x600000981110;  alias, 1 drivers
v0x600001047de0_0 .net "imem_addr", 19 0, L_0x60000098a6f0;  alias, 1 drivers
v0x600001047e70_0 .var "imem_addr_reg", 19 0;
v0x600001047f00_0 .net "imem_data", 127 0, v0x6000011a0ea0_0;  alias, 1 drivers
v0x600001040000_0 .net "imem_re", 0 0, L_0x60000098a760;  alias, 1 drivers
v0x600001040090_0 .var "imem_re_reg", 0 0;
v0x600001040120_0 .net "imem_valid", 0 0, L_0x60000098a5a0;  alias, 1 drivers
v0x6000010401b0_0 .var "instr_reg", 127 0;
v0x600001040240_0 .net "loop_count", 15 0, L_0x600001393340;  1 drivers
v0x6000010402d0 .array "loop_counter", 3 0, 15 0;
v0x600001040360_0 .var "loop_sp", 1 0;
v0x6000010403f0 .array "loop_start_addr", 3 0, 19 0;
v0x600001040480_0 .net "mxu_clear", 0 0, L_0x6000013938e0;  1 drivers
v0x600001040510_0 .net "mxu_cmd", 127 0, v0x6000010405a0_0;  alias, 1 drivers
v0x6000010405a0_0 .var "mxu_cmd_reg", 127 0;
v0x600001040630_0 .net "mxu_done", 0 0, L_0x600000986bc0;  alias, 1 drivers
v0x6000010406c0_0 .net "mxu_ready", 0 0, L_0x600000986b50;  alias, 1 drivers
v0x600001040750_0 .net "mxu_valid", 0 0, L_0x60000098a840;  alias, 1 drivers
v0x6000010407e0_0 .var "mxu_valid_reg", 0 0;
v0x600001040870_0 .net "opcode", 7 0, L_0x600001393200;  1 drivers
v0x600001040900_0 .var "pc", 19 0;
v0x600001040990_0 .var "pending_dma", 7 0;
v0x600001040a20_0 .var "pending_mxu", 7 0;
v0x600001040ab0_0 .var "pending_vpu", 7 0;
v0x600001040b40_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001040bd0_0 .net "start", 0 0, L_0x600001380f00;  alias, 1 drivers
v0x600001040c60_0 .net "start_pc", 19 0, L_0x6000009813b0;  alias, 1 drivers
v0x600001040cf0_0 .var "state", 3 0;
v0x600001040d80_0 .net "subop", 7 0, L_0x6000013932a0;  1 drivers
v0x600001040e10_0 .net "sync_grant", 0 0, L_0x600001381220;  alias, 1 drivers
v0x600001040ea0_0 .net "sync_mask", 7 0, L_0x6000013933e0;  1 drivers
v0x600001040f30_0 .net "sync_request", 0 0, v0x600001040fc0_0;  alias, 1 drivers
v0x600001040fc0_0 .var "sync_request_reg", 0 0;
v0x600001041050_0 .net "vpu_clear", 0 0, L_0x600001393a20;  1 drivers
v0x6000010410e0_0 .net "vpu_cmd", 127 0, v0x600001041170_0;  alias, 1 drivers
v0x600001041170_0 .var "vpu_cmd_reg", 127 0;
v0x600001041200_0 .net "vpu_done", 0 0, L_0x600000986d10;  alias, 1 drivers
v0x600001041290_0 .net "vpu_ready", 0 0, L_0x600001387840;  alias, 1 drivers
v0x600001041320_0 .net "vpu_valid", 0 0, L_0x60000098a920;  alias, 1 drivers
v0x6000010413b0_0 .var "vpu_valid_reg", 0 0;
L_0x600001393200 .part v0x6000011a0ea0_0, 120, 8;
L_0x6000013932a0 .part v0x6000011a0ea0_0, 112, 8;
L_0x600001393340 .part v0x6000011a0ea0_0, 32, 16;
L_0x6000013933e0 .part v0x6000011a0ea0_0, 104, 8;
L_0x600001393480 .concat [ 8 24 0 0], v0x600001040a20_0, L_0x1400d83b0;
L_0x600001393520 .cmp/eq 32, L_0x600001393480, L_0x1400d83f8;
L_0x6000013935c0 .concat [ 8 24 0 0], v0x600001040ab0_0, L_0x1400d8440;
L_0x600001393660 .cmp/eq 32, L_0x6000013935c0, L_0x1400d8488;
L_0x600001393700 .concat [ 8 24 0 0], v0x600001040990_0, L_0x1400d84d0;
L_0x6000013937a0 .cmp/eq 32, L_0x600001393700, L_0x1400d8518;
L_0x600001393840 .concat [ 8 24 0 0], v0x600001040a20_0, L_0x1400d8560;
L_0x6000013938e0 .cmp/eq 32, L_0x600001393840, L_0x1400d85a8;
L_0x600001393980 .concat [ 8 24 0 0], v0x600001040ab0_0, L_0x1400d85f0;
L_0x600001393a20 .cmp/eq 32, L_0x600001393980, L_0x1400d8638;
L_0x600001393ac0 .concat [ 8 24 0 0], v0x600001040990_0, L_0x1400d8680;
L_0x600001393b60 .cmp/eq 32, L_0x600001393ac0, L_0x1400d86c8;
L_0x600001393c00 .cmp/ne 4, v0x600001040cf0_0, L_0x1400d8710;
L_0x600001393ca0 .cmp/ne 4, v0x600001040cf0_0, L_0x1400d8758;
L_0x600001393d40 .cmp/ne 4, v0x600001040cf0_0, L_0x1400d87a0;
S_0x138fc95e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 212, 8 212 0, S_0x138fc9200;
 .timescale 0 0;
v0x600001046370_0 .var/i "i", 31 0;
S_0x138fc9750 .scope module, "mxu_array" "systolic_array" 6 296, 9 13 0, S_0x138ffcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x138feff60 .param/l "ACC_WIDTH" 0 9 16, +C4<00000000000000000000000000100000>;
P_0x138feffa0 .param/l "ARRAY_SIZE" 0 9 14, +C4<00000000000000000000000000000100>;
P_0x138feffe0 .param/l "DATA_WIDTH" 0 9 15, +C4<00000000000000000000000000001000>;
P_0x138ff0020 .param/l "S_COMPUTE" 1 9 51, C4<010>;
P_0x138ff0060 .param/l "S_DONE" 1 9 53, C4<100>;
P_0x138ff00a0 .param/l "S_DRAIN" 1 9 52, C4<011>;
P_0x138ff00e0 .param/l "S_IDLE" 1 9 49, C4<000>;
P_0x138ff0120 .param/l "S_LOAD" 1 9 50, C4<001>;
L_0x6000009866f0 .functor OR 1, L_0x600001384aa0, L_0x600001384b40, C4<0>, C4<0>;
L_0x600000986760 .functor AND 1, L_0x600001384be0, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x6000009867d0 .functor AND 1, L_0x600000986760, L_0x600001384c80, C4<1>, C4<1>;
L_0x600000986840 .functor OR 1, L_0x6000009866f0, L_0x6000009867d0, C4<0>, C4<0>;
L_0x6000009868b0 .functor BUFZ 1, L_0x600000986840, C4<0>, C4<0>, C4<0>;
L_0x600000986920 .functor AND 1, L_0x600001384d20, L_0x600001384dc0, C4<1>, C4<1>;
L_0x600000986990 .functor AND 1, L_0x600001384fa0, L_0x600001385040, C4<1>, C4<1>;
L_0x600000986a00 .functor AND 1, L_0x600000986990, L_0x600001385220, C4<1>, C4<1>;
v0x6000011afc30_0 .net *"_ivl_101", 0 0, L_0x600001385220;  1 drivers
L_0x1400da528 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011afcc0_0 .net/2u *"_ivl_37", 2 0, L_0x1400da528;  1 drivers
v0x6000011afd50_0 .net *"_ivl_39", 0 0, L_0x600001384aa0;  1 drivers
L_0x1400da570 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000011afde0_0 .net/2u *"_ivl_41", 2 0, L_0x1400da570;  1 drivers
v0x6000011afe70_0 .net *"_ivl_43", 0 0, L_0x600001384b40;  1 drivers
v0x6000011aff00_0 .net *"_ivl_46", 0 0, L_0x6000009866f0;  1 drivers
L_0x1400da5b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011a8000_0 .net/2u *"_ivl_47", 2 0, L_0x1400da5b8;  1 drivers
v0x6000011a8090_0 .net *"_ivl_49", 0 0, L_0x600001384be0;  1 drivers
v0x6000011a8120_0 .net *"_ivl_52", 0 0, L_0x600000986760;  1 drivers
v0x6000011a81b0_0 .net *"_ivl_54", 0 0, L_0x600001384c80;  1 drivers
v0x6000011a8240_0 .net *"_ivl_56", 0 0, L_0x6000009867d0;  1 drivers
L_0x1400da600 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011a82d0_0 .net/2u *"_ivl_61", 2 0, L_0x1400da600;  1 drivers
v0x6000011a8360_0 .net *"_ivl_63", 0 0, L_0x600001384d20;  1 drivers
L_0x1400da648 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000011a83f0_0 .net/2u *"_ivl_65", 2 0, L_0x1400da648;  1 drivers
v0x6000011a8480_0 .net *"_ivl_67", 0 0, L_0x600001384dc0;  1 drivers
L_0x1400da690 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000011a8510_0 .net/2u *"_ivl_71", 2 0, L_0x1400da690;  1 drivers
L_0x1400da6d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011a85a0_0 .net/2u *"_ivl_75", 2 0, L_0x1400da6d8;  1 drivers
L_0x1400da768 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000011a8630_0 .net/2u *"_ivl_81", 2 0, L_0x1400da768;  1 drivers
v0x6000011a86c0_0 .net *"_ivl_83", 0 0, L_0x600001384fa0;  1 drivers
v0x6000011a8750_0 .net *"_ivl_85", 0 0, L_0x600001385040;  1 drivers
v0x6000011a87e0_0 .net *"_ivl_88", 0 0, L_0x600000986990;  1 drivers
v0x6000011a8870_0 .net *"_ivl_89", 31 0, L_0x6000013850e0;  1 drivers
L_0x1400da7b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a8900_0 .net *"_ivl_92", 15 0, L_0x1400da7b0;  1 drivers
L_0x1400dc028 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000011a8990_0 .net *"_ivl_93", 31 0, L_0x1400dc028;  1 drivers
L_0x1400da7f8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000011a8a20_0 .net/2u *"_ivl_97", 31 0, L_0x1400da7f8;  1 drivers
v0x6000011a8ab0_0 .net *"_ivl_99", 31 0, L_0x600001385180;  1 drivers
v0x6000011a8b40_0 .net "act_data", 31 0, v0x6000011a7ba0_0;  1 drivers
v0x6000011a8bd0 .array "act_h", 19 0;
v0x6000011a8bd0_0 .net v0x6000011a8bd0 0, 7 0, L_0x60000098ae60; 1 drivers
v0x6000011a8bd0_1 .net v0x6000011a8bd0 1, 7 0, v0x600001042520_0; 1 drivers
v0x6000011a8bd0_2 .net v0x6000011a8bd0 2, 7 0, v0x600001043a80_0; 1 drivers
v0x6000011a8bd0_3 .net v0x6000011a8bd0 3, 7 0, v0x6000011bd050_0; 1 drivers
v0x6000011a8bd0_4 .net v0x6000011a8bd0 4, 7 0, v0x6000011be5b0_0; 1 drivers
v0x6000011a8bd0_5 .net v0x6000011a8bd0 5, 7 0, L_0x60000098aed0; 1 drivers
v0x6000011a8bd0_6 .net v0x6000011a8bd0 6, 7 0, v0x6000011bfb10_0; 1 drivers
v0x6000011a8bd0_7 .net v0x6000011a8bd0 7, 7 0, v0x6000011b90e0_0; 1 drivers
v0x6000011a8bd0_8 .net v0x6000011a8bd0 8, 7 0, v0x6000011ba640_0; 1 drivers
v0x6000011a8bd0_9 .net v0x6000011a8bd0 9, 7 0, v0x6000011bbba0_0; 1 drivers
v0x6000011a8bd0_10 .net v0x6000011a8bd0 10, 7 0, L_0x60000098af40; 1 drivers
v0x6000011a8bd0_11 .net v0x6000011a8bd0 11, 7 0, v0x6000011b5170_0; 1 drivers
v0x6000011a8bd0_12 .net v0x6000011a8bd0 12, 7 0, v0x6000011b66d0_0; 1 drivers
v0x6000011a8bd0_13 .net v0x6000011a8bd0 13, 7 0, v0x6000011b7c30_0; 1 drivers
v0x6000011a8bd0_14 .net v0x6000011a8bd0 14, 7 0, v0x6000011b1200_0; 1 drivers
v0x6000011a8bd0_15 .net v0x6000011a8bd0 15, 7 0, L_0x60000098afb0; 1 drivers
v0x6000011a8bd0_16 .net v0x6000011a8bd0 16, 7 0, v0x6000011b2760_0; 1 drivers
v0x6000011a8bd0_17 .net v0x6000011a8bd0 17, 7 0, v0x6000011b3cc0_0; 1 drivers
v0x6000011a8bd0_18 .net v0x6000011a8bd0 18, 7 0, v0x6000011ad290_0; 1 drivers
v0x6000011a8bd0_19 .net v0x6000011a8bd0 19, 7 0, v0x6000011ae7f0_0; 1 drivers
v0x6000011a8c60_0 .net "act_ready", 0 0, L_0x600001384f00;  1 drivers
v0x6000011a8cf0_0 .net "act_valid", 0 0, v0x6000011a7cc0_0;  1 drivers
v0x6000011a8d80_0 .net "busy", 0 0, L_0x600000986920;  alias, 1 drivers
v0x6000011a8e10_0 .net "cfg_k_tiles", 15 0, L_0x60000138c1e0;  alias, 1 drivers
L_0x1400da840 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000011a8ea0_0 .net "clear_acc", 0 0, L_0x1400da840;  1 drivers
v0x6000011a8f30_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011a8fc0_0 .var "cycle_count", 15 0;
v0x6000011a9050_0 .var "cycle_count_next", 15 0;
v0x600001041440_5 .array/port v0x600001041440, 5;
v0x6000011a90e0 .array "deskew_output", 3 0;
v0x6000011a90e0_0 .net v0x6000011a90e0 0, 31 0, v0x600001041440_5; 1 drivers
v0x600001041560_3 .array/port v0x600001041560, 3;
v0x6000011a90e0_1 .net v0x6000011a90e0 1, 31 0, v0x600001041560_3; 1 drivers
v0x600001041680_1 .array/port v0x600001041680, 1;
v0x6000011a90e0_2 .net v0x6000011a90e0 2, 31 0, v0x600001041680_1; 1 drivers
v0x6000011a90e0_3 .net v0x6000011a90e0 3, 31 0, L_0x6000009864c0; 1 drivers
v0x6000011a9170_0 .net "done", 0 0, L_0x600001384e60;  alias, 1 drivers
L_0x1400da720 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000011a9200_0 .net "drain_delay", 15 0, L_0x1400da720;  1 drivers
v0x6000011a9290_0 .net "pe_enable", 0 0, L_0x600000986840;  1 drivers
v0x6000011a9320 .array "psum_bottom", 3 0;
v0x6000011a9320_0 .net v0x6000011a9320 0, 31 0, L_0x6000009861b0; 1 drivers
v0x6000011a9320_1 .net v0x6000011a9320 1, 31 0, L_0x600000986290; 1 drivers
v0x6000011a9320_2 .net v0x6000011a9320 2, 31 0, L_0x600000986370; 1 drivers
v0x6000011a9320_3 .net v0x6000011a9320 3, 31 0, L_0x600000986450; 1 drivers
L_0x1400d8908 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a93b0 .array "psum_v", 19 0;
v0x6000011a93b0_0 .net v0x6000011a93b0 0, 31 0, L_0x1400d8908; 1 drivers
L_0x1400d8950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a93b0_1 .net v0x6000011a93b0 1, 31 0, L_0x1400d8950; 1 drivers
L_0x1400d8998 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a93b0_2 .net v0x6000011a93b0 2, 31 0, L_0x1400d8998; 1 drivers
L_0x1400d89e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011a93b0_3 .net v0x6000011a93b0 3, 31 0, L_0x1400d89e0; 1 drivers
v0x6000011a93b0_4 .net v0x6000011a93b0 4, 31 0, v0x600001042a30_0; 1 drivers
v0x6000011a93b0_5 .net v0x6000011a93b0 5, 31 0, v0x6000011bc000_0; 1 drivers
v0x6000011a93b0_6 .net v0x6000011a93b0 6, 31 0, v0x6000011bd560_0; 1 drivers
v0x6000011a93b0_7 .net v0x6000011a93b0 7, 31 0, v0x6000011beac0_0; 1 drivers
v0x6000011a93b0_8 .net v0x6000011a93b0 8, 31 0, v0x6000011b8090_0; 1 drivers
v0x6000011a93b0_9 .net v0x6000011a93b0 9, 31 0, v0x6000011b95f0_0; 1 drivers
v0x6000011a93b0_10 .net v0x6000011a93b0 10, 31 0, v0x6000011bab50_0; 1 drivers
v0x6000011a93b0_11 .net v0x6000011a93b0 11, 31 0, v0x6000011b4120_0; 1 drivers
v0x6000011a93b0_12 .net v0x6000011a93b0 12, 31 0, v0x6000011b5680_0; 1 drivers
v0x6000011a93b0_13 .net v0x6000011a93b0 13, 31 0, v0x6000011b6be0_0; 1 drivers
v0x6000011a93b0_14 .net v0x6000011a93b0 14, 31 0, v0x6000011b01b0_0; 1 drivers
v0x6000011a93b0_15 .net v0x6000011a93b0 15, 31 0, v0x6000011b1710_0; 1 drivers
v0x6000011a93b0_16 .net v0x6000011a93b0 16, 31 0, v0x6000011b2c70_0; 1 drivers
v0x6000011a93b0_17 .net v0x6000011a93b0 17, 31 0, v0x6000011ac240_0; 1 drivers
v0x6000011a93b0_18 .net v0x6000011a93b0 18, 31 0, v0x6000011ad7a0_0; 1 drivers
v0x6000011a93b0_19 .net v0x6000011a93b0 19, 31 0, v0x6000011aed00_0; 1 drivers
v0x6000011a9440_0 .net "result_data", 127 0, L_0x600001384a00;  alias, 1 drivers
L_0x1400da888 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000011a94d0_0 .net "result_ready", 0 0, L_0x1400da888;  1 drivers
v0x6000011a9560_0 .net "result_valid", 0 0, L_0x600000986a00;  alias, 1 drivers
v0x6000011a95f0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011a9680_0 .net "skew_enable", 0 0, L_0x6000009868b0;  1 drivers
v0x6000011a9710 .array "skew_input", 3 0;
v0x6000011a9710_0 .net v0x6000011a9710 0, 7 0, L_0x60000138c320; 1 drivers
v0x6000011a9710_1 .net v0x6000011a9710 1, 7 0, L_0x60000138c460; 1 drivers
v0x6000011a9710_2 .net v0x6000011a9710 2, 7 0, L_0x60000138c5a0; 1 drivers
v0x6000011a9710_3 .net v0x6000011a9710 3, 7 0, L_0x60000138c6e0; 1 drivers
v0x6000011a97a0 .array "skew_output", 3 0;
v0x6000011a97a0_0 .net v0x6000011a97a0 0, 7 0, v0x6000010417a0_0; 1 drivers
v0x6000011a97a0_1 .net v0x6000011a97a0 1, 7 0, v0x600001041a70_0; 1 drivers
v0x6000011a97a0_2 .net v0x6000011a97a0 2, 7 0, v0x600001041d40_0; 1 drivers
v0x6000011a97a0_3 .net v0x6000011a97a0 3, 7 0, v0x600001042010_0; 1 drivers
v0x6000011a9830_0 .net "start", 0 0, v0x6000011a21c0_0;  1 drivers
v0x6000011a98c0_0 .var "state", 2 0;
v0x6000011a9950_0 .var "state_next", 2 0;
v0x6000011a99e0_0 .net "weight_load_col", 1 0, v0x6000011a3690_0;  1 drivers
v0x6000011a9a70_0 .net "weight_load_data", 31 0, L_0x6000013852c0;  1 drivers
v0x6000011a9b00_0 .net "weight_load_en", 0 0, v0x6000011a3720_0;  1 drivers
E_0x6000038e8b80/0 .event anyedge, v0x6000011a98c0_0, v0x6000011a8fc0_0, v0x6000011a9830_0, v0x6000011a9b00_0;
E_0x6000038e8b80/1 .event anyedge, v0x6000011a8e10_0, v0x6000011a9200_0;
E_0x6000038e8b80 .event/or E_0x6000038e8b80/0, E_0x6000038e8b80/1;
L_0x60000138c280 .part v0x6000011a7ba0_0, 0, 8;
L_0x1400d87e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000138c320 .functor MUXZ 8, L_0x1400d87e8, L_0x60000138c280, v0x6000011a7cc0_0, C4<>;
L_0x60000138c3c0 .part v0x6000011a7ba0_0, 8, 8;
L_0x1400d8830 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000138c460 .functor MUXZ 8, L_0x1400d8830, L_0x60000138c3c0, v0x6000011a7cc0_0, C4<>;
L_0x60000138c500 .part v0x6000011a7ba0_0, 16, 8;
L_0x1400d8878 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000138c5a0 .functor MUXZ 8, L_0x1400d8878, L_0x60000138c500, v0x6000011a7cc0_0, C4<>;
L_0x60000138c640 .part v0x6000011a7ba0_0, 24, 8;
L_0x1400d88c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x60000138c6e0 .functor MUXZ 8, L_0x1400d88c0, L_0x60000138c640, v0x6000011a7cc0_0, C4<>;
L_0x60000138c8c0 .part L_0x6000013852c0, 0, 8;
L_0x60000138d0e0 .part L_0x6000013852c0, 0, 8;
L_0x60000138d900 .part L_0x6000013852c0, 0, 8;
L_0x60000138e120 .part L_0x6000013852c0, 0, 8;
L_0x60000138e940 .part L_0x6000013852c0, 8, 8;
L_0x60000138f160 .part L_0x6000013852c0, 8, 8;
L_0x60000138f980 .part L_0x6000013852c0, 8, 8;
L_0x6000013881e0 .part L_0x6000013852c0, 8, 8;
L_0x600001388a00 .part L_0x6000013852c0, 16, 8;
L_0x600001389220 .part L_0x6000013852c0, 16, 8;
L_0x600001389a40 .part L_0x6000013852c0, 16, 8;
L_0x60000138a300 .part L_0x6000013852c0, 16, 8;
L_0x60000138ab20 .part L_0x6000013852c0, 24, 8;
L_0x60000138b2a0 .part L_0x6000013852c0, 24, 8;
L_0x60000138bac0 .part L_0x6000013852c0, 24, 8;
L_0x600001384320 .part L_0x6000013852c0, 24, 8;
L_0x600001384a00 .concat8 [ 32 32 32 32], L_0x600000986530, L_0x6000009865a0, L_0x600000986610, L_0x600000986680;
L_0x600001384aa0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da528;
L_0x600001384b40 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da570;
L_0x600001384be0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da5b8;
L_0x600001384c80 .reduce/nor v0x6000011a3720_0;
L_0x600001384d20 .cmp/ne 3, v0x6000011a98c0_0, L_0x1400da600;
L_0x600001384dc0 .cmp/ne 3, v0x6000011a98c0_0, L_0x1400da648;
L_0x600001384e60 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da690;
L_0x600001384f00 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da6d8;
L_0x600001384fa0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da768;
L_0x600001385040 .cmp/ge 16, v0x6000011a8fc0_0, L_0x1400da720;
L_0x6000013850e0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400da7b0;
L_0x600001385180 .arith/sum 32, L_0x1400dc028, L_0x1400da7f8;
L_0x600001385220 .cmp/gt 32, L_0x600001385180, L_0x6000013850e0;
S_0x138ff0160 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 9 248, 9 248 0, S_0x138fc9750;
 .timescale 0 0;
P_0x600000cd4780 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000110>;
P_0x600000cd47c0 .param/l "col" 1 9 248, +C4<00>;
L_0x6000009861b0 .functor BUFZ 32, v0x6000011b2c70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff02d0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138ff0160;
 .timescale 0 0;
v0x600001041440 .array "delay_stages", 5 0, 31 0;
v0x6000010414d0_0 .var/i "i", 31 0;
S_0x138ff0440 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 9 248, 9 248 0, S_0x138fc9750;
 .timescale 0 0;
P_0x600000cd4800 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000100>;
P_0x600000cd4840 .param/l "col" 1 9 248, +C4<01>;
L_0x600000986290 .functor BUFZ 32, v0x6000011ac240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff05b0 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138ff0440;
 .timescale 0 0;
v0x600001041560 .array "delay_stages", 3 0, 31 0;
v0x6000010415f0_0 .var/i "i", 31 0;
S_0x138ff0720 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 9 248, 9 248 0, S_0x138fc9750;
 .timescale 0 0;
P_0x600000cd4880 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000010>;
P_0x600000cd48c0 .param/l "col" 1 9 248, +C4<010>;
L_0x600000986370 .functor BUFZ 32, v0x6000011ad7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff0890 .scope generate, "col_with_delay" "col_with_delay" 9 253, 9 253 0, S_0x138ff0720;
 .timescale 0 0;
v0x600001041680 .array "delay_stages", 1 0, 31 0;
v0x600001041710_0 .var/i "i", 31 0;
S_0x138ff0a00 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 9 248, 9 248 0, S_0x138fc9750;
 .timescale 0 0;
P_0x600000cd4900 .param/l "NUM_STAGES" 1 9 251, +C4<00000000000000000000000000000000>;
P_0x600000cd4940 .param/l "col" 1 9 248, +C4<011>;
L_0x600000986450 .functor BUFZ 32, v0x6000011aed00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff0b70 .scope generate, "col_no_delay" "col_no_delay" 9 253, 9 253 0, S_0x138ff0a00;
 .timescale 0 0;
L_0x6000009864c0 .functor BUFZ 32, L_0x600000986450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x138ff0ce0 .scope generate, "gen_skew[0]" "gen_skew[0]" 9 142, 9 142 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e8e00 .param/l "row" 1 9 142, +C4<00>;
v0x600001041830_0 .net *"_ivl_1", 7 0, L_0x60000138c280;  1 drivers
v0x6000010418c0_0 .net/2u *"_ivl_2", 7 0, L_0x1400d87e8;  1 drivers
S_0x138ff0e50 .scope generate, "row0_skew" "row0_skew" 9 146, 9 146 0, S_0x138ff0ce0;
 .timescale 0 0;
v0x6000010417a0_0 .var "out_reg", 7 0;
S_0x138ff0fc0 .scope generate, "gen_skew[1]" "gen_skew[1]" 9 142, 9 142 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e8e80 .param/l "row" 1 9 142, +C4<01>;
v0x600001041b00_0 .net *"_ivl_1", 7 0, L_0x60000138c3c0;  1 drivers
v0x600001041b90_0 .net/2u *"_ivl_2", 7 0, L_0x1400d8830;  1 drivers
S_0x138fef900 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138ff0fc0;
 .timescale 0 0;
v0x600001041950 .array "delay_stages", 0 0, 7 0;
v0x6000010419e0_0 .var/i "i", 31 0;
v0x600001041a70_0 .var "out_reg", 7 0;
S_0x138fefa70 .scope generate, "gen_skew[2]" "gen_skew[2]" 9 142, 9 142 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e8f00 .param/l "row" 1 9 142, +C4<010>;
v0x600001041dd0_0 .net *"_ivl_1", 7 0, L_0x60000138c500;  1 drivers
v0x600001041e60_0 .net/2u *"_ivl_2", 7 0, L_0x1400d8878;  1 drivers
S_0x138fefbe0 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fefa70;
 .timescale 0 0;
v0x600001041c20 .array "delay_stages", 1 0, 7 0;
v0x600001041cb0_0 .var/i "i", 31 0;
v0x600001041d40_0 .var "out_reg", 7 0;
S_0x138fed2b0 .scope generate, "gen_skew[3]" "gen_skew[3]" 9 142, 9 142 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e8f80 .param/l "row" 1 9 142, +C4<011>;
v0x6000010420a0_0 .net *"_ivl_1", 7 0, L_0x60000138c640;  1 drivers
v0x600001042130_0 .net/2u *"_ivl_2", 7 0, L_0x1400d88c0;  1 drivers
S_0x138fed420 .scope generate, "rowN_skew" "rowN_skew" 9 146, 9 146 0, S_0x138fed2b0;
 .timescale 0 0;
v0x600001041ef0 .array "delay_stages", 2 0, 7 0;
v0x600001041f80_0 .var/i "i", 31 0;
v0x600001042010_0 .var "out_reg", 7 0;
S_0x138fed590 .scope generate, "pe_row[0]" "pe_row[0]" 9 213, 9 213 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e8dc0 .param/l "row" 1 9 213, +C4<00>;
S_0x138feac60 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fed590;
 .timescale 0 0;
P_0x6000038e9040 .param/l "col" 1 9 214, +C4<00>;
L_0x60000098b020 .functor AND 1, v0x6000011a3720_0, L_0x60000138c820, C4<1>, C4<1>;
L_0x60000098b090 .functor AND 1, L_0x60000138ca00, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x60000098b100 .functor OR 1, L_0x60000138c960, L_0x60000098b090, C4<0>, C4<0>;
L_0x60000098b170 .functor AND 1, L_0x1400da840, L_0x60000098b100, C4<1>, C4<1>;
L_0x60000098b1e0 .functor AND 1, L_0x60000098b170, L_0x60000138cb40, C4<1>, C4<1>;
v0x600001042d00_0 .net *"_ivl_0", 2 0, L_0x60000138c780;  1 drivers
L_0x1400d8ab8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600001042d90_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8ab8;  1 drivers
v0x600001042e20_0 .net *"_ivl_13", 0 0, L_0x60000138c960;  1 drivers
L_0x1400d8b00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001042eb0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8b00;  1 drivers
v0x600001042f40_0 .net *"_ivl_17", 0 0, L_0x60000138ca00;  1 drivers
v0x600001042fd0_0 .net *"_ivl_20", 0 0, L_0x60000098b090;  1 drivers
v0x600001043060_0 .net *"_ivl_22", 0 0, L_0x60000098b100;  1 drivers
v0x6000010430f0_0 .net *"_ivl_24", 0 0, L_0x60000098b170;  1 drivers
v0x600001043180_0 .net *"_ivl_25", 31 0, L_0x60000138caa0;  1 drivers
L_0x1400d8b48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600001043210_0 .net *"_ivl_28", 15 0, L_0x1400d8b48;  1 drivers
L_0x1400d8b90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000010432a0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8b90;  1 drivers
L_0x1400d8a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600001043330_0 .net *"_ivl_3", 0 0, L_0x1400d8a28;  1 drivers
v0x6000010433c0_0 .net *"_ivl_31", 0 0, L_0x60000138cb40;  1 drivers
L_0x1400d8a70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600001043450_0 .net/2u *"_ivl_4", 2 0, L_0x1400d8a70;  1 drivers
v0x6000010434e0_0 .net *"_ivl_6", 0 0, L_0x60000138c820;  1 drivers
v0x600001043570_0 .net "do_clear", 0 0, L_0x60000098b1e0;  1 drivers
v0x600001043600_0 .net "load_weight", 0 0, L_0x60000098b020;  1 drivers
v0x600001043690_0 .net "weight_in", 7 0, L_0x60000138c8c0;  1 drivers
L_0x60000138c780 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d8a28;
L_0x60000138c820 .cmp/eq 3, L_0x60000138c780, L_0x1400d8a70;
L_0x60000138c960 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8ab8;
L_0x60000138ca00 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8b00;
L_0x60000138caa0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d8b48;
L_0x60000138cb40 .cmp/eq 32, L_0x60000138caa0, L_0x1400d8b90;
S_0x138feadd0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138feac60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4a00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4a40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000010421c0_0 .net *"_ivl_11", 0 0, L_0x60000138cdc0;  1 drivers
v0x600001042250_0 .net *"_ivl_12", 15 0, L_0x60000138ce60;  1 drivers
v0x6000010422e0_0 .net/s *"_ivl_4", 15 0, L_0x60000138cbe0;  1 drivers
v0x600001042370_0 .net/s *"_ivl_6", 15 0, L_0x60000138cc80;  1 drivers
v0x600001042400_0 .net/s "a_signed", 7 0, v0x6000010425b0_0;  1 drivers
v0x600001042490_0 .net "act_in", 7 0, L_0x60000098ae60;  alias, 1 drivers
v0x600001042520_0 .var "act_out", 7 0;
v0x6000010425b0_0 .var "act_reg", 7 0;
v0x600001042640_0 .net "clear_acc", 0 0, L_0x60000098b1e0;  alias, 1 drivers
v0x6000010426d0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001042760_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000010427f0_0 .net "load_weight", 0 0, L_0x60000098b020;  alias, 1 drivers
v0x600001042880_0 .net/s "product", 15 0, L_0x60000138cd20;  1 drivers
v0x600001042910_0 .net/s "product_ext", 31 0, L_0x60000138cf00;  1 drivers
v0x6000010429a0_0 .net "psum_in", 31 0, L_0x1400d8908;  alias, 1 drivers
v0x600001042a30_0 .var "psum_out", 31 0;
v0x600001042ac0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x600001042b50_0 .net/s "w_signed", 7 0, v0x600001042c70_0;  1 drivers
v0x600001042be0_0 .net "weight_in", 7 0, L_0x60000138c8c0;  alias, 1 drivers
v0x600001042c70_0 .var "weight_reg", 7 0;
L_0x60000138cbe0 .extend/s 16, v0x6000010425b0_0;
L_0x60000138cc80 .extend/s 16, v0x600001042c70_0;
L_0x60000138cd20 .arith/mult 16, L_0x60000138cbe0, L_0x60000138cc80;
L_0x60000138cdc0 .part L_0x60000138cd20, 15, 1;
LS_0x60000138ce60_0_0 .concat [ 1 1 1 1], L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0;
LS_0x60000138ce60_0_4 .concat [ 1 1 1 1], L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0;
LS_0x60000138ce60_0_8 .concat [ 1 1 1 1], L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0;
LS_0x60000138ce60_0_12 .concat [ 1 1 1 1], L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0, L_0x60000138cdc0;
L_0x60000138ce60 .concat [ 4 4 4 4], LS_0x60000138ce60_0_0, LS_0x60000138ce60_0_4, LS_0x60000138ce60_0_8, LS_0x60000138ce60_0_12;
L_0x60000138cf00 .concat [ 16 16 0 0], L_0x60000138cd20, L_0x60000138ce60;
S_0x138feaf40 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fed590;
 .timescale 0 0;
P_0x6000038e9140 .param/l "col" 1 9 214, +C4<01>;
L_0x60000098b330 .functor AND 1, v0x6000011a3720_0, L_0x60000138d040, C4<1>, C4<1>;
L_0x60000098b3a0 .functor AND 1, L_0x60000138d220, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x60000098b410 .functor OR 1, L_0x60000138d180, L_0x60000098b3a0, C4<0>, C4<0>;
L_0x60000098b480 .functor AND 1, L_0x1400da840, L_0x60000098b410, C4<1>, C4<1>;
L_0x60000098b4f0 .functor AND 1, L_0x60000098b480, L_0x60000138d360, C4<1>, C4<1>;
v0x6000011bc2d0_0 .net *"_ivl_0", 2 0, L_0x60000138cfa0;  1 drivers
L_0x1400d8c68 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011bc360_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8c68;  1 drivers
v0x6000011bc3f0_0 .net *"_ivl_13", 0 0, L_0x60000138d180;  1 drivers
L_0x1400d8cb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011bc480_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8cb0;  1 drivers
v0x6000011bc510_0 .net *"_ivl_17", 0 0, L_0x60000138d220;  1 drivers
v0x6000011bc5a0_0 .net *"_ivl_20", 0 0, L_0x60000098b3a0;  1 drivers
v0x6000011bc630_0 .net *"_ivl_22", 0 0, L_0x60000098b410;  1 drivers
v0x6000011bc6c0_0 .net *"_ivl_24", 0 0, L_0x60000098b480;  1 drivers
v0x6000011bc750_0 .net *"_ivl_25", 31 0, L_0x60000138d2c0;  1 drivers
L_0x1400d8cf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bc7e0_0 .net *"_ivl_28", 15 0, L_0x1400d8cf8;  1 drivers
L_0x1400d8d40 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bc870_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8d40;  1 drivers
L_0x1400d8bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011bc900_0 .net *"_ivl_3", 0 0, L_0x1400d8bd8;  1 drivers
v0x6000011bc990_0 .net *"_ivl_31", 0 0, L_0x60000138d360;  1 drivers
L_0x1400d8c20 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011bca20_0 .net/2u *"_ivl_4", 2 0, L_0x1400d8c20;  1 drivers
v0x6000011bcab0_0 .net *"_ivl_6", 0 0, L_0x60000138d040;  1 drivers
v0x6000011bcb40_0 .net "do_clear", 0 0, L_0x60000098b4f0;  1 drivers
v0x6000011bcbd0_0 .net "load_weight", 0 0, L_0x60000098b330;  1 drivers
v0x6000011bcc60_0 .net "weight_in", 7 0, L_0x60000138d0e0;  1 drivers
L_0x60000138cfa0 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d8bd8;
L_0x60000138d040 .cmp/eq 3, L_0x60000138cfa0, L_0x1400d8c20;
L_0x60000138d180 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8c68;
L_0x60000138d220 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8cb0;
L_0x60000138d2c0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d8cf8;
L_0x60000138d360 .cmp/eq 32, L_0x60000138d2c0, L_0x1400d8d40;
S_0x138fe8610 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138feaf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4a80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4ac0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x600001043720_0 .net *"_ivl_11", 0 0, L_0x60000138d5e0;  1 drivers
v0x6000010437b0_0 .net *"_ivl_12", 15 0, L_0x60000138d680;  1 drivers
v0x600001043840_0 .net/s *"_ivl_4", 15 0, L_0x60000138d400;  1 drivers
v0x6000010438d0_0 .net/s *"_ivl_6", 15 0, L_0x60000138d4a0;  1 drivers
v0x600001043960_0 .net/s "a_signed", 7 0, v0x600001043b10_0;  1 drivers
v0x6000010439f0_0 .net "act_in", 7 0, v0x600001042520_0;  alias, 1 drivers
v0x600001043a80_0 .var "act_out", 7 0;
v0x600001043b10_0 .var "act_reg", 7 0;
v0x600001043ba0_0 .net "clear_acc", 0 0, L_0x60000098b4f0;  alias, 1 drivers
v0x600001043c30_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x600001043cc0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x600001043d50_0 .net "load_weight", 0 0, L_0x60000098b330;  alias, 1 drivers
v0x600001043de0_0 .net/s "product", 15 0, L_0x60000138d540;  1 drivers
v0x600001043e70_0 .net/s "product_ext", 31 0, L_0x60000138d720;  1 drivers
v0x600001043f00_0 .net "psum_in", 31 0, L_0x1400d8950;  alias, 1 drivers
v0x6000011bc000_0 .var "psum_out", 31 0;
v0x6000011bc090_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011bc120_0 .net/s "w_signed", 7 0, v0x6000011bc240_0;  1 drivers
v0x6000011bc1b0_0 .net "weight_in", 7 0, L_0x60000138d0e0;  alias, 1 drivers
v0x6000011bc240_0 .var "weight_reg", 7 0;
L_0x60000138d400 .extend/s 16, v0x600001043b10_0;
L_0x60000138d4a0 .extend/s 16, v0x6000011bc240_0;
L_0x60000138d540 .arith/mult 16, L_0x60000138d400, L_0x60000138d4a0;
L_0x60000138d5e0 .part L_0x60000138d540, 15, 1;
LS_0x60000138d680_0_0 .concat [ 1 1 1 1], L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0;
LS_0x60000138d680_0_4 .concat [ 1 1 1 1], L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0;
LS_0x60000138d680_0_8 .concat [ 1 1 1 1], L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0;
LS_0x60000138d680_0_12 .concat [ 1 1 1 1], L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0, L_0x60000138d5e0;
L_0x60000138d680 .concat [ 4 4 4 4], LS_0x60000138d680_0_0, LS_0x60000138d680_0_4, LS_0x60000138d680_0_8, LS_0x60000138d680_0_12;
L_0x60000138d720 .concat [ 16 16 0 0], L_0x60000138d540, L_0x60000138d680;
S_0x138fe8780 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fed590;
 .timescale 0 0;
P_0x6000038e9240 .param/l "col" 1 9 214, +C4<010>;
L_0x60000098b640 .functor AND 1, v0x6000011a3720_0, L_0x60000138d860, C4<1>, C4<1>;
L_0x60000098b6b0 .functor AND 1, L_0x60000138da40, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x60000098b720 .functor OR 1, L_0x60000138d9a0, L_0x60000098b6b0, C4<0>, C4<0>;
L_0x60000098b790 .functor AND 1, L_0x1400da840, L_0x60000098b720, C4<1>, C4<1>;
L_0x60000098b800 .functor AND 1, L_0x60000098b790, L_0x60000138db80, C4<1>, C4<1>;
v0x6000011bd830_0 .net *"_ivl_0", 3 0, L_0x60000138d7c0;  1 drivers
L_0x1400d8e18 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011bd8c0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8e18;  1 drivers
v0x6000011bd950_0 .net *"_ivl_13", 0 0, L_0x60000138d9a0;  1 drivers
L_0x1400d8e60 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011bd9e0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d8e60;  1 drivers
v0x6000011bda70_0 .net *"_ivl_17", 0 0, L_0x60000138da40;  1 drivers
v0x6000011bdb00_0 .net *"_ivl_20", 0 0, L_0x60000098b6b0;  1 drivers
v0x6000011bdb90_0 .net *"_ivl_22", 0 0, L_0x60000098b720;  1 drivers
v0x6000011bdc20_0 .net *"_ivl_24", 0 0, L_0x60000098b790;  1 drivers
v0x6000011bdcb0_0 .net *"_ivl_25", 31 0, L_0x60000138dae0;  1 drivers
L_0x1400d8ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bdd40_0 .net *"_ivl_28", 15 0, L_0x1400d8ea8;  1 drivers
L_0x1400d8ef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bddd0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d8ef0;  1 drivers
L_0x1400d8d88 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011bde60_0 .net *"_ivl_3", 1 0, L_0x1400d8d88;  1 drivers
v0x6000011bdef0_0 .net *"_ivl_31", 0 0, L_0x60000138db80;  1 drivers
L_0x1400d8dd0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000011bdf80_0 .net/2u *"_ivl_4", 3 0, L_0x1400d8dd0;  1 drivers
v0x6000011be010_0 .net *"_ivl_6", 0 0, L_0x60000138d860;  1 drivers
v0x6000011be0a0_0 .net "do_clear", 0 0, L_0x60000098b800;  1 drivers
v0x6000011be130_0 .net "load_weight", 0 0, L_0x60000098b640;  1 drivers
v0x6000011be1c0_0 .net "weight_in", 7 0, L_0x60000138d900;  1 drivers
L_0x60000138d7c0 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d8d88;
L_0x60000138d860 .cmp/eq 4, L_0x60000138d7c0, L_0x1400d8dd0;
L_0x60000138d9a0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8e18;
L_0x60000138da40 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8e60;
L_0x60000138dae0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d8ea8;
L_0x60000138db80 .cmp/eq 32, L_0x60000138dae0, L_0x1400d8ef0;
S_0x138fe88f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe8780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4b00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4b40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011bccf0_0 .net *"_ivl_11", 0 0, L_0x60000138de00;  1 drivers
v0x6000011bcd80_0 .net *"_ivl_12", 15 0, L_0x60000138dea0;  1 drivers
v0x6000011bce10_0 .net/s *"_ivl_4", 15 0, L_0x60000138dc20;  1 drivers
v0x6000011bcea0_0 .net/s *"_ivl_6", 15 0, L_0x60000138dcc0;  1 drivers
v0x6000011bcf30_0 .net/s "a_signed", 7 0, v0x6000011bd0e0_0;  1 drivers
v0x6000011bcfc0_0 .net "act_in", 7 0, v0x600001043a80_0;  alias, 1 drivers
v0x6000011bd050_0 .var "act_out", 7 0;
v0x6000011bd0e0_0 .var "act_reg", 7 0;
v0x6000011bd170_0 .net "clear_acc", 0 0, L_0x60000098b800;  alias, 1 drivers
v0x6000011bd200_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011bd290_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011bd320_0 .net "load_weight", 0 0, L_0x60000098b640;  alias, 1 drivers
v0x6000011bd3b0_0 .net/s "product", 15 0, L_0x60000138dd60;  1 drivers
v0x6000011bd440_0 .net/s "product_ext", 31 0, L_0x60000138df40;  1 drivers
v0x6000011bd4d0_0 .net "psum_in", 31 0, L_0x1400d8998;  alias, 1 drivers
v0x6000011bd560_0 .var "psum_out", 31 0;
v0x6000011bd5f0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011bd680_0 .net/s "w_signed", 7 0, v0x6000011bd7a0_0;  1 drivers
v0x6000011bd710_0 .net "weight_in", 7 0, L_0x60000138d900;  alias, 1 drivers
v0x6000011bd7a0_0 .var "weight_reg", 7 0;
L_0x60000138dc20 .extend/s 16, v0x6000011bd0e0_0;
L_0x60000138dcc0 .extend/s 16, v0x6000011bd7a0_0;
L_0x60000138dd60 .arith/mult 16, L_0x60000138dc20, L_0x60000138dcc0;
L_0x60000138de00 .part L_0x60000138dd60, 15, 1;
LS_0x60000138dea0_0_0 .concat [ 1 1 1 1], L_0x60000138de00, L_0x60000138de00, L_0x60000138de00, L_0x60000138de00;
LS_0x60000138dea0_0_4 .concat [ 1 1 1 1], L_0x60000138de00, L_0x60000138de00, L_0x60000138de00, L_0x60000138de00;
LS_0x60000138dea0_0_8 .concat [ 1 1 1 1], L_0x60000138de00, L_0x60000138de00, L_0x60000138de00, L_0x60000138de00;
LS_0x60000138dea0_0_12 .concat [ 1 1 1 1], L_0x60000138de00, L_0x60000138de00, L_0x60000138de00, L_0x60000138de00;
L_0x60000138dea0 .concat [ 4 4 4 4], LS_0x60000138dea0_0_0, LS_0x60000138dea0_0_4, LS_0x60000138dea0_0_8, LS_0x60000138dea0_0_12;
L_0x60000138df40 .concat [ 16 16 0 0], L_0x60000138dd60, L_0x60000138dea0;
S_0x138fe5fc0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fed590;
 .timescale 0 0;
P_0x6000038e9380 .param/l "col" 1 9 214, +C4<011>;
L_0x60000098b950 .functor AND 1, v0x6000011a3720_0, L_0x60000138e080, C4<1>, C4<1>;
L_0x60000098b9c0 .functor AND 1, L_0x60000138e260, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x60000098ba30 .functor OR 1, L_0x60000138e1c0, L_0x60000098b9c0, C4<0>, C4<0>;
L_0x60000098baa0 .functor AND 1, L_0x1400da840, L_0x60000098ba30, C4<1>, C4<1>;
L_0x60000098bb10 .functor AND 1, L_0x60000098baa0, L_0x60000138e3a0, C4<1>, C4<1>;
v0x6000011bed90_0 .net *"_ivl_0", 3 0, L_0x60000138dfe0;  1 drivers
L_0x1400d8fc8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011bee20_0 .net/2u *"_ivl_11", 2 0, L_0x1400d8fc8;  1 drivers
v0x6000011beeb0_0 .net *"_ivl_13", 0 0, L_0x60000138e1c0;  1 drivers
L_0x1400d9010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011bef40_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9010;  1 drivers
v0x6000011befd0_0 .net *"_ivl_17", 0 0, L_0x60000138e260;  1 drivers
v0x6000011bf060_0 .net *"_ivl_20", 0 0, L_0x60000098b9c0;  1 drivers
v0x6000011bf0f0_0 .net *"_ivl_22", 0 0, L_0x60000098ba30;  1 drivers
v0x6000011bf180_0 .net *"_ivl_24", 0 0, L_0x60000098baa0;  1 drivers
v0x6000011bf210_0 .net *"_ivl_25", 31 0, L_0x60000138e300;  1 drivers
L_0x1400d9058 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bf2a0_0 .net *"_ivl_28", 15 0, L_0x1400d9058;  1 drivers
L_0x1400d90a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bf330_0 .net/2u *"_ivl_29", 31 0, L_0x1400d90a0;  1 drivers
L_0x1400d8f38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011bf3c0_0 .net *"_ivl_3", 1 0, L_0x1400d8f38;  1 drivers
v0x6000011bf450_0 .net *"_ivl_31", 0 0, L_0x60000138e3a0;  1 drivers
L_0x1400d8f80 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011bf4e0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d8f80;  1 drivers
v0x6000011bf570_0 .net *"_ivl_6", 0 0, L_0x60000138e080;  1 drivers
v0x6000011bf600_0 .net "do_clear", 0 0, L_0x60000098bb10;  1 drivers
v0x6000011bf690_0 .net "load_weight", 0 0, L_0x60000098b950;  1 drivers
v0x6000011bf720_0 .net "weight_in", 7 0, L_0x60000138e120;  1 drivers
L_0x60000138dfe0 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d8f38;
L_0x60000138e080 .cmp/eq 4, L_0x60000138dfe0, L_0x1400d8f80;
L_0x60000138e1c0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d8fc8;
L_0x60000138e260 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9010;
L_0x60000138e300 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9058;
L_0x60000138e3a0 .cmp/eq 32, L_0x60000138e300, L_0x1400d90a0;
S_0x138fe6130 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe5fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4b80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4bc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011be250_0 .net *"_ivl_11", 0 0, L_0x60000138e620;  1 drivers
v0x6000011be2e0_0 .net *"_ivl_12", 15 0, L_0x60000138e6c0;  1 drivers
v0x6000011be370_0 .net/s *"_ivl_4", 15 0, L_0x60000138e440;  1 drivers
v0x6000011be400_0 .net/s *"_ivl_6", 15 0, L_0x60000138e4e0;  1 drivers
v0x6000011be490_0 .net/s "a_signed", 7 0, v0x6000011be640_0;  1 drivers
v0x6000011be520_0 .net "act_in", 7 0, v0x6000011bd050_0;  alias, 1 drivers
v0x6000011be5b0_0 .var "act_out", 7 0;
v0x6000011be640_0 .var "act_reg", 7 0;
v0x6000011be6d0_0 .net "clear_acc", 0 0, L_0x60000098bb10;  alias, 1 drivers
v0x6000011be760_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011be7f0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011be880_0 .net "load_weight", 0 0, L_0x60000098b950;  alias, 1 drivers
v0x6000011be910_0 .net/s "product", 15 0, L_0x60000138e580;  1 drivers
v0x6000011be9a0_0 .net/s "product_ext", 31 0, L_0x60000138e760;  1 drivers
v0x6000011bea30_0 .net "psum_in", 31 0, L_0x1400d89e0;  alias, 1 drivers
v0x6000011beac0_0 .var "psum_out", 31 0;
v0x6000011beb50_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011bebe0_0 .net/s "w_signed", 7 0, v0x6000011bed00_0;  1 drivers
v0x6000011bec70_0 .net "weight_in", 7 0, L_0x60000138e120;  alias, 1 drivers
v0x6000011bed00_0 .var "weight_reg", 7 0;
L_0x60000138e440 .extend/s 16, v0x6000011be640_0;
L_0x60000138e4e0 .extend/s 16, v0x6000011bed00_0;
L_0x60000138e580 .arith/mult 16, L_0x60000138e440, L_0x60000138e4e0;
L_0x60000138e620 .part L_0x60000138e580, 15, 1;
LS_0x60000138e6c0_0_0 .concat [ 1 1 1 1], L_0x60000138e620, L_0x60000138e620, L_0x60000138e620, L_0x60000138e620;
LS_0x60000138e6c0_0_4 .concat [ 1 1 1 1], L_0x60000138e620, L_0x60000138e620, L_0x60000138e620, L_0x60000138e620;
LS_0x60000138e6c0_0_8 .concat [ 1 1 1 1], L_0x60000138e620, L_0x60000138e620, L_0x60000138e620, L_0x60000138e620;
LS_0x60000138e6c0_0_12 .concat [ 1 1 1 1], L_0x60000138e620, L_0x60000138e620, L_0x60000138e620, L_0x60000138e620;
L_0x60000138e6c0 .concat [ 4 4 4 4], LS_0x60000138e6c0_0_0, LS_0x60000138e6c0_0_4, LS_0x60000138e6c0_0_8, LS_0x60000138e6c0_0_12;
L_0x60000138e760 .concat [ 16 16 0 0], L_0x60000138e580, L_0x60000138e6c0;
S_0x138fe62a0 .scope generate, "pe_row[1]" "pe_row[1]" 9 213, 9 213 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e9480 .param/l "row" 1 9 213, +C4<01>;
S_0x138fe3970 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fe62a0;
 .timescale 0 0;
P_0x6000038e9500 .param/l "col" 1 9 214, +C4<00>;
L_0x60000098bc60 .functor AND 1, v0x6000011a3720_0, L_0x60000138e8a0, C4<1>, C4<1>;
L_0x60000098bd40 .functor AND 1, L_0x60000138ea80, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x60000098bdb0 .functor OR 1, L_0x60000138e9e0, L_0x60000098bd40, C4<0>, C4<0>;
L_0x60000098be20 .functor AND 1, L_0x1400da840, L_0x60000098bdb0, C4<1>, C4<1>;
L_0x60000098be90 .functor AND 1, L_0x60000098be20, L_0x60000138ebc0, C4<1>, C4<1>;
v0x6000011b8360_0 .net *"_ivl_0", 2 0, L_0x60000138e800;  1 drivers
L_0x1400d9178 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b83f0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9178;  1 drivers
v0x6000011b8480_0 .net *"_ivl_13", 0 0, L_0x60000138e9e0;  1 drivers
L_0x1400d91c0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b8510_0 .net/2u *"_ivl_15", 2 0, L_0x1400d91c0;  1 drivers
v0x6000011b85a0_0 .net *"_ivl_17", 0 0, L_0x60000138ea80;  1 drivers
v0x6000011b8630_0 .net *"_ivl_20", 0 0, L_0x60000098bd40;  1 drivers
v0x6000011b86c0_0 .net *"_ivl_22", 0 0, L_0x60000098bdb0;  1 drivers
v0x6000011b8750_0 .net *"_ivl_24", 0 0, L_0x60000098be20;  1 drivers
v0x6000011b87e0_0 .net *"_ivl_25", 31 0, L_0x60000138eb20;  1 drivers
L_0x1400d9208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b8870_0 .net *"_ivl_28", 15 0, L_0x1400d9208;  1 drivers
L_0x1400d9250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b8900_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9250;  1 drivers
L_0x1400d90e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011b8990_0 .net *"_ivl_3", 0 0, L_0x1400d90e8;  1 drivers
v0x6000011b8a20_0 .net *"_ivl_31", 0 0, L_0x60000138ebc0;  1 drivers
L_0x1400d9130 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b8ab0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d9130;  1 drivers
v0x6000011b8b40_0 .net *"_ivl_6", 0 0, L_0x60000138e8a0;  1 drivers
v0x6000011b8bd0_0 .net "do_clear", 0 0, L_0x60000098be90;  1 drivers
v0x6000011b8c60_0 .net "load_weight", 0 0, L_0x60000098bc60;  1 drivers
v0x6000011b8cf0_0 .net "weight_in", 7 0, L_0x60000138e940;  1 drivers
L_0x60000138e800 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d90e8;
L_0x60000138e8a0 .cmp/eq 3, L_0x60000138e800, L_0x1400d9130;
L_0x60000138e9e0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9178;
L_0x60000138ea80 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d91c0;
L_0x60000138eb20 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9208;
L_0x60000138ebc0 .cmp/eq 32, L_0x60000138eb20, L_0x1400d9250;
S_0x138fe3ae0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe3970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4c00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4c40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011bf7b0_0 .net *"_ivl_11", 0 0, L_0x60000138ee40;  1 drivers
v0x6000011bf840_0 .net *"_ivl_12", 15 0, L_0x60000138eee0;  1 drivers
v0x6000011bf8d0_0 .net/s *"_ivl_4", 15 0, L_0x60000138ec60;  1 drivers
v0x6000011bf960_0 .net/s *"_ivl_6", 15 0, L_0x60000138ed00;  1 drivers
v0x6000011bf9f0_0 .net/s "a_signed", 7 0, v0x6000011bfba0_0;  1 drivers
v0x6000011bfa80_0 .net "act_in", 7 0, L_0x60000098aed0;  alias, 1 drivers
v0x6000011bfb10_0 .var "act_out", 7 0;
v0x6000011bfba0_0 .var "act_reg", 7 0;
v0x6000011bfc30_0 .net "clear_acc", 0 0, L_0x60000098be90;  alias, 1 drivers
v0x6000011bfcc0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011bfd50_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011bfde0_0 .net "load_weight", 0 0, L_0x60000098bc60;  alias, 1 drivers
v0x6000011bfe70_0 .net/s "product", 15 0, L_0x60000138eda0;  1 drivers
v0x6000011bff00_0 .net/s "product_ext", 31 0, L_0x60000138ef80;  1 drivers
v0x6000011b8000_0 .net "psum_in", 31 0, v0x600001042a30_0;  alias, 1 drivers
v0x6000011b8090_0 .var "psum_out", 31 0;
v0x6000011b8120_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b81b0_0 .net/s "w_signed", 7 0, v0x6000011b82d0_0;  1 drivers
v0x6000011b8240_0 .net "weight_in", 7 0, L_0x60000138e940;  alias, 1 drivers
v0x6000011b82d0_0 .var "weight_reg", 7 0;
L_0x60000138ec60 .extend/s 16, v0x6000011bfba0_0;
L_0x60000138ed00 .extend/s 16, v0x6000011b82d0_0;
L_0x60000138eda0 .arith/mult 16, L_0x60000138ec60, L_0x60000138ed00;
L_0x60000138ee40 .part L_0x60000138eda0, 15, 1;
LS_0x60000138eee0_0_0 .concat [ 1 1 1 1], L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40;
LS_0x60000138eee0_0_4 .concat [ 1 1 1 1], L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40;
LS_0x60000138eee0_0_8 .concat [ 1 1 1 1], L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40;
LS_0x60000138eee0_0_12 .concat [ 1 1 1 1], L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40, L_0x60000138ee40;
L_0x60000138eee0 .concat [ 4 4 4 4], LS_0x60000138eee0_0_0, LS_0x60000138eee0_0_4, LS_0x60000138eee0_0_8, LS_0x60000138eee0_0_12;
L_0x60000138ef80 .concat [ 16 16 0 0], L_0x60000138eda0, L_0x60000138eee0;
S_0x138fe3c50 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fe62a0;
 .timescale 0 0;
P_0x6000038e9340 .param/l "col" 1 9 214, +C4<01>;
L_0x600000984000 .functor AND 1, v0x6000011a3720_0, L_0x60000138f0c0, C4<1>, C4<1>;
L_0x600000984070 .functor AND 1, L_0x60000138f2a0, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x6000009840e0 .functor OR 1, L_0x60000138f200, L_0x600000984070, C4<0>, C4<0>;
L_0x600000984150 .functor AND 1, L_0x1400da840, L_0x6000009840e0, C4<1>, C4<1>;
L_0x6000009841c0 .functor AND 1, L_0x600000984150, L_0x60000138f3e0, C4<1>, C4<1>;
v0x6000011b98c0_0 .net *"_ivl_0", 2 0, L_0x60000138f020;  1 drivers
L_0x1400d9328 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b9950_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9328;  1 drivers
v0x6000011b99e0_0 .net *"_ivl_13", 0 0, L_0x60000138f200;  1 drivers
L_0x1400d9370 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b9a70_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9370;  1 drivers
v0x6000011b9b00_0 .net *"_ivl_17", 0 0, L_0x60000138f2a0;  1 drivers
v0x6000011b9b90_0 .net *"_ivl_20", 0 0, L_0x600000984070;  1 drivers
v0x6000011b9c20_0 .net *"_ivl_22", 0 0, L_0x6000009840e0;  1 drivers
v0x6000011b9cb0_0 .net *"_ivl_24", 0 0, L_0x600000984150;  1 drivers
v0x6000011b9d40_0 .net *"_ivl_25", 31 0, L_0x60000138f340;  1 drivers
L_0x1400d93b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b9dd0_0 .net *"_ivl_28", 15 0, L_0x1400d93b8;  1 drivers
L_0x1400d9400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b9e60_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9400;  1 drivers
L_0x1400d9298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011b9ef0_0 .net *"_ivl_3", 0 0, L_0x1400d9298;  1 drivers
v0x6000011b9f80_0 .net *"_ivl_31", 0 0, L_0x60000138f3e0;  1 drivers
L_0x1400d92e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011ba010_0 .net/2u *"_ivl_4", 2 0, L_0x1400d92e0;  1 drivers
v0x6000011ba0a0_0 .net *"_ivl_6", 0 0, L_0x60000138f0c0;  1 drivers
v0x6000011ba130_0 .net "do_clear", 0 0, L_0x6000009841c0;  1 drivers
v0x6000011ba1c0_0 .net "load_weight", 0 0, L_0x600000984000;  1 drivers
v0x6000011ba250_0 .net "weight_in", 7 0, L_0x60000138f160;  1 drivers
L_0x60000138f020 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d9298;
L_0x60000138f0c0 .cmp/eq 3, L_0x60000138f020, L_0x1400d92e0;
L_0x60000138f200 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9328;
L_0x60000138f2a0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9370;
L_0x60000138f340 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d93b8;
L_0x60000138f3e0 .cmp/eq 32, L_0x60000138f340, L_0x1400d9400;
S_0x138fe1320 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe3c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4c80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4cc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b8d80_0 .net *"_ivl_11", 0 0, L_0x60000138f660;  1 drivers
v0x6000011b8e10_0 .net *"_ivl_12", 15 0, L_0x60000138f700;  1 drivers
v0x6000011b8ea0_0 .net/s *"_ivl_4", 15 0, L_0x60000138f480;  1 drivers
v0x6000011b8f30_0 .net/s *"_ivl_6", 15 0, L_0x60000138f520;  1 drivers
v0x6000011b8fc0_0 .net/s "a_signed", 7 0, v0x6000011b9170_0;  1 drivers
v0x6000011b9050_0 .net "act_in", 7 0, v0x6000011bfb10_0;  alias, 1 drivers
v0x6000011b90e0_0 .var "act_out", 7 0;
v0x6000011b9170_0 .var "act_reg", 7 0;
v0x6000011b9200_0 .net "clear_acc", 0 0, L_0x6000009841c0;  alias, 1 drivers
v0x6000011b9290_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b9320_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b93b0_0 .net "load_weight", 0 0, L_0x600000984000;  alias, 1 drivers
v0x6000011b9440_0 .net/s "product", 15 0, L_0x60000138f5c0;  1 drivers
v0x6000011b94d0_0 .net/s "product_ext", 31 0, L_0x60000138f7a0;  1 drivers
v0x6000011b9560_0 .net "psum_in", 31 0, v0x6000011bc000_0;  alias, 1 drivers
v0x6000011b95f0_0 .var "psum_out", 31 0;
v0x6000011b9680_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b9710_0 .net/s "w_signed", 7 0, v0x6000011b9830_0;  1 drivers
v0x6000011b97a0_0 .net "weight_in", 7 0, L_0x60000138f160;  alias, 1 drivers
v0x6000011b9830_0 .var "weight_reg", 7 0;
L_0x60000138f480 .extend/s 16, v0x6000011b9170_0;
L_0x60000138f520 .extend/s 16, v0x6000011b9830_0;
L_0x60000138f5c0 .arith/mult 16, L_0x60000138f480, L_0x60000138f520;
L_0x60000138f660 .part L_0x60000138f5c0, 15, 1;
LS_0x60000138f700_0_0 .concat [ 1 1 1 1], L_0x60000138f660, L_0x60000138f660, L_0x60000138f660, L_0x60000138f660;
LS_0x60000138f700_0_4 .concat [ 1 1 1 1], L_0x60000138f660, L_0x60000138f660, L_0x60000138f660, L_0x60000138f660;
LS_0x60000138f700_0_8 .concat [ 1 1 1 1], L_0x60000138f660, L_0x60000138f660, L_0x60000138f660, L_0x60000138f660;
LS_0x60000138f700_0_12 .concat [ 1 1 1 1], L_0x60000138f660, L_0x60000138f660, L_0x60000138f660, L_0x60000138f660;
L_0x60000138f700 .concat [ 4 4 4 4], LS_0x60000138f700_0_0, LS_0x60000138f700_0_4, LS_0x60000138f700_0_8, LS_0x60000138f700_0_12;
L_0x60000138f7a0 .concat [ 16 16 0 0], L_0x60000138f5c0, L_0x60000138f700;
S_0x138fe1490 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fe62a0;
 .timescale 0 0;
P_0x6000038e96c0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000984310 .functor AND 1, v0x6000011a3720_0, L_0x60000138f8e0, C4<1>, C4<1>;
L_0x600000984380 .functor AND 1, L_0x60000138fac0, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x6000009843f0 .functor OR 1, L_0x60000138fa20, L_0x600000984380, C4<0>, C4<0>;
L_0x600000984460 .functor AND 1, L_0x1400da840, L_0x6000009843f0, C4<1>, C4<1>;
L_0x6000009844d0 .functor AND 1, L_0x600000984460, L_0x60000138fc00, C4<1>, C4<1>;
v0x6000011bae20_0 .net *"_ivl_0", 3 0, L_0x60000138f840;  1 drivers
L_0x1400d94d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011baeb0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d94d8;  1 drivers
v0x6000011baf40_0 .net *"_ivl_13", 0 0, L_0x60000138fa20;  1 drivers
L_0x1400d9520 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011bafd0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9520;  1 drivers
v0x6000011bb060_0 .net *"_ivl_17", 0 0, L_0x60000138fac0;  1 drivers
v0x6000011bb0f0_0 .net *"_ivl_20", 0 0, L_0x600000984380;  1 drivers
v0x6000011bb180_0 .net *"_ivl_22", 0 0, L_0x6000009843f0;  1 drivers
v0x6000011bb210_0 .net *"_ivl_24", 0 0, L_0x600000984460;  1 drivers
v0x6000011bb2a0_0 .net *"_ivl_25", 31 0, L_0x60000138fb60;  1 drivers
L_0x1400d9568 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bb330_0 .net *"_ivl_28", 15 0, L_0x1400d9568;  1 drivers
L_0x1400d95b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011bb3c0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d95b0;  1 drivers
L_0x1400d9448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011bb450_0 .net *"_ivl_3", 1 0, L_0x1400d9448;  1 drivers
v0x6000011bb4e0_0 .net *"_ivl_31", 0 0, L_0x60000138fc00;  1 drivers
L_0x1400d9490 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000011bb570_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9490;  1 drivers
v0x6000011bb600_0 .net *"_ivl_6", 0 0, L_0x60000138f8e0;  1 drivers
v0x6000011bb690_0 .net "do_clear", 0 0, L_0x6000009844d0;  1 drivers
v0x6000011bb720_0 .net "load_weight", 0 0, L_0x600000984310;  1 drivers
v0x6000011bb7b0_0 .net "weight_in", 7 0, L_0x60000138f980;  1 drivers
L_0x60000138f840 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d9448;
L_0x60000138f8e0 .cmp/eq 4, L_0x60000138f840, L_0x1400d9490;
L_0x60000138fa20 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d94d8;
L_0x60000138fac0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9520;
L_0x60000138fb60 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9568;
L_0x60000138fc00 .cmp/eq 32, L_0x60000138fb60, L_0x1400d95b0;
S_0x138fe1600 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fe1490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4d80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4dc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011ba2e0_0 .net *"_ivl_11", 0 0, L_0x60000138fe80;  1 drivers
v0x6000011ba370_0 .net *"_ivl_12", 15 0, L_0x60000138ff20;  1 drivers
v0x6000011ba400_0 .net/s *"_ivl_4", 15 0, L_0x60000138fca0;  1 drivers
v0x6000011ba490_0 .net/s *"_ivl_6", 15 0, L_0x60000138fd40;  1 drivers
v0x6000011ba520_0 .net/s "a_signed", 7 0, v0x6000011ba6d0_0;  1 drivers
v0x6000011ba5b0_0 .net "act_in", 7 0, v0x6000011b90e0_0;  alias, 1 drivers
v0x6000011ba640_0 .var "act_out", 7 0;
v0x6000011ba6d0_0 .var "act_reg", 7 0;
v0x6000011ba760_0 .net "clear_acc", 0 0, L_0x6000009844d0;  alias, 1 drivers
v0x6000011ba7f0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011ba880_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011ba910_0 .net "load_weight", 0 0, L_0x600000984310;  alias, 1 drivers
v0x6000011ba9a0_0 .net/s "product", 15 0, L_0x60000138fde0;  1 drivers
v0x6000011baa30_0 .net/s "product_ext", 31 0, L_0x600001388000;  1 drivers
v0x6000011baac0_0 .net "psum_in", 31 0, v0x6000011bd560_0;  alias, 1 drivers
v0x6000011bab50_0 .var "psum_out", 31 0;
v0x6000011babe0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011bac70_0 .net/s "w_signed", 7 0, v0x6000011bad90_0;  1 drivers
v0x6000011bad00_0 .net "weight_in", 7 0, L_0x60000138f980;  alias, 1 drivers
v0x6000011bad90_0 .var "weight_reg", 7 0;
L_0x60000138fca0 .extend/s 16, v0x6000011ba6d0_0;
L_0x60000138fd40 .extend/s 16, v0x6000011bad90_0;
L_0x60000138fde0 .arith/mult 16, L_0x60000138fca0, L_0x60000138fd40;
L_0x60000138fe80 .part L_0x60000138fde0, 15, 1;
LS_0x60000138ff20_0_0 .concat [ 1 1 1 1], L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80;
LS_0x60000138ff20_0_4 .concat [ 1 1 1 1], L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80;
LS_0x60000138ff20_0_8 .concat [ 1 1 1 1], L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80;
LS_0x60000138ff20_0_12 .concat [ 1 1 1 1], L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80, L_0x60000138fe80;
L_0x60000138ff20 .concat [ 4 4 4 4], LS_0x60000138ff20_0_0, LS_0x60000138ff20_0_4, LS_0x60000138ff20_0_8, LS_0x60000138ff20_0_12;
L_0x600001388000 .concat [ 16 16 0 0], L_0x60000138fde0, L_0x60000138ff20;
S_0x138fdecd0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fe62a0;
 .timescale 0 0;
P_0x6000038e97c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000984620 .functor AND 1, v0x6000011a3720_0, L_0x600001388140, C4<1>, C4<1>;
L_0x600000984690 .functor AND 1, L_0x600001388320, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000984700 .functor OR 1, L_0x600001388280, L_0x600000984690, C4<0>, C4<0>;
L_0x600000984770 .functor AND 1, L_0x1400da840, L_0x600000984700, C4<1>, C4<1>;
L_0x6000009847e0 .functor AND 1, L_0x600000984770, L_0x600001388460, C4<1>, C4<1>;
v0x6000011b43f0_0 .net *"_ivl_0", 3 0, L_0x6000013880a0;  1 drivers
L_0x1400d9688 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b4480_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9688;  1 drivers
v0x6000011b4510_0 .net *"_ivl_13", 0 0, L_0x600001388280;  1 drivers
L_0x1400d96d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b45a0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d96d0;  1 drivers
v0x6000011b4630_0 .net *"_ivl_17", 0 0, L_0x600001388320;  1 drivers
v0x6000011b46c0_0 .net *"_ivl_20", 0 0, L_0x600000984690;  1 drivers
v0x6000011b4750_0 .net *"_ivl_22", 0 0, L_0x600000984700;  1 drivers
v0x6000011b47e0_0 .net *"_ivl_24", 0 0, L_0x600000984770;  1 drivers
v0x6000011b4870_0 .net *"_ivl_25", 31 0, L_0x6000013883c0;  1 drivers
L_0x1400d9718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b4900_0 .net *"_ivl_28", 15 0, L_0x1400d9718;  1 drivers
L_0x1400d9760 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b4990_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9760;  1 drivers
L_0x1400d95f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011b4a20_0 .net *"_ivl_3", 1 0, L_0x1400d95f8;  1 drivers
v0x6000011b4ab0_0 .net *"_ivl_31", 0 0, L_0x600001388460;  1 drivers
L_0x1400d9640 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011b4b40_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9640;  1 drivers
v0x6000011b4bd0_0 .net *"_ivl_6", 0 0, L_0x600001388140;  1 drivers
v0x6000011b4c60_0 .net "do_clear", 0 0, L_0x6000009847e0;  1 drivers
v0x6000011b4cf0_0 .net "load_weight", 0 0, L_0x600000984620;  1 drivers
v0x6000011b4d80_0 .net "weight_in", 7 0, L_0x6000013881e0;  1 drivers
L_0x6000013880a0 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d95f8;
L_0x600001388140 .cmp/eq 4, L_0x6000013880a0, L_0x1400d9640;
L_0x600001388280 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9688;
L_0x600001388320 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d96d0;
L_0x6000013883c0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9718;
L_0x600001388460 .cmp/eq 32, L_0x6000013883c0, L_0x1400d9760;
S_0x138fdee40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fdecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4e00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4e40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011bb840_0 .net *"_ivl_11", 0 0, L_0x6000013886e0;  1 drivers
v0x6000011bb8d0_0 .net *"_ivl_12", 15 0, L_0x600001388780;  1 drivers
v0x6000011bb960_0 .net/s *"_ivl_4", 15 0, L_0x600001388500;  1 drivers
v0x6000011bb9f0_0 .net/s *"_ivl_6", 15 0, L_0x6000013885a0;  1 drivers
v0x6000011bba80_0 .net/s "a_signed", 7 0, v0x6000011bbc30_0;  1 drivers
v0x6000011bbb10_0 .net "act_in", 7 0, v0x6000011ba640_0;  alias, 1 drivers
v0x6000011bbba0_0 .var "act_out", 7 0;
v0x6000011bbc30_0 .var "act_reg", 7 0;
v0x6000011bbcc0_0 .net "clear_acc", 0 0, L_0x6000009847e0;  alias, 1 drivers
v0x6000011bbd50_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011bbde0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011bbe70_0 .net "load_weight", 0 0, L_0x600000984620;  alias, 1 drivers
v0x6000011bbf00_0 .net/s "product", 15 0, L_0x600001388640;  1 drivers
v0x6000011b4000_0 .net/s "product_ext", 31 0, L_0x600001388820;  1 drivers
v0x6000011b4090_0 .net "psum_in", 31 0, v0x6000011beac0_0;  alias, 1 drivers
v0x6000011b4120_0 .var "psum_out", 31 0;
v0x6000011b41b0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b4240_0 .net/s "w_signed", 7 0, v0x6000011b4360_0;  1 drivers
v0x6000011b42d0_0 .net "weight_in", 7 0, L_0x6000013881e0;  alias, 1 drivers
v0x6000011b4360_0 .var "weight_reg", 7 0;
L_0x600001388500 .extend/s 16, v0x6000011bbc30_0;
L_0x6000013885a0 .extend/s 16, v0x6000011b4360_0;
L_0x600001388640 .arith/mult 16, L_0x600001388500, L_0x6000013885a0;
L_0x6000013886e0 .part L_0x600001388640, 15, 1;
LS_0x600001388780_0_0 .concat [ 1 1 1 1], L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0;
LS_0x600001388780_0_4 .concat [ 1 1 1 1], L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0;
LS_0x600001388780_0_8 .concat [ 1 1 1 1], L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0;
LS_0x600001388780_0_12 .concat [ 1 1 1 1], L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0, L_0x6000013886e0;
L_0x600001388780 .concat [ 4 4 4 4], LS_0x600001388780_0_0, LS_0x600001388780_0_4, LS_0x600001388780_0_8, LS_0x600001388780_0_12;
L_0x600001388820 .concat [ 16 16 0 0], L_0x600001388640, L_0x600001388780;
S_0x138fdefb0 .scope generate, "pe_row[2]" "pe_row[2]" 9 213, 9 213 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e98c0 .param/l "row" 1 9 213, +C4<010>;
S_0x138fdc680 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fdefb0;
 .timescale 0 0;
P_0x6000038e9940 .param/l "col" 1 9 214, +C4<00>;
L_0x600000984930 .functor AND 1, v0x6000011a3720_0, L_0x600001388960, C4<1>, C4<1>;
L_0x6000009849a0 .functor AND 1, L_0x600001388b40, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000984a10 .functor OR 1, L_0x600001388aa0, L_0x6000009849a0, C4<0>, C4<0>;
L_0x600000984a80 .functor AND 1, L_0x1400da840, L_0x600000984a10, C4<1>, C4<1>;
L_0x600000984af0 .functor AND 1, L_0x600000984a80, L_0x600001388c80, C4<1>, C4<1>;
v0x6000011b5950_0 .net *"_ivl_0", 2 0, L_0x6000013888c0;  1 drivers
L_0x1400d9838 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b59e0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9838;  1 drivers
v0x6000011b5a70_0 .net *"_ivl_13", 0 0, L_0x600001388aa0;  1 drivers
L_0x1400d9880 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b5b00_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9880;  1 drivers
v0x6000011b5b90_0 .net *"_ivl_17", 0 0, L_0x600001388b40;  1 drivers
v0x6000011b5c20_0 .net *"_ivl_20", 0 0, L_0x6000009849a0;  1 drivers
v0x6000011b5cb0_0 .net *"_ivl_22", 0 0, L_0x600000984a10;  1 drivers
v0x6000011b5d40_0 .net *"_ivl_24", 0 0, L_0x600000984a80;  1 drivers
v0x6000011b5dd0_0 .net *"_ivl_25", 31 0, L_0x600001388be0;  1 drivers
L_0x1400d98c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b5e60_0 .net *"_ivl_28", 15 0, L_0x1400d98c8;  1 drivers
L_0x1400d9910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b5ef0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9910;  1 drivers
L_0x1400d97a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011b5f80_0 .net *"_ivl_3", 0 0, L_0x1400d97a8;  1 drivers
v0x6000011b6010_0 .net *"_ivl_31", 0 0, L_0x600001388c80;  1 drivers
L_0x1400d97f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b60a0_0 .net/2u *"_ivl_4", 2 0, L_0x1400d97f0;  1 drivers
v0x6000011b6130_0 .net *"_ivl_6", 0 0, L_0x600001388960;  1 drivers
v0x6000011b61c0_0 .net "do_clear", 0 0, L_0x600000984af0;  1 drivers
v0x6000011b6250_0 .net "load_weight", 0 0, L_0x600000984930;  1 drivers
v0x6000011b62e0_0 .net "weight_in", 7 0, L_0x600001388a00;  1 drivers
L_0x6000013888c0 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d97a8;
L_0x600001388960 .cmp/eq 3, L_0x6000013888c0, L_0x1400d97f0;
L_0x600001388aa0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9838;
L_0x600001388b40 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9880;
L_0x600001388be0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d98c8;
L_0x600001388c80 .cmp/eq 32, L_0x600001388be0, L_0x1400d9910;
S_0x138fdc7f0 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fdc680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4e80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4ec0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b4e10_0 .net *"_ivl_11", 0 0, L_0x600001388f00;  1 drivers
v0x6000011b4ea0_0 .net *"_ivl_12", 15 0, L_0x600001388fa0;  1 drivers
v0x6000011b4f30_0 .net/s *"_ivl_4", 15 0, L_0x600001388d20;  1 drivers
v0x6000011b4fc0_0 .net/s *"_ivl_6", 15 0, L_0x600001388dc0;  1 drivers
v0x6000011b5050_0 .net/s "a_signed", 7 0, v0x6000011b5200_0;  1 drivers
v0x6000011b50e0_0 .net "act_in", 7 0, L_0x60000098af40;  alias, 1 drivers
v0x6000011b5170_0 .var "act_out", 7 0;
v0x6000011b5200_0 .var "act_reg", 7 0;
v0x6000011b5290_0 .net "clear_acc", 0 0, L_0x600000984af0;  alias, 1 drivers
v0x6000011b5320_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b53b0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b5440_0 .net "load_weight", 0 0, L_0x600000984930;  alias, 1 drivers
v0x6000011b54d0_0 .net/s "product", 15 0, L_0x600001388e60;  1 drivers
v0x6000011b5560_0 .net/s "product_ext", 31 0, L_0x600001389040;  1 drivers
v0x6000011b55f0_0 .net "psum_in", 31 0, v0x6000011b8090_0;  alias, 1 drivers
v0x6000011b5680_0 .var "psum_out", 31 0;
v0x6000011b5710_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b57a0_0 .net/s "w_signed", 7 0, v0x6000011b58c0_0;  1 drivers
v0x6000011b5830_0 .net "weight_in", 7 0, L_0x600001388a00;  alias, 1 drivers
v0x6000011b58c0_0 .var "weight_reg", 7 0;
L_0x600001388d20 .extend/s 16, v0x6000011b5200_0;
L_0x600001388dc0 .extend/s 16, v0x6000011b58c0_0;
L_0x600001388e60 .arith/mult 16, L_0x600001388d20, L_0x600001388dc0;
L_0x600001388f00 .part L_0x600001388e60, 15, 1;
LS_0x600001388fa0_0_0 .concat [ 1 1 1 1], L_0x600001388f00, L_0x600001388f00, L_0x600001388f00, L_0x600001388f00;
LS_0x600001388fa0_0_4 .concat [ 1 1 1 1], L_0x600001388f00, L_0x600001388f00, L_0x600001388f00, L_0x600001388f00;
LS_0x600001388fa0_0_8 .concat [ 1 1 1 1], L_0x600001388f00, L_0x600001388f00, L_0x600001388f00, L_0x600001388f00;
LS_0x600001388fa0_0_12 .concat [ 1 1 1 1], L_0x600001388f00, L_0x600001388f00, L_0x600001388f00, L_0x600001388f00;
L_0x600001388fa0 .concat [ 4 4 4 4], LS_0x600001388fa0_0_0, LS_0x600001388fa0_0_4, LS_0x600001388fa0_0_8, LS_0x600001388fa0_0_12;
L_0x600001389040 .concat [ 16 16 0 0], L_0x600001388e60, L_0x600001388fa0;
S_0x138fdc960 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fdefb0;
 .timescale 0 0;
P_0x6000038e9a40 .param/l "col" 1 9 214, +C4<01>;
L_0x600000984c40 .functor AND 1, v0x6000011a3720_0, L_0x600001389180, C4<1>, C4<1>;
L_0x600000984cb0 .functor AND 1, L_0x600001389360, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000984d20 .functor OR 1, L_0x6000013892c0, L_0x600000984cb0, C4<0>, C4<0>;
L_0x600000984d90 .functor AND 1, L_0x1400da840, L_0x600000984d20, C4<1>, C4<1>;
L_0x600000984e00 .functor AND 1, L_0x600000984d90, L_0x6000013894a0, C4<1>, C4<1>;
v0x6000011b6eb0_0 .net *"_ivl_0", 2 0, L_0x6000013890e0;  1 drivers
L_0x1400d99e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b6f40_0 .net/2u *"_ivl_11", 2 0, L_0x1400d99e8;  1 drivers
v0x6000011b6fd0_0 .net *"_ivl_13", 0 0, L_0x6000013892c0;  1 drivers
L_0x1400d9a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b7060_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9a30;  1 drivers
v0x6000011b70f0_0 .net *"_ivl_17", 0 0, L_0x600001389360;  1 drivers
v0x6000011b7180_0 .net *"_ivl_20", 0 0, L_0x600000984cb0;  1 drivers
v0x6000011b7210_0 .net *"_ivl_22", 0 0, L_0x600000984d20;  1 drivers
v0x6000011b72a0_0 .net *"_ivl_24", 0 0, L_0x600000984d90;  1 drivers
v0x6000011b7330_0 .net *"_ivl_25", 31 0, L_0x600001389400;  1 drivers
L_0x1400d9a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b73c0_0 .net *"_ivl_28", 15 0, L_0x1400d9a78;  1 drivers
L_0x1400d9ac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b7450_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9ac0;  1 drivers
L_0x1400d9958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011b74e0_0 .net *"_ivl_3", 0 0, L_0x1400d9958;  1 drivers
v0x6000011b7570_0 .net *"_ivl_31", 0 0, L_0x6000013894a0;  1 drivers
L_0x1400d99a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011b7600_0 .net/2u *"_ivl_4", 2 0, L_0x1400d99a0;  1 drivers
v0x6000011b7690_0 .net *"_ivl_6", 0 0, L_0x600001389180;  1 drivers
v0x6000011b7720_0 .net "do_clear", 0 0, L_0x600000984e00;  1 drivers
v0x6000011b77b0_0 .net "load_weight", 0 0, L_0x600000984c40;  1 drivers
v0x6000011b7840_0 .net "weight_in", 7 0, L_0x600001389220;  1 drivers
L_0x6000013890e0 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d9958;
L_0x600001389180 .cmp/eq 3, L_0x6000013890e0, L_0x1400d99a0;
L_0x6000013892c0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d99e8;
L_0x600001389360 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9a30;
L_0x600001389400 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9a78;
L_0x6000013894a0 .cmp/eq 32, L_0x600001389400, L_0x1400d9ac0;
S_0x138fda030 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fdc960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4f00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4f40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b6370_0 .net *"_ivl_11", 0 0, L_0x600001389720;  1 drivers
v0x6000011b6400_0 .net *"_ivl_12", 15 0, L_0x6000013897c0;  1 drivers
v0x6000011b6490_0 .net/s *"_ivl_4", 15 0, L_0x600001389540;  1 drivers
v0x6000011b6520_0 .net/s *"_ivl_6", 15 0, L_0x6000013895e0;  1 drivers
v0x6000011b65b0_0 .net/s "a_signed", 7 0, v0x6000011b6760_0;  1 drivers
v0x6000011b6640_0 .net "act_in", 7 0, v0x6000011b5170_0;  alias, 1 drivers
v0x6000011b66d0_0 .var "act_out", 7 0;
v0x6000011b6760_0 .var "act_reg", 7 0;
v0x6000011b67f0_0 .net "clear_acc", 0 0, L_0x600000984e00;  alias, 1 drivers
v0x6000011b6880_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b6910_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b69a0_0 .net "load_weight", 0 0, L_0x600000984c40;  alias, 1 drivers
v0x6000011b6a30_0 .net/s "product", 15 0, L_0x600001389680;  1 drivers
v0x6000011b6ac0_0 .net/s "product_ext", 31 0, L_0x600001389860;  1 drivers
v0x6000011b6b50_0 .net "psum_in", 31 0, v0x6000011b95f0_0;  alias, 1 drivers
v0x6000011b6be0_0 .var "psum_out", 31 0;
v0x6000011b6c70_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b6d00_0 .net/s "w_signed", 7 0, v0x6000011b6e20_0;  1 drivers
v0x6000011b6d90_0 .net "weight_in", 7 0, L_0x600001389220;  alias, 1 drivers
v0x6000011b6e20_0 .var "weight_reg", 7 0;
L_0x600001389540 .extend/s 16, v0x6000011b6760_0;
L_0x6000013895e0 .extend/s 16, v0x6000011b6e20_0;
L_0x600001389680 .arith/mult 16, L_0x600001389540, L_0x6000013895e0;
L_0x600001389720 .part L_0x600001389680, 15, 1;
LS_0x6000013897c0_0_0 .concat [ 1 1 1 1], L_0x600001389720, L_0x600001389720, L_0x600001389720, L_0x600001389720;
LS_0x6000013897c0_0_4 .concat [ 1 1 1 1], L_0x600001389720, L_0x600001389720, L_0x600001389720, L_0x600001389720;
LS_0x6000013897c0_0_8 .concat [ 1 1 1 1], L_0x600001389720, L_0x600001389720, L_0x600001389720, L_0x600001389720;
LS_0x6000013897c0_0_12 .concat [ 1 1 1 1], L_0x600001389720, L_0x600001389720, L_0x600001389720, L_0x600001389720;
L_0x6000013897c0 .concat [ 4 4 4 4], LS_0x6000013897c0_0_0, LS_0x6000013897c0_0_4, LS_0x6000013897c0_0_8, LS_0x6000013897c0_0_12;
L_0x600001389860 .concat [ 16 16 0 0], L_0x600001389680, L_0x6000013897c0;
S_0x138fda1a0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fdefb0;
 .timescale 0 0;
P_0x6000038e9b40 .param/l "col" 1 9 214, +C4<010>;
L_0x600000984f50 .functor AND 1, v0x6000011a3720_0, L_0x6000013899a0, C4<1>, C4<1>;
L_0x600000984fc0 .functor AND 1, L_0x600001389c20, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985030 .functor OR 1, L_0x600001389b80, L_0x600000984fc0, C4<0>, C4<0>;
L_0x6000009850a0 .functor AND 1, L_0x1400da840, L_0x600000985030, C4<1>, C4<1>;
L_0x600000985110 .functor AND 1, L_0x6000009850a0, L_0x600001389d60, C4<1>, C4<1>;
v0x6000011b0480_0 .net *"_ivl_0", 3 0, L_0x600001389900;  1 drivers
L_0x1400d9b98 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b0510_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9b98;  1 drivers
v0x6000011b05a0_0 .net *"_ivl_13", 0 0, L_0x600001389b80;  1 drivers
L_0x1400d9be0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b0630_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9be0;  1 drivers
v0x6000011b06c0_0 .net *"_ivl_17", 0 0, L_0x600001389c20;  1 drivers
v0x6000011b0750_0 .net *"_ivl_20", 0 0, L_0x600000984fc0;  1 drivers
v0x6000011b07e0_0 .net *"_ivl_22", 0 0, L_0x600000985030;  1 drivers
v0x6000011b0870_0 .net *"_ivl_24", 0 0, L_0x6000009850a0;  1 drivers
v0x6000011b0900_0 .net *"_ivl_25", 31 0, L_0x600001389cc0;  1 drivers
L_0x1400d9c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b0990_0 .net *"_ivl_28", 15 0, L_0x1400d9c28;  1 drivers
L_0x1400d9c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b0a20_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9c70;  1 drivers
L_0x1400d9b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011b0ab0_0 .net *"_ivl_3", 1 0, L_0x1400d9b08;  1 drivers
v0x6000011b0b40_0 .net *"_ivl_31", 0 0, L_0x600001389d60;  1 drivers
L_0x1400d9b50 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000011b0bd0_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9b50;  1 drivers
v0x6000011b0c60_0 .net *"_ivl_6", 0 0, L_0x6000013899a0;  1 drivers
v0x6000011b0cf0_0 .net "do_clear", 0 0, L_0x600000985110;  1 drivers
v0x6000011b0d80_0 .net "load_weight", 0 0, L_0x600000984f50;  1 drivers
v0x6000011b0e10_0 .net "weight_in", 7 0, L_0x600001389a40;  1 drivers
L_0x600001389900 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d9b08;
L_0x6000013899a0 .cmp/eq 4, L_0x600001389900, L_0x1400d9b50;
L_0x600001389b80 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9b98;
L_0x600001389c20 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9be0;
L_0x600001389cc0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9c28;
L_0x600001389d60 .cmp/eq 32, L_0x600001389cc0, L_0x1400d9c70;
S_0x138fda310 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fda1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4d00 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4d40 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b78d0_0 .net *"_ivl_11", 0 0, L_0x600001389fe0;  1 drivers
v0x6000011b7960_0 .net *"_ivl_12", 15 0, L_0x60000138a080;  1 drivers
v0x6000011b79f0_0 .net/s *"_ivl_4", 15 0, L_0x600001389e00;  1 drivers
v0x6000011b7a80_0 .net/s *"_ivl_6", 15 0, L_0x600001389ea0;  1 drivers
v0x6000011b7b10_0 .net/s "a_signed", 7 0, v0x6000011b7cc0_0;  1 drivers
v0x6000011b7ba0_0 .net "act_in", 7 0, v0x6000011b66d0_0;  alias, 1 drivers
v0x6000011b7c30_0 .var "act_out", 7 0;
v0x6000011b7cc0_0 .var "act_reg", 7 0;
v0x6000011b7d50_0 .net "clear_acc", 0 0, L_0x600000985110;  alias, 1 drivers
v0x6000011b7de0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b7e70_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b7f00_0 .net "load_weight", 0 0, L_0x600000984f50;  alias, 1 drivers
v0x6000011b0000_0 .net/s "product", 15 0, L_0x600001389f40;  1 drivers
v0x6000011b0090_0 .net/s "product_ext", 31 0, L_0x60000138a120;  1 drivers
v0x6000011b0120_0 .net "psum_in", 31 0, v0x6000011bab50_0;  alias, 1 drivers
v0x6000011b01b0_0 .var "psum_out", 31 0;
v0x6000011b0240_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b02d0_0 .net/s "w_signed", 7 0, v0x6000011b03f0_0;  1 drivers
v0x6000011b0360_0 .net "weight_in", 7 0, L_0x600001389a40;  alias, 1 drivers
v0x6000011b03f0_0 .var "weight_reg", 7 0;
L_0x600001389e00 .extend/s 16, v0x6000011b7cc0_0;
L_0x600001389ea0 .extend/s 16, v0x6000011b03f0_0;
L_0x600001389f40 .arith/mult 16, L_0x600001389e00, L_0x600001389ea0;
L_0x600001389fe0 .part L_0x600001389f40, 15, 1;
LS_0x60000138a080_0_0 .concat [ 1 1 1 1], L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0;
LS_0x60000138a080_0_4 .concat [ 1 1 1 1], L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0;
LS_0x60000138a080_0_8 .concat [ 1 1 1 1], L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0;
LS_0x60000138a080_0_12 .concat [ 1 1 1 1], L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0, L_0x600001389fe0;
L_0x60000138a080 .concat [ 4 4 4 4], LS_0x60000138a080_0_0, LS_0x60000138a080_0_4, LS_0x60000138a080_0_8, LS_0x60000138a080_0_12;
L_0x60000138a120 .concat [ 16 16 0 0], L_0x600001389f40, L_0x60000138a080;
S_0x138fd79e0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fdefb0;
 .timescale 0 0;
P_0x6000038e9c40 .param/l "col" 1 9 214, +C4<011>;
L_0x600000985260 .functor AND 1, v0x6000011a3720_0, L_0x60000138a260, C4<1>, C4<1>;
L_0x6000009852d0 .functor AND 1, L_0x60000138a440, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985340 .functor OR 1, L_0x60000138a3a0, L_0x6000009852d0, C4<0>, C4<0>;
L_0x6000009853b0 .functor AND 1, L_0x1400da840, L_0x600000985340, C4<1>, C4<1>;
L_0x600000985420 .functor AND 1, L_0x6000009853b0, L_0x60000138a580, C4<1>, C4<1>;
v0x6000011b19e0_0 .net *"_ivl_0", 3 0, L_0x60000138a1c0;  1 drivers
L_0x1400d9d48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b1a70_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9d48;  1 drivers
v0x6000011b1b00_0 .net *"_ivl_13", 0 0, L_0x60000138a3a0;  1 drivers
L_0x1400d9d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b1b90_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9d90;  1 drivers
v0x6000011b1c20_0 .net *"_ivl_17", 0 0, L_0x60000138a440;  1 drivers
v0x6000011b1cb0_0 .net *"_ivl_20", 0 0, L_0x6000009852d0;  1 drivers
v0x6000011b1d40_0 .net *"_ivl_22", 0 0, L_0x600000985340;  1 drivers
v0x6000011b1dd0_0 .net *"_ivl_24", 0 0, L_0x6000009853b0;  1 drivers
v0x6000011b1e60_0 .net *"_ivl_25", 31 0, L_0x60000138a4e0;  1 drivers
L_0x1400d9dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b1ef0_0 .net *"_ivl_28", 15 0, L_0x1400d9dd8;  1 drivers
L_0x1400d9e20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b1f80_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9e20;  1 drivers
L_0x1400d9cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011b2010_0 .net *"_ivl_3", 1 0, L_0x1400d9cb8;  1 drivers
v0x6000011b20a0_0 .net *"_ivl_31", 0 0, L_0x60000138a580;  1 drivers
L_0x1400d9d00 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011b2130_0 .net/2u *"_ivl_4", 3 0, L_0x1400d9d00;  1 drivers
v0x6000011b21c0_0 .net *"_ivl_6", 0 0, L_0x60000138a260;  1 drivers
v0x6000011b2250_0 .net "do_clear", 0 0, L_0x600000985420;  1 drivers
v0x6000011b22e0_0 .net "load_weight", 0 0, L_0x600000985260;  1 drivers
v0x6000011b2370_0 .net "weight_in", 7 0, L_0x60000138a300;  1 drivers
L_0x60000138a1c0 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400d9cb8;
L_0x60000138a260 .cmp/eq 4, L_0x60000138a1c0, L_0x1400d9d00;
L_0x60000138a3a0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9d48;
L_0x60000138a440 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9d90;
L_0x60000138a4e0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9dd8;
L_0x60000138a580 .cmp/eq 32, L_0x60000138a4e0, L_0x1400d9e20;
S_0x138fd7b50 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd79e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd4f80 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd4fc0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b0ea0_0 .net *"_ivl_11", 0 0, L_0x60000138a800;  1 drivers
v0x6000011b0f30_0 .net *"_ivl_12", 15 0, L_0x60000138a8a0;  1 drivers
v0x6000011b0fc0_0 .net/s *"_ivl_4", 15 0, L_0x60000138a620;  1 drivers
v0x6000011b1050_0 .net/s *"_ivl_6", 15 0, L_0x60000138a6c0;  1 drivers
v0x6000011b10e0_0 .net/s "a_signed", 7 0, v0x6000011b1290_0;  1 drivers
v0x6000011b1170_0 .net "act_in", 7 0, v0x6000011b7c30_0;  alias, 1 drivers
v0x6000011b1200_0 .var "act_out", 7 0;
v0x6000011b1290_0 .var "act_reg", 7 0;
v0x6000011b1320_0 .net "clear_acc", 0 0, L_0x600000985420;  alias, 1 drivers
v0x6000011b13b0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b1440_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b14d0_0 .net "load_weight", 0 0, L_0x600000985260;  alias, 1 drivers
v0x6000011b1560_0 .net/s "product", 15 0, L_0x60000138a760;  1 drivers
v0x6000011b15f0_0 .net/s "product_ext", 31 0, L_0x60000138a940;  1 drivers
v0x6000011b1680_0 .net "psum_in", 31 0, v0x6000011b4120_0;  alias, 1 drivers
v0x6000011b1710_0 .var "psum_out", 31 0;
v0x6000011b17a0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b1830_0 .net/s "w_signed", 7 0, v0x6000011b1950_0;  1 drivers
v0x6000011b18c0_0 .net "weight_in", 7 0, L_0x60000138a300;  alias, 1 drivers
v0x6000011b1950_0 .var "weight_reg", 7 0;
L_0x60000138a620 .extend/s 16, v0x6000011b1290_0;
L_0x60000138a6c0 .extend/s 16, v0x6000011b1950_0;
L_0x60000138a760 .arith/mult 16, L_0x60000138a620, L_0x60000138a6c0;
L_0x60000138a800 .part L_0x60000138a760, 15, 1;
LS_0x60000138a8a0_0_0 .concat [ 1 1 1 1], L_0x60000138a800, L_0x60000138a800, L_0x60000138a800, L_0x60000138a800;
LS_0x60000138a8a0_0_4 .concat [ 1 1 1 1], L_0x60000138a800, L_0x60000138a800, L_0x60000138a800, L_0x60000138a800;
LS_0x60000138a8a0_0_8 .concat [ 1 1 1 1], L_0x60000138a800, L_0x60000138a800, L_0x60000138a800, L_0x60000138a800;
LS_0x60000138a8a0_0_12 .concat [ 1 1 1 1], L_0x60000138a800, L_0x60000138a800, L_0x60000138a800, L_0x60000138a800;
L_0x60000138a8a0 .concat [ 4 4 4 4], LS_0x60000138a8a0_0_0, LS_0x60000138a8a0_0_4, LS_0x60000138a8a0_0_8, LS_0x60000138a8a0_0_12;
L_0x60000138a940 .concat [ 16 16 0 0], L_0x60000138a760, L_0x60000138a8a0;
S_0x138fd7cc0 .scope generate, "pe_row[3]" "pe_row[3]" 9 213, 9 213 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038e9d40 .param/l "row" 1 9 213, +C4<011>;
S_0x138fd5390 .scope generate, "pe_col[0]" "pe_col[0]" 9 214, 9 214 0, S_0x138fd7cc0;
 .timescale 0 0;
P_0x6000038e9dc0 .param/l "col" 1 9 214, +C4<00>;
L_0x600000985570 .functor AND 1, v0x6000011a3720_0, L_0x60000138aa80, C4<1>, C4<1>;
L_0x6000009855e0 .functor AND 1, L_0x60000138abc0, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985650 .functor OR 1, L_0x600001389ae0, L_0x6000009855e0, C4<0>, C4<0>;
L_0x6000009856c0 .functor AND 1, L_0x1400da840, L_0x600000985650, C4<1>, C4<1>;
L_0x600000985730 .functor AND 1, L_0x6000009856c0, L_0x60000138ad00, C4<1>, C4<1>;
v0x6000011b2f40_0 .net *"_ivl_0", 2 0, L_0x60000138a9e0;  1 drivers
L_0x1400d9ef8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011b2fd0_0 .net/2u *"_ivl_11", 2 0, L_0x1400d9ef8;  1 drivers
v0x6000011b3060_0 .net *"_ivl_13", 0 0, L_0x600001389ae0;  1 drivers
L_0x1400d9f40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b30f0_0 .net/2u *"_ivl_15", 2 0, L_0x1400d9f40;  1 drivers
v0x6000011b3180_0 .net *"_ivl_17", 0 0, L_0x60000138abc0;  1 drivers
v0x6000011b3210_0 .net *"_ivl_20", 0 0, L_0x6000009855e0;  1 drivers
v0x6000011b32a0_0 .net *"_ivl_22", 0 0, L_0x600000985650;  1 drivers
v0x6000011b3330_0 .net *"_ivl_24", 0 0, L_0x6000009856c0;  1 drivers
v0x6000011b33c0_0 .net *"_ivl_25", 31 0, L_0x60000138ac60;  1 drivers
L_0x1400d9f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b3450_0 .net *"_ivl_28", 15 0, L_0x1400d9f88;  1 drivers
L_0x1400d9fd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011b34e0_0 .net/2u *"_ivl_29", 31 0, L_0x1400d9fd0;  1 drivers
L_0x1400d9e68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011b3570_0 .net *"_ivl_3", 0 0, L_0x1400d9e68;  1 drivers
v0x6000011b3600_0 .net *"_ivl_31", 0 0, L_0x60000138ad00;  1 drivers
L_0x1400d9eb0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011b3690_0 .net/2u *"_ivl_4", 2 0, L_0x1400d9eb0;  1 drivers
v0x6000011b3720_0 .net *"_ivl_6", 0 0, L_0x60000138aa80;  1 drivers
v0x6000011b37b0_0 .net "do_clear", 0 0, L_0x600000985730;  1 drivers
v0x6000011b3840_0 .net "load_weight", 0 0, L_0x600000985570;  1 drivers
v0x6000011b38d0_0 .net "weight_in", 7 0, L_0x60000138ab20;  1 drivers
L_0x60000138a9e0 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400d9e68;
L_0x60000138aa80 .cmp/eq 3, L_0x60000138a9e0, L_0x1400d9eb0;
L_0x600001389ae0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9ef8;
L_0x60000138abc0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400d9f40;
L_0x60000138ac60 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400d9f88;
L_0x60000138ad00 .cmp/eq 32, L_0x60000138ac60, L_0x1400d9fd0;
S_0x138fd5500 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd5390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd5000 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd5040 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b2400_0 .net *"_ivl_11", 0 0, L_0x60000138af80;  1 drivers
v0x6000011b2490_0 .net *"_ivl_12", 15 0, L_0x60000138b020;  1 drivers
v0x6000011b2520_0 .net/s *"_ivl_4", 15 0, L_0x60000138ada0;  1 drivers
v0x6000011b25b0_0 .net/s *"_ivl_6", 15 0, L_0x60000138ae40;  1 drivers
v0x6000011b2640_0 .net/s "a_signed", 7 0, v0x6000011b27f0_0;  1 drivers
v0x6000011b26d0_0 .net "act_in", 7 0, L_0x60000098afb0;  alias, 1 drivers
v0x6000011b2760_0 .var "act_out", 7 0;
v0x6000011b27f0_0 .var "act_reg", 7 0;
v0x6000011b2880_0 .net "clear_acc", 0 0, L_0x600000985730;  alias, 1 drivers
v0x6000011b2910_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b29a0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011b2a30_0 .net "load_weight", 0 0, L_0x600000985570;  alias, 1 drivers
v0x6000011b2ac0_0 .net/s "product", 15 0, L_0x60000138aee0;  1 drivers
v0x6000011b2b50_0 .net/s "product_ext", 31 0, L_0x60000138b0c0;  1 drivers
v0x6000011b2be0_0 .net "psum_in", 31 0, v0x6000011b5680_0;  alias, 1 drivers
v0x6000011b2c70_0 .var "psum_out", 31 0;
v0x6000011b2d00_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011b2d90_0 .net/s "w_signed", 7 0, v0x6000011b2eb0_0;  1 drivers
v0x6000011b2e20_0 .net "weight_in", 7 0, L_0x60000138ab20;  alias, 1 drivers
v0x6000011b2eb0_0 .var "weight_reg", 7 0;
L_0x60000138ada0 .extend/s 16, v0x6000011b27f0_0;
L_0x60000138ae40 .extend/s 16, v0x6000011b2eb0_0;
L_0x60000138aee0 .arith/mult 16, L_0x60000138ada0, L_0x60000138ae40;
L_0x60000138af80 .part L_0x60000138aee0, 15, 1;
LS_0x60000138b020_0_0 .concat [ 1 1 1 1], L_0x60000138af80, L_0x60000138af80, L_0x60000138af80, L_0x60000138af80;
LS_0x60000138b020_0_4 .concat [ 1 1 1 1], L_0x60000138af80, L_0x60000138af80, L_0x60000138af80, L_0x60000138af80;
LS_0x60000138b020_0_8 .concat [ 1 1 1 1], L_0x60000138af80, L_0x60000138af80, L_0x60000138af80, L_0x60000138af80;
LS_0x60000138b020_0_12 .concat [ 1 1 1 1], L_0x60000138af80, L_0x60000138af80, L_0x60000138af80, L_0x60000138af80;
L_0x60000138b020 .concat [ 4 4 4 4], LS_0x60000138b020_0_0, LS_0x60000138b020_0_4, LS_0x60000138b020_0_8, LS_0x60000138b020_0_12;
L_0x60000138b0c0 .concat [ 16 16 0 0], L_0x60000138aee0, L_0x60000138b020;
S_0x138fd5670 .scope generate, "pe_col[1]" "pe_col[1]" 9 214, 9 214 0, S_0x138fd7cc0;
 .timescale 0 0;
P_0x6000038e9ec0 .param/l "col" 1 9 214, +C4<01>;
L_0x600000985880 .functor AND 1, v0x6000011a3720_0, L_0x60000138b200, C4<1>, C4<1>;
L_0x6000009858f0 .functor AND 1, L_0x60000138b3e0, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985960 .functor OR 1, L_0x60000138b340, L_0x6000009858f0, C4<0>, C4<0>;
L_0x6000009859d0 .functor AND 1, L_0x1400da840, L_0x600000985960, C4<1>, C4<1>;
L_0x600000985a40 .functor AND 1, L_0x6000009859d0, L_0x60000138b520, C4<1>, C4<1>;
v0x6000011ac510_0 .net *"_ivl_0", 2 0, L_0x60000138b160;  1 drivers
L_0x1400da0a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011ac5a0_0 .net/2u *"_ivl_11", 2 0, L_0x1400da0a8;  1 drivers
v0x6000011ac630_0 .net *"_ivl_13", 0 0, L_0x60000138b340;  1 drivers
L_0x1400da0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011ac6c0_0 .net/2u *"_ivl_15", 2 0, L_0x1400da0f0;  1 drivers
v0x6000011ac750_0 .net *"_ivl_17", 0 0, L_0x60000138b3e0;  1 drivers
v0x6000011ac7e0_0 .net *"_ivl_20", 0 0, L_0x6000009858f0;  1 drivers
v0x6000011ac870_0 .net *"_ivl_22", 0 0, L_0x600000985960;  1 drivers
v0x6000011ac900_0 .net *"_ivl_24", 0 0, L_0x6000009859d0;  1 drivers
v0x6000011ac990_0 .net *"_ivl_25", 31 0, L_0x60000138b480;  1 drivers
L_0x1400da138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011aca20_0 .net *"_ivl_28", 15 0, L_0x1400da138;  1 drivers
L_0x1400da180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011acab0_0 .net/2u *"_ivl_29", 31 0, L_0x1400da180;  1 drivers
L_0x1400da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000011acb40_0 .net *"_ivl_3", 0 0, L_0x1400da018;  1 drivers
v0x6000011acbd0_0 .net *"_ivl_31", 0 0, L_0x60000138b520;  1 drivers
L_0x1400da060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000011acc60_0 .net/2u *"_ivl_4", 2 0, L_0x1400da060;  1 drivers
v0x6000011accf0_0 .net *"_ivl_6", 0 0, L_0x60000138b200;  1 drivers
v0x6000011acd80_0 .net "do_clear", 0 0, L_0x600000985a40;  1 drivers
v0x6000011ace10_0 .net "load_weight", 0 0, L_0x600000985880;  1 drivers
v0x6000011acea0_0 .net "weight_in", 7 0, L_0x60000138b2a0;  1 drivers
L_0x60000138b160 .concat [ 2 1 0 0], v0x6000011a3690_0, L_0x1400da018;
L_0x60000138b200 .cmp/eq 3, L_0x60000138b160, L_0x1400da060;
L_0x60000138b340 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da0a8;
L_0x60000138b3e0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da0f0;
L_0x60000138b480 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400da138;
L_0x60000138b520 .cmp/eq 32, L_0x60000138b480, L_0x1400da180;
S_0x138fd2d40 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd5670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd5080 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd50c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011b3960_0 .net *"_ivl_11", 0 0, L_0x60000138b7a0;  1 drivers
v0x6000011b39f0_0 .net *"_ivl_12", 15 0, L_0x60000138b840;  1 drivers
v0x6000011b3a80_0 .net/s *"_ivl_4", 15 0, L_0x60000138b5c0;  1 drivers
v0x6000011b3b10_0 .net/s *"_ivl_6", 15 0, L_0x60000138b660;  1 drivers
v0x6000011b3ba0_0 .net/s "a_signed", 7 0, v0x6000011b3d50_0;  1 drivers
v0x6000011b3c30_0 .net "act_in", 7 0, v0x6000011b2760_0;  alias, 1 drivers
v0x6000011b3cc0_0 .var "act_out", 7 0;
v0x6000011b3d50_0 .var "act_reg", 7 0;
v0x6000011b3de0_0 .net "clear_acc", 0 0, L_0x600000985a40;  alias, 1 drivers
v0x6000011b3e70_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011b3f00_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011ac000_0 .net "load_weight", 0 0, L_0x600000985880;  alias, 1 drivers
v0x6000011ac090_0 .net/s "product", 15 0, L_0x60000138b700;  1 drivers
v0x6000011ac120_0 .net/s "product_ext", 31 0, L_0x60000138b8e0;  1 drivers
v0x6000011ac1b0_0 .net "psum_in", 31 0, v0x6000011b6be0_0;  alias, 1 drivers
v0x6000011ac240_0 .var "psum_out", 31 0;
v0x6000011ac2d0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011ac360_0 .net/s "w_signed", 7 0, v0x6000011ac480_0;  1 drivers
v0x6000011ac3f0_0 .net "weight_in", 7 0, L_0x60000138b2a0;  alias, 1 drivers
v0x6000011ac480_0 .var "weight_reg", 7 0;
L_0x60000138b5c0 .extend/s 16, v0x6000011b3d50_0;
L_0x60000138b660 .extend/s 16, v0x6000011ac480_0;
L_0x60000138b700 .arith/mult 16, L_0x60000138b5c0, L_0x60000138b660;
L_0x60000138b7a0 .part L_0x60000138b700, 15, 1;
LS_0x60000138b840_0_0 .concat [ 1 1 1 1], L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0;
LS_0x60000138b840_0_4 .concat [ 1 1 1 1], L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0;
LS_0x60000138b840_0_8 .concat [ 1 1 1 1], L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0;
LS_0x60000138b840_0_12 .concat [ 1 1 1 1], L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0, L_0x60000138b7a0;
L_0x60000138b840 .concat [ 4 4 4 4], LS_0x60000138b840_0_0, LS_0x60000138b840_0_4, LS_0x60000138b840_0_8, LS_0x60000138b840_0_12;
L_0x60000138b8e0 .concat [ 16 16 0 0], L_0x60000138b700, L_0x60000138b840;
S_0x138fd2eb0 .scope generate, "pe_col[2]" "pe_col[2]" 9 214, 9 214 0, S_0x138fd7cc0;
 .timescale 0 0;
P_0x6000038e9fc0 .param/l "col" 1 9 214, +C4<010>;
L_0x600000985b90 .functor AND 1, v0x6000011a3720_0, L_0x60000138ba20, C4<1>, C4<1>;
L_0x600000985c00 .functor AND 1, L_0x60000138bc00, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985c70 .functor OR 1, L_0x60000138bb60, L_0x600000985c00, C4<0>, C4<0>;
L_0x600000985ce0 .functor AND 1, L_0x1400da840, L_0x600000985c70, C4<1>, C4<1>;
L_0x600000985d50 .functor AND 1, L_0x600000985ce0, L_0x60000138bd40, C4<1>, C4<1>;
v0x6000011ada70_0 .net *"_ivl_0", 3 0, L_0x60000138b980;  1 drivers
L_0x1400da258 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011adb00_0 .net/2u *"_ivl_11", 2 0, L_0x1400da258;  1 drivers
v0x6000011adb90_0 .net *"_ivl_13", 0 0, L_0x60000138bb60;  1 drivers
L_0x1400da2a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011adc20_0 .net/2u *"_ivl_15", 2 0, L_0x1400da2a0;  1 drivers
v0x6000011adcb0_0 .net *"_ivl_17", 0 0, L_0x60000138bc00;  1 drivers
v0x6000011add40_0 .net *"_ivl_20", 0 0, L_0x600000985c00;  1 drivers
v0x6000011addd0_0 .net *"_ivl_22", 0 0, L_0x600000985c70;  1 drivers
v0x6000011ade60_0 .net *"_ivl_24", 0 0, L_0x600000985ce0;  1 drivers
v0x6000011adef0_0 .net *"_ivl_25", 31 0, L_0x60000138bca0;  1 drivers
L_0x1400da2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011adf80_0 .net *"_ivl_28", 15 0, L_0x1400da2e8;  1 drivers
L_0x1400da330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011ae010_0 .net/2u *"_ivl_29", 31 0, L_0x1400da330;  1 drivers
L_0x1400da1c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011ae0a0_0 .net *"_ivl_3", 1 0, L_0x1400da1c8;  1 drivers
v0x6000011ae130_0 .net *"_ivl_31", 0 0, L_0x60000138bd40;  1 drivers
L_0x1400da210 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000011ae1c0_0 .net/2u *"_ivl_4", 3 0, L_0x1400da210;  1 drivers
v0x6000011ae250_0 .net *"_ivl_6", 0 0, L_0x60000138ba20;  1 drivers
v0x6000011ae2e0_0 .net "do_clear", 0 0, L_0x600000985d50;  1 drivers
v0x6000011ae370_0 .net "load_weight", 0 0, L_0x600000985b90;  1 drivers
v0x6000011ae400_0 .net "weight_in", 7 0, L_0x60000138bac0;  1 drivers
L_0x60000138b980 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400da1c8;
L_0x60000138ba20 .cmp/eq 4, L_0x60000138b980, L_0x1400da210;
L_0x60000138bb60 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da258;
L_0x60000138bc00 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da2a0;
L_0x60000138bca0 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400da2e8;
L_0x60000138bd40 .cmp/eq 32, L_0x60000138bca0, L_0x1400da330;
S_0x138fd3020 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd2eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd5100 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd5140 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011acf30_0 .net *"_ivl_11", 0 0, L_0x600001384000;  1 drivers
v0x6000011acfc0_0 .net *"_ivl_12", 15 0, L_0x6000013840a0;  1 drivers
v0x6000011ad050_0 .net/s *"_ivl_4", 15 0, L_0x60000138bde0;  1 drivers
v0x6000011ad0e0_0 .net/s *"_ivl_6", 15 0, L_0x60000138be80;  1 drivers
v0x6000011ad170_0 .net/s "a_signed", 7 0, v0x6000011ad320_0;  1 drivers
v0x6000011ad200_0 .net "act_in", 7 0, v0x6000011b3cc0_0;  alias, 1 drivers
v0x6000011ad290_0 .var "act_out", 7 0;
v0x6000011ad320_0 .var "act_reg", 7 0;
v0x6000011ad3b0_0 .net "clear_acc", 0 0, L_0x600000985d50;  alias, 1 drivers
v0x6000011ad440_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011ad4d0_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011ad560_0 .net "load_weight", 0 0, L_0x600000985b90;  alias, 1 drivers
v0x6000011ad5f0_0 .net/s "product", 15 0, L_0x60000138bf20;  1 drivers
v0x6000011ad680_0 .net/s "product_ext", 31 0, L_0x600001384140;  1 drivers
v0x6000011ad710_0 .net "psum_in", 31 0, v0x6000011b01b0_0;  alias, 1 drivers
v0x6000011ad7a0_0 .var "psum_out", 31 0;
v0x6000011ad830_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011ad8c0_0 .net/s "w_signed", 7 0, v0x6000011ad9e0_0;  1 drivers
v0x6000011ad950_0 .net "weight_in", 7 0, L_0x60000138bac0;  alias, 1 drivers
v0x6000011ad9e0_0 .var "weight_reg", 7 0;
L_0x60000138bde0 .extend/s 16, v0x6000011ad320_0;
L_0x60000138be80 .extend/s 16, v0x6000011ad9e0_0;
L_0x60000138bf20 .arith/mult 16, L_0x60000138bde0, L_0x60000138be80;
L_0x600001384000 .part L_0x60000138bf20, 15, 1;
LS_0x6000013840a0_0_0 .concat [ 1 1 1 1], L_0x600001384000, L_0x600001384000, L_0x600001384000, L_0x600001384000;
LS_0x6000013840a0_0_4 .concat [ 1 1 1 1], L_0x600001384000, L_0x600001384000, L_0x600001384000, L_0x600001384000;
LS_0x6000013840a0_0_8 .concat [ 1 1 1 1], L_0x600001384000, L_0x600001384000, L_0x600001384000, L_0x600001384000;
LS_0x6000013840a0_0_12 .concat [ 1 1 1 1], L_0x600001384000, L_0x600001384000, L_0x600001384000, L_0x600001384000;
L_0x6000013840a0 .concat [ 4 4 4 4], LS_0x6000013840a0_0_0, LS_0x6000013840a0_0_4, LS_0x6000013840a0_0_8, LS_0x6000013840a0_0_12;
L_0x600001384140 .concat [ 16 16 0 0], L_0x60000138bf20, L_0x6000013840a0;
S_0x138fd06f0 .scope generate, "pe_col[3]" "pe_col[3]" 9 214, 9 214 0, S_0x138fd7cc0;
 .timescale 0 0;
P_0x6000038ea0c0 .param/l "col" 1 9 214, +C4<011>;
L_0x600000985ea0 .functor AND 1, v0x6000011a3720_0, L_0x600001384280, C4<1>, C4<1>;
L_0x600000985f10 .functor AND 1, L_0x600001384460, v0x6000011a21c0_0, C4<1>, C4<1>;
L_0x600000985f80 .functor OR 1, L_0x6000013843c0, L_0x600000985f10, C4<0>, C4<0>;
L_0x600000985ff0 .functor AND 1, L_0x1400da840, L_0x600000985f80, C4<1>, C4<1>;
L_0x600000986060 .functor AND 1, L_0x600000985ff0, L_0x6000013845a0, C4<1>, C4<1>;
v0x6000011aefd0_0 .net *"_ivl_0", 3 0, L_0x6000013841e0;  1 drivers
L_0x1400da408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000011af060_0 .net/2u *"_ivl_11", 2 0, L_0x1400da408;  1 drivers
v0x6000011af0f0_0 .net *"_ivl_13", 0 0, L_0x6000013843c0;  1 drivers
L_0x1400da450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011af180_0 .net/2u *"_ivl_15", 2 0, L_0x1400da450;  1 drivers
v0x6000011af210_0 .net *"_ivl_17", 0 0, L_0x600001384460;  1 drivers
v0x6000011af2a0_0 .net *"_ivl_20", 0 0, L_0x600000985f10;  1 drivers
v0x6000011af330_0 .net *"_ivl_22", 0 0, L_0x600000985f80;  1 drivers
v0x6000011af3c0_0 .net *"_ivl_24", 0 0, L_0x600000985ff0;  1 drivers
v0x6000011af450_0 .net *"_ivl_25", 31 0, L_0x600001384500;  1 drivers
L_0x1400da498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011af4e0_0 .net *"_ivl_28", 15 0, L_0x1400da498;  1 drivers
L_0x1400da4e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000011af570_0 .net/2u *"_ivl_29", 31 0, L_0x1400da4e0;  1 drivers
L_0x1400da378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011af600_0 .net *"_ivl_3", 1 0, L_0x1400da378;  1 drivers
v0x6000011af690_0 .net *"_ivl_31", 0 0, L_0x6000013845a0;  1 drivers
L_0x1400da3c0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000011af720_0 .net/2u *"_ivl_4", 3 0, L_0x1400da3c0;  1 drivers
v0x6000011af7b0_0 .net *"_ivl_6", 0 0, L_0x600001384280;  1 drivers
v0x6000011af840_0 .net "do_clear", 0 0, L_0x600000986060;  1 drivers
v0x6000011af8d0_0 .net "load_weight", 0 0, L_0x600000985ea0;  1 drivers
v0x6000011af960_0 .net "weight_in", 7 0, L_0x600001384320;  1 drivers
L_0x6000013841e0 .concat [ 2 2 0 0], v0x6000011a3690_0, L_0x1400da378;
L_0x600001384280 .cmp/eq 4, L_0x6000013841e0, L_0x1400da3c0;
L_0x6000013843c0 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da408;
L_0x600001384460 .cmp/eq 3, v0x6000011a98c0_0, L_0x1400da450;
L_0x600001384500 .concat [ 16 16 0 0], v0x6000011a8fc0_0, L_0x1400da498;
L_0x6000013845a0 .cmp/eq 32, L_0x600001384500, L_0x1400da4e0;
S_0x138fd0860 .scope module, "pe_inst" "mac_pe" 9 223, 10 14 0, S_0x138fd06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600000cd5180 .param/l "ACC_WIDTH" 0 10 16, +C4<00000000000000000000000000100000>;
P_0x600000cd51c0 .param/l "DATA_WIDTH" 0 10 15, +C4<00000000000000000000000000001000>;
v0x6000011ae490_0 .net *"_ivl_11", 0 0, L_0x600001384820;  1 drivers
v0x6000011ae520_0 .net *"_ivl_12", 15 0, L_0x6000013848c0;  1 drivers
v0x6000011ae5b0_0 .net/s *"_ivl_4", 15 0, L_0x600001384640;  1 drivers
v0x6000011ae640_0 .net/s *"_ivl_6", 15 0, L_0x6000013846e0;  1 drivers
v0x6000011ae6d0_0 .net/s "a_signed", 7 0, v0x6000011ae880_0;  1 drivers
v0x6000011ae760_0 .net "act_in", 7 0, v0x6000011ad290_0;  alias, 1 drivers
v0x6000011ae7f0_0 .var "act_out", 7 0;
v0x6000011ae880_0 .var "act_reg", 7 0;
v0x6000011ae910_0 .net "clear_acc", 0 0, L_0x600000986060;  alias, 1 drivers
v0x6000011ae9a0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011aea30_0 .net "enable", 0 0, L_0x600000986840;  alias, 1 drivers
v0x6000011aeac0_0 .net "load_weight", 0 0, L_0x600000985ea0;  alias, 1 drivers
v0x6000011aeb50_0 .net/s "product", 15 0, L_0x600001384780;  1 drivers
v0x6000011aebe0_0 .net/s "product_ext", 31 0, L_0x600001384960;  1 drivers
v0x6000011aec70_0 .net "psum_in", 31 0, v0x6000011b1710_0;  alias, 1 drivers
v0x6000011aed00_0 .var "psum_out", 31 0;
v0x6000011aed90_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011aee20_0 .net/s "w_signed", 7 0, v0x6000011aef40_0;  1 drivers
v0x6000011aeeb0_0 .net "weight_in", 7 0, L_0x600001384320;  alias, 1 drivers
v0x6000011aef40_0 .var "weight_reg", 7 0;
L_0x600001384640 .extend/s 16, v0x6000011ae880_0;
L_0x6000013846e0 .extend/s 16, v0x6000011aef40_0;
L_0x600001384780 .arith/mult 16, L_0x600001384640, L_0x6000013846e0;
L_0x600001384820 .part L_0x600001384780, 15, 1;
LS_0x6000013848c0_0_0 .concat [ 1 1 1 1], L_0x600001384820, L_0x600001384820, L_0x600001384820, L_0x600001384820;
LS_0x6000013848c0_0_4 .concat [ 1 1 1 1], L_0x600001384820, L_0x600001384820, L_0x600001384820, L_0x600001384820;
LS_0x6000013848c0_0_8 .concat [ 1 1 1 1], L_0x600001384820, L_0x600001384820, L_0x600001384820, L_0x600001384820;
LS_0x6000013848c0_0_12 .concat [ 1 1 1 1], L_0x600001384820, L_0x600001384820, L_0x600001384820, L_0x600001384820;
L_0x6000013848c0 .concat [ 4 4 4 4], LS_0x6000013848c0_0_0, LS_0x6000013848c0_0_4, LS_0x6000013848c0_0_8, LS_0x6000013848c0_0_12;
L_0x600001384960 .concat [ 16 16 0 0], L_0x600001384780, L_0x6000013848c0;
S_0x138fd09d0 .scope generate, "wire_col0[0]" "wire_col0[0]" 9 198, 9 198 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea1c0 .param/l "row" 1 9 198, +C4<00>;
L_0x60000098ae60 .functor BUFZ 8, v0x6000010417a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fce0a0 .scope generate, "wire_col0[1]" "wire_col0[1]" 9 198, 9 198 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea240 .param/l "row" 1 9 198, +C4<01>;
L_0x60000098aed0 .functor BUFZ 8, v0x600001041a70_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fce210 .scope generate, "wire_col0[2]" "wire_col0[2]" 9 198, 9 198 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea2c0 .param/l "row" 1 9 198, +C4<010>;
L_0x60000098af40 .functor BUFZ 8, v0x600001041d40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fce380 .scope generate, "wire_col0[3]" "wire_col0[3]" 9 198, 9 198 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea340 .param/l "row" 1 9 198, +C4<011>;
L_0x60000098afb0 .functor BUFZ 8, v0x600001042010_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x138fcba50 .scope generate, "wire_output[0]" "wire_output[0]" 9 279, 9 279 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea3c0 .param/l "col" 1 9 279, +C4<00>;
L_0x600000986530 .functor BUFZ 32, v0x600001041440_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000011af9f0_0 .net *"_ivl_2", 31 0, L_0x600000986530;  1 drivers
S_0x138fcbbc0 .scope generate, "wire_output[1]" "wire_output[1]" 9 279, 9 279 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea440 .param/l "col" 1 9 279, +C4<01>;
L_0x6000009865a0 .functor BUFZ 32, v0x600001041560_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000011afa80_0 .net *"_ivl_2", 31 0, L_0x6000009865a0;  1 drivers
S_0x138fcbd30 .scope generate, "wire_output[2]" "wire_output[2]" 9 279, 9 279 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea4c0 .param/l "col" 1 9 279, +C4<010>;
L_0x600000986610 .functor BUFZ 32, v0x600001041680_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000011afb10_0 .net *"_ivl_2", 31 0, L_0x600000986610;  1 drivers
S_0x138fc5160 .scope generate, "wire_output[3]" "wire_output[3]" 9 279, 9 279 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea540 .param/l "col" 1 9 279, +C4<011>;
L_0x600000986680 .functor BUFZ 32, L_0x6000009864c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000011afba0_0 .net *"_ivl_2", 31 0, L_0x600000986680;  1 drivers
S_0x138fc52d0 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 9 206, 9 206 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea5c0 .param/l "col" 1 9 206, +C4<00>;
S_0x138fc5440 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 9 206, 9 206 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea640 .param/l "col" 1 9 206, +C4<01>;
S_0x138fc55b0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 9 206, 9 206 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea6c0 .param/l "col" 1 9 206, +C4<010>;
S_0x138fc5720 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 9 206, 9 206 0, S_0x138fc9750;
 .timescale 0 0;
P_0x6000038ea740 .param/l "col" 1 9 206, +C4<011>;
S_0x138fc2d00 .scope module, "sram_inst" "sram_subsystem" 6 480, 11 11 0, S_0x138ffcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x138fff3f0 .param/l "ADDR_WIDTH" 0 11 15, +C4<00000000000000000000000000010100>;
P_0x138fff430 .param/l "BANK_BITS" 1 11 69, +C4<00000000000000000000000000000010>;
P_0x138fff470 .param/l "BANK_DEPTH" 0 11 13, +C4<00000000000000000000000100000000>;
P_0x138fff4b0 .param/l "DATA_WIDTH" 0 11 14, +C4<00000000000000000000000100000000>;
P_0x138fff4f0 .param/l "NUM_BANKS" 0 11 12, +C4<00000000000000000000000000000100>;
P_0x138fff530 .param/l "WORD_BITS" 1 11 70, +C4<00000000000000000000000000001000>;
L_0x600000987640 .functor BUFZ 256, v0x6000011a4360_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000009876b0 .functor BUFZ 256, v0x6000011a4ea0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000987720 .functor BUFZ 256, v0x6000011abc30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000011ab210_0 .var/i "b", 31 0;
v0x6000011ab2a0 .array "bank_addr", 3 0, 7 0;
v0x6000011ab330_0 .net "bank_dma", 1 0, L_0x6000013806e0;  1 drivers
v0x6000011ab3c0_0 .var "bank_dma_d", 1 0;
v0x6000011ab450_0 .net "bank_mxu_a", 1 0, L_0x600001380500;  1 drivers
v0x6000011ab4e0_0 .var "bank_mxu_a_d", 1 0;
v0x6000011ab570_0 .net "bank_mxu_o", 1 0, L_0x6000013805a0;  1 drivers
v0x6000011ab600_0 .net "bank_mxu_w", 1 0, L_0x600001380460;  1 drivers
v0x6000011ab690_0 .var "bank_mxu_w_d", 1 0;
v0x6000011ab720 .array "bank_rdata", 3 0;
v0x6000011ab720_0 .net v0x6000011ab720 0, 255 0, v0x6000011a9e60_0; 1 drivers
v0x6000011ab720_1 .net v0x6000011ab720 1, 255 0, v0x6000011aa370_0; 1 drivers
v0x6000011ab720_2 .net v0x6000011ab720 2, 255 0, v0x6000011aa880_0; 1 drivers
v0x6000011ab720_3 .net v0x6000011ab720 3, 255 0, v0x6000011aad90_0; 1 drivers
v0x6000011ab7b0_0 .var "bank_re", 3 0;
v0x6000011ab840_0 .net "bank_vpu", 1 0, L_0x600001380640;  1 drivers
v0x6000011ab8d0_0 .var "bank_vpu_d", 1 0;
v0x6000011ab960 .array "bank_wdata", 3 0, 255 0;
v0x6000011ab9f0_0 .var "bank_we", 3 0;
v0x6000011aba80_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011abb10_0 .net "dma_addr", 19 0, v0x600001045cb0_0;  alias, 1 drivers
v0x6000011abba0_0 .net "dma_rdata", 255 0, L_0x600000987720;  alias, 1 drivers
v0x6000011abc30_0 .var "dma_rdata_reg", 255 0;
v0x6000011abcc0_0 .net "dma_re", 0 0, L_0x600000987100;  alias, 1 drivers
v0x6000011abd50_0 .net "dma_ready", 0 0, L_0x600001380d20;  alias, 1 drivers
v0x6000011abde0_0 .net "dma_wdata", 255 0, L_0x600000987020;  alias, 1 drivers
v0x6000011abe70_0 .net "dma_we", 0 0, L_0x600000987090;  alias, 1 drivers
v0x6000011abf00_0 .var "grant_dma", 3 0;
v0x6000011a4000_0 .var "grant_mxu_a", 3 0;
v0x6000011a4090_0 .var "grant_mxu_o", 3 0;
v0x6000011a4120_0 .var "grant_mxu_w", 3 0;
v0x6000011a41b0_0 .var "grant_vpu", 3 0;
v0x6000011a4240_0 .net "mxu_a_addr", 19 0, L_0x600001385720;  alias, 1 drivers
v0x6000011a42d0_0 .net "mxu_a_rdata", 255 0, L_0x600000987640;  alias, 1 drivers
v0x6000011a4360_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000011a43f0_0 .net "mxu_a_re", 0 0, L_0x6000013857c0;  alias, 1 drivers
v0x6000011a4480_0 .net "mxu_a_ready", 0 0, L_0x600001380be0;  alias, 1 drivers
v0x6000011a4510_0 .net "mxu_o_addr", 19 0, L_0x6000013859a0;  alias, 1 drivers
v0x6000011a45a0_0 .net "mxu_o_ready", 0 0, L_0x600001380c80;  alias, 1 drivers
v0x6000011a4630_0 .net "mxu_o_wdata", 255 0, L_0x600001385b80;  alias, 1 drivers
v0x6000011a46c0_0 .net "mxu_o_we", 0 0, L_0x600000986ae0;  alias, 1 drivers
v0x6000011a4750_0 .net "mxu_w_addr", 19 0, L_0x6000013854a0;  alias, 1 drivers
v0x6000011a47e0_0 .net "mxu_w_rdata", 255 0, v0x6000011a4870_0;  alias, 1 drivers
v0x6000011a4870_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000011a4900_0 .net "mxu_w_re", 0 0, L_0x600001385540;  alias, 1 drivers
v0x6000011a4990_0 .net "mxu_w_ready", 0 0, L_0x600001380aa0;  alias, 1 drivers
v0x6000011a4a20_0 .var "req_dma", 3 0;
v0x6000011a4ab0_0 .var "req_mxu_a", 3 0;
v0x6000011a4b40_0 .var "req_mxu_o", 3 0;
v0x6000011a4bd0_0 .var "req_mxu_w", 3 0;
v0x6000011a4c60_0 .var "req_vpu", 3 0;
v0x6000011a4cf0_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011a4d80_0 .net "vpu_addr", 19 0, v0x6000011a6490_0;  alias, 1 drivers
v0x6000011a4e10_0 .net "vpu_rdata", 255 0, L_0x6000009876b0;  alias, 1 drivers
v0x6000011a4ea0_0 .var "vpu_rdata_reg", 255 0;
v0x6000011a4f30_0 .net "vpu_re", 0 0, L_0x600000986ed0;  alias, 1 drivers
v0x6000011a4fc0_0 .net "vpu_ready", 0 0, L_0x600001380b40;  alias, 1 drivers
v0x6000011a5050_0 .net "vpu_wdata", 255 0, L_0x600000986df0;  alias, 1 drivers
v0x6000011a50e0_0 .net "vpu_we", 0 0, L_0x600000986e60;  alias, 1 drivers
v0x6000011a5170_0 .net "word_dma", 7 0, L_0x600001380a00;  1 drivers
v0x6000011a5200_0 .net "word_mxu_a", 7 0, L_0x600001380820;  1 drivers
v0x6000011a5290_0 .net "word_mxu_o", 7 0, L_0x6000013808c0;  1 drivers
v0x6000011a5320_0 .net "word_mxu_w", 7 0, L_0x600001380780;  1 drivers
v0x6000011a53b0_0 .net "word_vpu", 7 0, L_0x600001380960;  1 drivers
E_0x6000038eaf40/0 .event anyedge, v0x6000011ab690_0, v0x6000011a9e60_0, v0x6000011aa370_0, v0x6000011aa880_0;
E_0x6000038eaf40/1 .event anyedge, v0x6000011aad90_0, v0x6000011ab4e0_0, v0x6000011ab8d0_0, v0x6000011ab3c0_0;
E_0x6000038eaf40 .event/or E_0x6000038eaf40/0, E_0x6000038eaf40/1;
E_0x6000038eafc0/0 .event anyedge, v0x6000011a4bd0_0, v0x6000011a4ab0_0, v0x6000011a4b40_0, v0x6000011a4c60_0;
E_0x6000038eafc0/1 .event anyedge, v0x6000011a4a20_0, v0x6000011a4120_0, v0x6000011a5320_0, v0x6000011a4000_0;
E_0x6000038eafc0/2 .event anyedge, v0x6000011a5200_0, v0x6000011a4090_0, v0x6000011a5290_0, v0x6000011a4630_0;
E_0x6000038eafc0/3 .event anyedge, v0x6000011a41b0_0, v0x6000011a53b0_0, v0x6000011a5050_0, v0x6000011a50e0_0;
E_0x6000038eafc0/4 .event anyedge, v0x6000011a4f30_0, v0x6000011abf00_0, v0x6000011a5170_0, v0x600001045f80_0;
E_0x6000038eafc0/5 .event anyedge, v0x6000010460a0_0, v0x600001045dd0_0;
E_0x6000038eafc0 .event/or E_0x6000038eafc0/0, E_0x6000038eafc0/1, E_0x6000038eafc0/2, E_0x6000038eafc0/3, E_0x6000038eafc0/4, E_0x6000038eafc0/5;
E_0x6000038eb000/0 .event anyedge, v0x6000011a4900_0, v0x6000011ab600_0, v0x6000011a43f0_0, v0x6000011ab450_0;
E_0x6000038eb000/1 .event anyedge, v0x6000011a46c0_0, v0x6000011ab570_0, v0x6000011a50e0_0, v0x6000011a4f30_0;
E_0x6000038eb000/2 .event anyedge, v0x6000011ab840_0, v0x6000010460a0_0, v0x600001045dd0_0, v0x6000011ab330_0;
E_0x6000038eb000 .event/or E_0x6000038eb000/0, E_0x6000038eb000/1, E_0x6000038eb000/2;
L_0x600001387f20 .part v0x6000011ab9f0_0, 0, 1;
L_0x600001380000 .part v0x6000011ab7b0_0, 0, 1;
L_0x6000013800a0 .part v0x6000011ab9f0_0, 1, 1;
L_0x600001380140 .part v0x6000011ab7b0_0, 1, 1;
L_0x6000013801e0 .part v0x6000011ab9f0_0, 2, 1;
L_0x600001380280 .part v0x6000011ab7b0_0, 2, 1;
L_0x600001380320 .part v0x6000011ab9f0_0, 3, 1;
L_0x6000013803c0 .part v0x6000011ab7b0_0, 3, 1;
L_0x600001380460 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013854a0 (v0x6000011aafd0_0) S_0x138ffeeb0;
L_0x600001380500 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x600001385720 (v0x6000011aafd0_0) S_0x138ffeeb0;
L_0x6000013805a0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, L_0x6000013859a0 (v0x6000011aafd0_0) S_0x138ffeeb0;
L_0x600001380640 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x6000011a6490_0 (v0x6000011aafd0_0) S_0x138ffeeb0;
L_0x6000013806e0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank, 2, v0x600001045cb0_0 (v0x6000011aafd0_0) S_0x138ffeeb0;
L_0x600001380780 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013854a0 (v0x6000011ab0f0_0) S_0x138fbf600;
L_0x600001380820 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x600001385720 (v0x6000011ab0f0_0) S_0x138fbf600;
L_0x6000013808c0 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, L_0x6000013859a0 (v0x6000011ab0f0_0) S_0x138fbf600;
L_0x600001380960 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x6000011a6490_0 (v0x6000011ab0f0_0) S_0x138fbf600;
L_0x600001380a00 .ufunc/vec4 TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word, 8, v0x600001045cb0_0 (v0x6000011ab0f0_0) S_0x138fbf600;
L_0x600001380aa0 .part/v v0x6000011a4120_0, L_0x600001380460, 1;
L_0x600001380be0 .part/v v0x6000011a4000_0, L_0x600001380500, 1;
L_0x600001380c80 .part/v v0x6000011a4090_0, L_0x6000013805a0, 1;
L_0x600001380b40 .part/v v0x6000011a41b0_0, L_0x600001380640, 1;
L_0x600001380d20 .part/v v0x6000011abf00_0, L_0x6000013806e0, 1;
S_0x138fff7e0 .scope generate, "bank_gen[0]" "bank_gen[0]" 11 184, 11 184 0, S_0x138fc2d00;
 .timescale 0 0;
P_0x6000038eb040 .param/l "i" 1 11 184, +C4<00>;
S_0x138fff950 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fff7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd4700 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd4740 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000011ab2a0_0 .array/port v0x6000011ab2a0, 0;
v0x6000011a9c20_0 .net "addr", 7 0, v0x6000011ab2a0_0;  1 drivers
v0x6000011a9cb0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011a9d40_0 .var/i "i", 31 0;
v0x6000011a9dd0 .array "mem", 255 0, 255 0;
v0x6000011a9e60_0 .var "rdata", 255 0;
v0x6000011a9ef0_0 .net "re", 0 0, L_0x600001380000;  1 drivers
v0x6000011ab960_0 .array/port v0x6000011ab960, 0;
v0x6000011a9f80_0 .net "wdata", 255 0, v0x6000011ab960_0;  1 drivers
v0x6000011aa010_0 .net "we", 0 0, L_0x600001387f20;  1 drivers
S_0x138fffac0 .scope generate, "bank_gen[1]" "bank_gen[1]" 11 184, 11 184 0, S_0x138fc2d00;
 .timescale 0 0;
P_0x6000038eb180 .param/l "i" 1 11 184, +C4<01>;
S_0x138fffc30 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fffac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd5200 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd5240 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000011ab2a0_1 .array/port v0x6000011ab2a0, 1;
v0x6000011aa130_0 .net "addr", 7 0, v0x6000011ab2a0_1;  1 drivers
v0x6000011aa1c0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011aa250_0 .var/i "i", 31 0;
v0x6000011aa2e0 .array "mem", 255 0, 255 0;
v0x6000011aa370_0 .var "rdata", 255 0;
v0x6000011aa400_0 .net "re", 0 0, L_0x600001380140;  1 drivers
v0x6000011ab960_1 .array/port v0x6000011ab960, 1;
v0x6000011aa490_0 .net "wdata", 255 0, v0x6000011ab960_1;  1 drivers
v0x6000011aa520_0 .net "we", 0 0, L_0x6000013800a0;  1 drivers
S_0x138fffda0 .scope generate, "bank_gen[2]" "bank_gen[2]" 11 184, 11 184 0, S_0x138fc2d00;
 .timescale 0 0;
P_0x6000038eb2c0 .param/l "i" 1 11 184, +C4<010>;
S_0x138ffea60 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138fffda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd5280 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd52c0 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000011ab2a0_2 .array/port v0x6000011ab2a0, 2;
v0x6000011aa640_0 .net "addr", 7 0, v0x6000011ab2a0_2;  1 drivers
v0x6000011aa6d0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011aa760_0 .var/i "i", 31 0;
v0x6000011aa7f0 .array "mem", 255 0, 255 0;
v0x6000011aa880_0 .var "rdata", 255 0;
v0x6000011aa910_0 .net "re", 0 0, L_0x600001380280;  1 drivers
v0x6000011ab960_2 .array/port v0x6000011ab960, 2;
v0x6000011aa9a0_0 .net "wdata", 255 0, v0x6000011ab960_2;  1 drivers
v0x6000011aaa30_0 .net "we", 0 0, L_0x6000013801e0;  1 drivers
S_0x138ffebd0 .scope generate, "bank_gen[3]" "bank_gen[3]" 11 184, 11 184 0, S_0x138fc2d00;
 .timescale 0 0;
P_0x6000038eb400 .param/l "i" 1 11 184, +C4<011>;
S_0x138ffed40 .scope module, "bank_inst" "sram_bank" 11 188, 11 253 0, S_0x138ffebd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600000cd5300 .param/l "DEPTH" 0 11 254, +C4<00000000000000000000000100000000>;
P_0x600000cd5340 .param/l "WIDTH" 0 11 255, +C4<00000000000000000000000100000000>;
v0x6000011ab2a0_3 .array/port v0x6000011ab2a0, 3;
v0x6000011aab50_0 .net "addr", 7 0, v0x6000011ab2a0_3;  1 drivers
v0x6000011aabe0_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011aac70_0 .var/i "i", 31 0;
v0x6000011aad00 .array "mem", 255 0, 255 0;
v0x6000011aad90_0 .var "rdata", 255 0;
v0x6000011aae20_0 .net "re", 0 0, L_0x6000013803c0;  1 drivers
v0x6000011ab960_3 .array/port v0x6000011ab960, 3;
v0x6000011aaeb0_0 .net "wdata", 255 0, v0x6000011ab960_3;  1 drivers
v0x6000011aaf40_0 .net "we", 0 0, L_0x600001380320;  1 drivers
S_0x138ffeeb0 .scope function.vec4.s2, "get_bank" "get_bank" 11 73, 11 73 0, S_0x138fc2d00;
 .timescale 0 0;
v0x6000011aafd0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x138ffeeb0
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_bank ;
    %load/vec4 v0x6000011aafd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000011aafd0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x138fbf600 .scope function.vec4.s8, "get_word" "get_word" 11 81, 11 81 0, S_0x138fc2d00;
 .timescale 0 0;
v0x6000011ab0f0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x138fbf600
TD_tb_top.dut.tpc_gen\x5B3\x5D.tpc_inst.sram_inst.get_word ;
    %load/vec4 v0x6000011ab0f0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x138fbf970 .scope module, "vpu_inst" "vector_unit" 6 407, 12 17 0, S_0x138ffcae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x139026400 .param/l "DATA_WIDTH" 0 12 19, +C4<00000000000000000000000000010000>;
P_0x139026440 .param/l "LANES" 0 12 18, +C4<00000000000000000000000000010000>;
P_0x139026480 .param/l "REDUCE_STAGES" 1 12 181, +C4<00000000000000000000000000000100>;
P_0x1390264c0 .param/l "SRAM_ADDR_W" 0 12 21, +C4<00000000000000000000000000010100>;
P_0x139026500 .param/l "S_DECODE" 1 12 92, C4<001>;
P_0x139026540 .param/l "S_DONE" 1 12 97, C4<110>;
P_0x139026580 .param/l "S_EXECUTE" 1 12 93, C4<010>;
P_0x1390265c0 .param/l "S_IDLE" 1 12 91, C4<000>;
P_0x139026600 .param/l "S_MEM_WAIT" 1 12 94, C4<011>;
P_0x139026640 .param/l "S_REDUCE" 1 12 95, C4<100>;
P_0x139026680 .param/l "S_WRITEBACK" 1 12 96, C4<101>;
P_0x1390266c0 .param/l "VOP_ADD" 1 12 59, C4<00000001>;
P_0x139026700 .param/l "VOP_BCAST" 1 12 73, C4<00110010>;
P_0x139026740 .param/l "VOP_GELU" 1 12 64, C4<00010001>;
P_0x139026780 .param/l "VOP_LOAD" 1 12 71, C4<00110000>;
P_0x1390267c0 .param/l "VOP_MADD" 1 12 62, C4<00000100>;
P_0x139026800 .param/l "VOP_MAX" 1 12 69, C4<00100001>;
P_0x139026840 .param/l "VOP_MIN" 1 12 70, C4<00100010>;
P_0x139026880 .param/l "VOP_MOV" 1 12 74, C4<00110011>;
P_0x1390268c0 .param/l "VOP_MUL" 1 12 61, C4<00000011>;
P_0x139026900 .param/l "VOP_RELU" 1 12 63, C4<00010000>;
P_0x139026940 .param/l "VOP_SIGMOID" 1 12 66, C4<00010011>;
P_0x139026980 .param/l "VOP_SILU" 1 12 65, C4<00010010>;
P_0x1390269c0 .param/l "VOP_STORE" 1 12 72, C4<00110001>;
P_0x139026a00 .param/l "VOP_SUB" 1 12 60, C4<00000010>;
P_0x139026a40 .param/l "VOP_SUM" 1 12 68, C4<00100000>;
P_0x139026a80 .param/l "VOP_TANH" 1 12 67, C4<00010100>;
P_0x139026ac0 .param/l "VOP_ZERO" 1 12 75, C4<00110100>;
P_0x139026b00 .param/l "VREG_COUNT" 0 12 20, +C4<00000000000000000000000000100000>;
L_0x600000986c30 .functor BUFZ 256, L_0x6000013875c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000986ca0 .functor BUFZ 256, L_0x600001387700, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000986d10 .functor BUFZ 1, v0x6000011a5d40_0, C4<0>, C4<0>, C4<0>;
L_0x600000986df0 .functor BUFZ 256, v0x6000011a67f0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600000986e60 .functor BUFZ 1, v0x6000011a6910_0, C4<0>, C4<0>, C4<0>;
L_0x600000986ed0 .functor BUFZ 1, v0x6000011a6640_0, C4<0>, C4<0>, C4<0>;
v0x6000011a5440_0 .net *"_ivl_48", 255 0, L_0x6000013875c0;  1 drivers
v0x6000011a54d0_0 .net *"_ivl_50", 6 0, L_0x600001387660;  1 drivers
L_0x1400dabe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011a5560_0 .net *"_ivl_53", 1 0, L_0x1400dabe8;  1 drivers
v0x6000011a55f0_0 .net *"_ivl_56", 255 0, L_0x600001387700;  1 drivers
v0x6000011a5680_0 .net *"_ivl_58", 6 0, L_0x6000013877a0;  1 drivers
L_0x1400dac30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000011a5710_0 .net *"_ivl_61", 1 0, L_0x1400dac30;  1 drivers
L_0x1400dac78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000011a57a0_0 .net/2u *"_ivl_64", 2 0, L_0x1400dac78;  1 drivers
v0x6000011a5830_0 .var "addr_reg", 19 0;
v0x6000011a58c0_0 .var "alu_result", 255 0;
v0x6000011a5950_0 .net "clk", 0 0, v0x60000119f8d0_0;  alias, 1 drivers
v0x6000011a59e0_0 .net "cmd", 127 0, v0x600001041170_0;  alias, 1 drivers
v0x6000011a5a70_0 .net "cmd_done", 0 0, L_0x600000986d10;  alias, 1 drivers
v0x6000011a5b00_0 .net "cmd_ready", 0 0, L_0x600001387840;  alias, 1 drivers
v0x6000011a5b90_0 .var "cmd_reg", 127 0;
v0x6000011a5c20_0 .net "cmd_valid", 0 0, L_0x60000098a920;  alias, 1 drivers
v0x6000011a5cb0_0 .net "count", 15 0, L_0x600001387520;  1 drivers
v0x6000011a5d40_0 .var "done_reg", 0 0;
v0x6000011a5dd0_0 .var "elem_count", 15 0;
v0x6000011a5e60_0 .net "imm", 15 0, L_0x6000013873e0;  1 drivers
v0x6000011a5ef0_0 .var/i "lane", 31 0;
v0x6000011a5f80 .array "lane_a", 15 0;
v0x6000011a5f80_0 .net v0x6000011a5f80 0, 15 0, L_0x600001385cc0; 1 drivers
v0x6000011a5f80_1 .net v0x6000011a5f80 1, 15 0, L_0x600001385e00; 1 drivers
v0x6000011a5f80_2 .net v0x6000011a5f80 2, 15 0, L_0x600001385f40; 1 drivers
v0x6000011a5f80_3 .net v0x6000011a5f80 3, 15 0, L_0x600001386080; 1 drivers
v0x6000011a5f80_4 .net v0x6000011a5f80 4, 15 0, L_0x6000013861c0; 1 drivers
v0x6000011a5f80_5 .net v0x6000011a5f80 5, 15 0, L_0x600001386300; 1 drivers
v0x6000011a5f80_6 .net v0x6000011a5f80 6, 15 0, L_0x600001386440; 1 drivers
v0x6000011a5f80_7 .net v0x6000011a5f80 7, 15 0, L_0x600001386580; 1 drivers
v0x6000011a5f80_8 .net v0x6000011a5f80 8, 15 0, L_0x6000013866c0; 1 drivers
v0x6000011a5f80_9 .net v0x6000011a5f80 9, 15 0, L_0x600001386800; 1 drivers
v0x6000011a5f80_10 .net v0x6000011a5f80 10, 15 0, L_0x6000013869e0; 1 drivers
v0x6000011a5f80_11 .net v0x6000011a5f80 11, 15 0, L_0x600001386a80; 1 drivers
v0x6000011a5f80_12 .net v0x6000011a5f80 12, 15 0, L_0x600001386bc0; 1 drivers
v0x6000011a5f80_13 .net v0x6000011a5f80 13, 15 0, L_0x600001386d00; 1 drivers
v0x6000011a5f80_14 .net v0x6000011a5f80 14, 15 0, L_0x600001386e40; 1 drivers
v0x6000011a5f80_15 .net v0x6000011a5f80 15, 15 0, L_0x600001386f80; 1 drivers
v0x6000011a6010 .array "lane_b", 15 0;
v0x6000011a6010_0 .net v0x6000011a6010 0, 15 0, L_0x600001385d60; 1 drivers
v0x6000011a6010_1 .net v0x6000011a6010 1, 15 0, L_0x600001385ea0; 1 drivers
v0x6000011a6010_2 .net v0x6000011a6010 2, 15 0, L_0x600001385fe0; 1 drivers
v0x6000011a6010_3 .net v0x6000011a6010 3, 15 0, L_0x600001386120; 1 drivers
v0x6000011a6010_4 .net v0x6000011a6010 4, 15 0, L_0x600001386260; 1 drivers
v0x6000011a6010_5 .net v0x6000011a6010 5, 15 0, L_0x6000013863a0; 1 drivers
v0x6000011a6010_6 .net v0x6000011a6010 6, 15 0, L_0x6000013864e0; 1 drivers
v0x6000011a6010_7 .net v0x6000011a6010 7, 15 0, L_0x600001386620; 1 drivers
v0x6000011a6010_8 .net v0x6000011a6010 8, 15 0, L_0x600001386760; 1 drivers
v0x6000011a6010_9 .net v0x6000011a6010 9, 15 0, L_0x600001386940; 1 drivers
v0x6000011a6010_10 .net v0x6000011a6010 10, 15 0, L_0x6000013868a0; 1 drivers
v0x6000011a6010_11 .net v0x6000011a6010 11, 15 0, L_0x600001386b20; 1 drivers
v0x6000011a6010_12 .net v0x6000011a6010 12, 15 0, L_0x600001386c60; 1 drivers
v0x6000011a6010_13 .net v0x6000011a6010 13, 15 0, L_0x600001386da0; 1 drivers
v0x6000011a6010_14 .net v0x6000011a6010 14, 15 0, L_0x600001386ee0; 1 drivers
v0x6000011a6010_15 .net v0x6000011a6010 15, 15 0, L_0x600001387020; 1 drivers
v0x6000011a60a0 .array "lane_result", 15 0, 15 0;
v0x6000011a6130_0 .net "mem_addr", 19 0, L_0x600001387480;  1 drivers
v0x6000011a61c0_0 .net "opcode", 7 0, L_0x6000013870c0;  1 drivers
v0x6000011a6250_0 .var "reduce_result", 15 0;
v0x6000011a62e0 .array "reduce_tree", 79 0, 15 0;
v0x6000011a6370_0 .net "rst_n", 0 0, v0x600001198bd0_0;  alias, 1 drivers
v0x6000011a6400_0 .net "sram_addr", 19 0, v0x6000011a6490_0;  alias, 1 drivers
v0x6000011a6490_0 .var "sram_addr_reg", 19 0;
v0x6000011a6520_0 .net "sram_rdata", 255 0, L_0x6000009876b0;  alias, 1 drivers
v0x6000011a65b0_0 .net "sram_re", 0 0, L_0x600000986ed0;  alias, 1 drivers
v0x6000011a6640_0 .var "sram_re_reg", 0 0;
v0x6000011a66d0_0 .net "sram_ready", 0 0, L_0x600001380b40;  alias, 1 drivers
v0x6000011a6760_0 .net "sram_wdata", 255 0, L_0x600000986df0;  alias, 1 drivers
v0x6000011a67f0_0 .var "sram_wdata_reg", 255 0;
v0x6000011a6880_0 .net "sram_we", 0 0, L_0x600000986e60;  alias, 1 drivers
v0x6000011a6910_0 .var "sram_we_reg", 0 0;
v0x6000011a69a0_0 .var/i "stage", 31 0;
v0x6000011a6a30_0 .var "state", 2 0;
v0x6000011a6ac0_0 .net "subop", 7 0, L_0x600001387160;  1 drivers
v0x6000011a6b50_0 .net "vd", 4 0, L_0x600001387200;  1 drivers
v0x6000011a6be0 .array "vrf", 31 0, 255 0;
v0x6000011a6c70_0 .net "vs1", 4 0, L_0x6000013872a0;  1 drivers
v0x6000011a6d00_0 .net "vs1_data", 255 0, L_0x600000986c30;  1 drivers
v0x6000011a6d90_0 .net "vs2", 4 0, L_0x600001387340;  1 drivers
v0x6000011a6e20_0 .net "vs2_data", 255 0, L_0x600000986ca0;  1 drivers
E_0x6000038ebd00/0 .event anyedge, v0x6000011a5f80_0, v0x6000011a5f80_1, v0x6000011a5f80_2, v0x6000011a5f80_3;
E_0x6000038ebd00/1 .event anyedge, v0x6000011a5f80_4, v0x6000011a5f80_5, v0x6000011a5f80_6, v0x6000011a5f80_7;
E_0x6000038ebd00/2 .event anyedge, v0x6000011a5f80_8, v0x6000011a5f80_9, v0x6000011a5f80_10, v0x6000011a5f80_11;
E_0x6000038ebd00/3 .event anyedge, v0x6000011a5f80_12, v0x6000011a5f80_13, v0x6000011a5f80_14, v0x6000011a5f80_15;
v0x6000011a62e0_0 .array/port v0x6000011a62e0, 0;
v0x6000011a62e0_1 .array/port v0x6000011a62e0, 1;
v0x6000011a62e0_2 .array/port v0x6000011a62e0, 2;
E_0x6000038ebd00/4 .event anyedge, v0x6000011a6ac0_0, v0x6000011a62e0_0, v0x6000011a62e0_1, v0x6000011a62e0_2;
v0x6000011a62e0_3 .array/port v0x6000011a62e0, 3;
v0x6000011a62e0_4 .array/port v0x6000011a62e0, 4;
v0x6000011a62e0_5 .array/port v0x6000011a62e0, 5;
v0x6000011a62e0_6 .array/port v0x6000011a62e0, 6;
E_0x6000038ebd00/5 .event anyedge, v0x6000011a62e0_3, v0x6000011a62e0_4, v0x6000011a62e0_5, v0x6000011a62e0_6;
v0x6000011a62e0_7 .array/port v0x6000011a62e0, 7;
v0x6000011a62e0_8 .array/port v0x6000011a62e0, 8;
v0x6000011a62e0_9 .array/port v0x6000011a62e0, 9;
v0x6000011a62e0_10 .array/port v0x6000011a62e0, 10;
E_0x6000038ebd00/6 .event anyedge, v0x6000011a62e0_7, v0x6000011a62e0_8, v0x6000011a62e0_9, v0x6000011a62e0_10;
v0x6000011a62e0_11 .array/port v0x6000011a62e0, 11;
v0x6000011a62e0_12 .array/port v0x6000011a62e0, 12;
v0x6000011a62e0_13 .array/port v0x6000011a62e0, 13;
v0x6000011a62e0_14 .array/port v0x6000011a62e0, 14;
E_0x6000038ebd00/7 .event anyedge, v0x6000011a62e0_11, v0x6000011a62e0_12, v0x6000011a62e0_13, v0x6000011a62e0_14;
v0x6000011a62e0_15 .array/port v0x6000011a62e0, 15;
v0x6000011a62e0_16 .array/port v0x6000011a62e0, 16;
v0x6000011a62e0_17 .array/port v0x6000011a62e0, 17;
v0x6000011a62e0_18 .array/port v0x6000011a62e0, 18;
E_0x6000038ebd00/8 .event anyedge, v0x6000011a62e0_15, v0x6000011a62e0_16, v0x6000011a62e0_17, v0x6000011a62e0_18;
v0x6000011a62e0_19 .array/port v0x6000011a62e0, 19;
v0x6000011a62e0_20 .array/port v0x6000011a62e0, 20;
v0x6000011a62e0_21 .array/port v0x6000011a62e0, 21;
v0x6000011a62e0_22 .array/port v0x6000011a62e0, 22;
E_0x6000038ebd00/9 .event anyedge, v0x6000011a62e0_19, v0x6000011a62e0_20, v0x6000011a62e0_21, v0x6000011a62e0_22;
v0x6000011a62e0_23 .array/port v0x6000011a62e0, 23;
v0x6000011a62e0_24 .array/port v0x6000011a62e0, 24;
v0x6000011a62e0_25 .array/port v0x6000011a62e0, 25;
v0x6000011a62e0_26 .array/port v0x6000011a62e0, 26;
E_0x6000038ebd00/10 .event anyedge, v0x6000011a62e0_23, v0x6000011a62e0_24, v0x6000011a62e0_25, v0x6000011a62e0_26;
v0x6000011a62e0_27 .array/port v0x6000011a62e0, 27;
v0x6000011a62e0_28 .array/port v0x6000011a62e0, 28;
v0x6000011a62e0_29 .array/port v0x6000011a62e0, 29;
v0x6000011a62e0_30 .array/port v0x6000011a62e0, 30;
E_0x6000038ebd00/11 .event anyedge, v0x6000011a62e0_27, v0x6000011a62e0_28, v0x6000011a62e0_29, v0x6000011a62e0_30;
v0x6000011a62e0_31 .array/port v0x6000011a62e0, 31;
v0x6000011a62e0_32 .array/port v0x6000011a62e0, 32;
v0x6000011a62e0_33 .array/port v0x6000011a62e0, 33;
v0x6000011a62e0_34 .array/port v0x6000011a62e0, 34;
E_0x6000038ebd00/12 .event anyedge, v0x6000011a62e0_31, v0x6000011a62e0_32, v0x6000011a62e0_33, v0x6000011a62e0_34;
v0x6000011a62e0_35 .array/port v0x6000011a62e0, 35;
v0x6000011a62e0_36 .array/port v0x6000011a62e0, 36;
v0x6000011a62e0_37 .array/port v0x6000011a62e0, 37;
v0x6000011a62e0_38 .array/port v0x6000011a62e0, 38;
E_0x6000038ebd00/13 .event anyedge, v0x6000011a62e0_35, v0x6000011a62e0_36, v0x6000011a62e0_37, v0x6000011a62e0_38;
v0x6000011a62e0_39 .array/port v0x6000011a62e0, 39;
v0x6000011a62e0_40 .array/port v0x6000011a62e0, 40;
v0x6000011a62e0_41 .array/port v0x6000011a62e0, 41;
v0x6000011a62e0_42 .array/port v0x6000011a62e0, 42;
E_0x6000038ebd00/14 .event anyedge, v0x6000011a62e0_39, v0x6000011a62e0_40, v0x6000011a62e0_41, v0x6000011a62e0_42;
v0x6000011a62e0_43 .array/port v0x6000011a62e0, 43;
v0x6000011a62e0_44 .array/port v0x6000011a62e0, 44;
v0x6000011a62e0_45 .array/port v0x6000011a62e0, 45;
v0x6000011a62e0_46 .array/port v0x6000011a62e0, 46;
E_0x6000038ebd00/15 .event anyedge, v0x6000011a62e0_43, v0x6000011a62e0_44, v0x6000011a62e0_45, v0x6000011a62e0_46;
v0x6000011a62e0_47 .array/port v0x6000011a62e0, 47;
v0x6000011a62e0_48 .array/port v0x6000011a62e0, 48;
v0x6000011a62e0_49 .array/port v0x6000011a62e0, 49;
v0x6000011a62e0_50 .array/port v0x6000011a62e0, 50;
E_0x6000038ebd00/16 .event anyedge, v0x6000011a62e0_47, v0x6000011a62e0_48, v0x6000011a62e0_49, v0x6000011a62e0_50;
v0x6000011a62e0_51 .array/port v0x6000011a62e0, 51;
v0x6000011a62e0_52 .array/port v0x6000011a62e0, 52;
v0x6000011a62e0_53 .array/port v0x6000011a62e0, 53;
v0x6000011a62e0_54 .array/port v0x6000011a62e0, 54;
E_0x6000038ebd00/17 .event anyedge, v0x6000011a62e0_51, v0x6000011a62e0_52, v0x6000011a62e0_53, v0x6000011a62e0_54;
v0x6000011a62e0_55 .array/port v0x6000011a62e0, 55;
v0x6000011a62e0_56 .array/port v0x6000011a62e0, 56;
v0x6000011a62e0_57 .array/port v0x6000011a62e0, 57;
v0x6000011a62e0_58 .array/port v0x6000011a62e0, 58;
E_0x6000038ebd00/18 .event anyedge, v0x6000011a62e0_55, v0x6000011a62e0_56, v0x6000011a62e0_57, v0x6000011a62e0_58;
v0x6000011a62e0_59 .array/port v0x6000011a62e0, 59;
v0x6000011a62e0_60 .array/port v0x6000011a62e0, 60;
v0x6000011a62e0_61 .array/port v0x6000011a62e0, 61;
v0x6000011a62e0_62 .array/port v0x6000011a62e0, 62;
E_0x6000038ebd00/19 .event anyedge, v0x6000011a62e0_59, v0x6000011a62e0_60, v0x6000011a62e0_61, v0x6000011a62e0_62;
v0x6000011a62e0_63 .array/port v0x6000011a62e0, 63;
v0x6000011a62e0_64 .array/port v0x6000011a62e0, 64;
v0x6000011a62e0_65 .array/port v0x6000011a62e0, 65;
v0x6000011a62e0_66 .array/port v0x6000011a62e0, 66;
E_0x6000038ebd00/20 .event anyedge, v0x6000011a62e0_63, v0x6000011a62e0_64, v0x6000011a62e0_65, v0x6000011a62e0_66;
v0x6000011a62e0_67 .array/port v0x6000011a62e0, 67;
v0x6000011a62e0_68 .array/port v0x6000011a62e0, 68;
v0x6000011a62e0_69 .array/port v0x6000011a62e0, 69;
v0x6000011a62e0_70 .array/port v0x6000011a62e0, 70;
E_0x6000038ebd00/21 .event anyedge, v0x6000011a62e0_67, v0x6000011a62e0_68, v0x6000011a62e0_69, v0x6000011a62e0_70;
v0x6000011a62e0_71 .array/port v0x6000011a62e0, 71;
v0x6000011a62e0_72 .array/port v0x6000011a62e0, 72;
v0x6000011a62e0_73 .array/port v0x6000011a62e0, 73;
v0x6000011a62e0_74 .array/port v0x6000011a62e0, 74;
E_0x6000038ebd00/22 .event anyedge, v0x6000011a62e0_71, v0x6000011a62e0_72, v0x6000011a62e0_73, v0x6000011a62e0_74;
v0x6000011a62e0_75 .array/port v0x6000011a62e0, 75;
v0x6000011a62e0_76 .array/port v0x6000011a62e0, 76;
v0x6000011a62e0_77 .array/port v0x6000011a62e0, 77;
v0x6000011a62e0_78 .array/port v0x6000011a62e0, 78;
E_0x6000038ebd00/23 .event anyedge, v0x6000011a62e0_75, v0x6000011a62e0_76, v0x6000011a62e0_77, v0x6000011a62e0_78;
v0x6000011a62e0_79 .array/port v0x6000011a62e0, 79;
E_0x6000038ebd00/24 .event anyedge, v0x6000011a62e0_79;
E_0x6000038ebd00 .event/or E_0x6000038ebd00/0, E_0x6000038ebd00/1, E_0x6000038ebd00/2, E_0x6000038ebd00/3, E_0x6000038ebd00/4, E_0x6000038ebd00/5, E_0x6000038ebd00/6, E_0x6000038ebd00/7, E_0x6000038ebd00/8, E_0x6000038ebd00/9, E_0x6000038ebd00/10, E_0x6000038ebd00/11, E_0x6000038ebd00/12, E_0x6000038ebd00/13, E_0x6000038ebd00/14, E_0x6000038ebd00/15, E_0x6000038ebd00/16, E_0x6000038ebd00/17, E_0x6000038ebd00/18, E_0x6000038ebd00/19, E_0x6000038ebd00/20, E_0x6000038ebd00/21, E_0x6000038ebd00/22, E_0x6000038ebd00/23, E_0x6000038ebd00/24;
L_0x600001385cc0 .part L_0x600000986c30, 0, 16;
L_0x600001385d60 .part L_0x600000986ca0, 0, 16;
L_0x600001385e00 .part L_0x600000986c30, 16, 16;
L_0x600001385ea0 .part L_0x600000986ca0, 16, 16;
L_0x600001385f40 .part L_0x600000986c30, 32, 16;
L_0x600001385fe0 .part L_0x600000986ca0, 32, 16;
L_0x600001386080 .part L_0x600000986c30, 48, 16;
L_0x600001386120 .part L_0x600000986ca0, 48, 16;
L_0x6000013861c0 .part L_0x600000986c30, 64, 16;
L_0x600001386260 .part L_0x600000986ca0, 64, 16;
L_0x600001386300 .part L_0x600000986c30, 80, 16;
L_0x6000013863a0 .part L_0x600000986ca0, 80, 16;
L_0x600001386440 .part L_0x600000986c30, 96, 16;
L_0x6000013864e0 .part L_0x600000986ca0, 96, 16;
L_0x600001386580 .part L_0x600000986c30, 112, 16;
L_0x600001386620 .part L_0x600000986ca0, 112, 16;
L_0x6000013866c0 .part L_0x600000986c30, 128, 16;
L_0x600001386760 .part L_0x600000986ca0, 128, 16;
L_0x600001386800 .part L_0x600000986c30, 144, 16;
L_0x600001386940 .part L_0x600000986ca0, 144, 16;
L_0x6000013869e0 .part L_0x600000986c30, 160, 16;
L_0x6000013868a0 .part L_0x600000986ca0, 160, 16;
L_0x600001386a80 .part L_0x600000986c30, 176, 16;
L_0x600001386b20 .part L_0x600000986ca0, 176, 16;
L_0x600001386bc0 .part L_0x600000986c30, 192, 16;
L_0x600001386c60 .part L_0x600000986ca0, 192, 16;
L_0x600001386d00 .part L_0x600000986c30, 208, 16;
L_0x600001386da0 .part L_0x600000986ca0, 208, 16;
L_0x600001386e40 .part L_0x600000986c30, 224, 16;
L_0x600001386ee0 .part L_0x600000986ca0, 224, 16;
L_0x600001386f80 .part L_0x600000986c30, 240, 16;
L_0x600001387020 .part L_0x600000986ca0, 240, 16;
L_0x6000013870c0 .part v0x600001041170_0, 120, 8;
L_0x600001387160 .part v0x600001041170_0, 112, 8;
L_0x600001387200 .part v0x600001041170_0, 112, 5;
L_0x6000013872a0 .part v0x600001041170_0, 107, 5;
L_0x600001387340 .part v0x600001041170_0, 102, 5;
L_0x6000013873e0 .part v0x600001041170_0, 32, 16;
L_0x600001387480 .part v0x600001041170_0, 76, 20;
L_0x600001387520 .part v0x600001041170_0, 48, 16;
L_0x6000013875c0 .array/port v0x6000011a6be0, L_0x600001387660;
L_0x600001387660 .concat [ 5 2 0 0], L_0x6000013872a0, L_0x1400dabe8;
L_0x600001387700 .array/port v0x6000011a6be0, L_0x6000013877a0;
L_0x6000013877a0 .concat [ 5 2 0 0], L_0x600001387340, L_0x1400dac30;
L_0x600001387840 .cmp/eq 3, v0x6000011a6a30_0, L_0x1400dac78;
S_0x138fb28e0 .scope generate, "lane_extract[0]" "lane_extract[0]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038ebd40 .param/l "i" 1 12 117, +C4<00>;
v0x6000011a60a0_0 .array/port v0x6000011a60a0, 0;
v0x6000011a60a0_1 .array/port v0x6000011a60a0, 1;
v0x6000011a60a0_2 .array/port v0x6000011a60a0, 2;
v0x6000011a60a0_3 .array/port v0x6000011a60a0, 3;
E_0x6000038ebdc0/0 .event anyedge, v0x6000011a60a0_0, v0x6000011a60a0_1, v0x6000011a60a0_2, v0x6000011a60a0_3;
v0x6000011a60a0_4 .array/port v0x6000011a60a0, 4;
v0x6000011a60a0_5 .array/port v0x6000011a60a0, 5;
v0x6000011a60a0_6 .array/port v0x6000011a60a0, 6;
v0x6000011a60a0_7 .array/port v0x6000011a60a0, 7;
E_0x6000038ebdc0/1 .event anyedge, v0x6000011a60a0_4, v0x6000011a60a0_5, v0x6000011a60a0_6, v0x6000011a60a0_7;
v0x6000011a60a0_8 .array/port v0x6000011a60a0, 8;
v0x6000011a60a0_9 .array/port v0x6000011a60a0, 9;
v0x6000011a60a0_10 .array/port v0x6000011a60a0, 10;
v0x6000011a60a0_11 .array/port v0x6000011a60a0, 11;
E_0x6000038ebdc0/2 .event anyedge, v0x6000011a60a0_8, v0x6000011a60a0_9, v0x6000011a60a0_10, v0x6000011a60a0_11;
v0x6000011a60a0_12 .array/port v0x6000011a60a0, 12;
v0x6000011a60a0_13 .array/port v0x6000011a60a0, 13;
v0x6000011a60a0_14 .array/port v0x6000011a60a0, 14;
v0x6000011a60a0_15 .array/port v0x6000011a60a0, 15;
E_0x6000038ebdc0/3 .event anyedge, v0x6000011a60a0_12, v0x6000011a60a0_13, v0x6000011a60a0_14, v0x6000011a60a0_15;
E_0x6000038ebdc0 .event/or E_0x6000038ebdc0/0, E_0x6000038ebdc0/1, E_0x6000038ebdc0/2, E_0x6000038ebdc0/3;
E_0x6000038ebe00/0 .event anyedge, v0x6000011a6ac0_0, v0x6000011a5f80_0, v0x6000011a5f80_1, v0x6000011a5f80_2;
E_0x6000038ebe00/1 .event anyedge, v0x6000011a5f80_3, v0x6000011a5f80_4, v0x6000011a5f80_5, v0x6000011a5f80_6;
E_0x6000038ebe00/2 .event anyedge, v0x6000011a5f80_7, v0x6000011a5f80_8, v0x6000011a5f80_9, v0x6000011a5f80_10;
E_0x6000038ebe00/3 .event anyedge, v0x6000011a5f80_11, v0x6000011a5f80_12, v0x6000011a5f80_13, v0x6000011a5f80_14;
E_0x6000038ebe00/4 .event anyedge, v0x6000011a5f80_15, v0x6000011a6010_0, v0x6000011a6010_1, v0x6000011a6010_2;
E_0x6000038ebe00/5 .event anyedge, v0x6000011a6010_3, v0x6000011a6010_4, v0x6000011a6010_5, v0x6000011a6010_6;
E_0x6000038ebe00/6 .event anyedge, v0x6000011a6010_7, v0x6000011a6010_8, v0x6000011a6010_9, v0x6000011a6010_10;
E_0x6000038ebe00/7 .event anyedge, v0x6000011a6010_11, v0x6000011a6010_12, v0x6000011a6010_13, v0x6000011a6010_14;
E_0x6000038ebe00/8 .event anyedge, v0x6000011a6010_15, v0x6000011a5e60_0;
E_0x6000038ebe00 .event/or E_0x6000038ebe00/0, E_0x6000038ebe00/1, E_0x6000038ebe00/2, E_0x6000038ebe00/3, E_0x6000038ebe00/4, E_0x6000038ebe00/5, E_0x6000038ebe00/6, E_0x6000038ebe00/7, E_0x6000038ebe00/8;
S_0x138fb2a50 .scope generate, "lane_extract[1]" "lane_extract[1]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038ebe40 .param/l "i" 1 12 117, +C4<01>;
S_0x138f81b30 .scope generate, "lane_extract[2]" "lane_extract[2]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038ebec0 .param/l "i" 1 12 117, +C4<010>;
S_0x138f81ca0 .scope generate, "lane_extract[3]" "lane_extract[3]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038ebf40 .param/l "i" 1 12 117, +C4<011>;
S_0x138f81e10 .scope generate, "lane_extract[4]" "lane_extract[4]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4000 .param/l "i" 1 12 117, +C4<0100>;
S_0x138f81f80 .scope generate, "lane_extract[5]" "lane_extract[5]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4080 .param/l "i" 1 12 117, +C4<0101>;
S_0x138f82be0 .scope generate, "lane_extract[6]" "lane_extract[6]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4100 .param/l "i" 1 12 117, +C4<0110>;
S_0x138f82d50 .scope generate, "lane_extract[7]" "lane_extract[7]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4180 .param/l "i" 1 12 117, +C4<0111>;
S_0x138f82ec0 .scope generate, "lane_extract[8]" "lane_extract[8]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4200 .param/l "i" 1 12 117, +C4<01000>;
S_0x138f83030 .scope generate, "lane_extract[9]" "lane_extract[9]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4280 .param/l "i" 1 12 117, +C4<01001>;
S_0x138fb9040 .scope generate, "lane_extract[10]" "lane_extract[10]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4300 .param/l "i" 1 12 117, +C4<01010>;
S_0x138fb91b0 .scope generate, "lane_extract[11]" "lane_extract[11]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4380 .param/l "i" 1 12 117, +C4<01011>;
S_0x138fb9320 .scope generate, "lane_extract[12]" "lane_extract[12]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4400 .param/l "i" 1 12 117, +C4<01100>;
S_0x138fb3240 .scope generate, "lane_extract[13]" "lane_extract[13]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4480 .param/l "i" 1 12 117, +C4<01101>;
S_0x138fb33b0 .scope generate, "lane_extract[14]" "lane_extract[14]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4500 .param/l "i" 1 12 117, +C4<01110>;
S_0x138fb3520 .scope generate, "lane_extract[15]" "lane_extract[15]" 12 117, 12 117 0, S_0x138fbf970;
 .timescale 0 0;
P_0x6000038e4580 .param/l "i" 1 12 117, +C4<01111>;
S_0x1398401c0 .scope task, "preload_instructions" "preload_instructions" 3 144, 3 144 0, S_0x13985f420;
 .timescale -9 -12;
TD_tb_top.preload_instructions ;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001019ef0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001071950, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000010493b0, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a0e10, 4, 0;
    %vpi_call/w 3 151 "$display", "  INFO: HALT instruction preloaded to all TPCs" {0 0 0};
    %end;
S_0x138fb3ca0 .scope task, "wait_done" "wait_done" 3 158, 3 158 0, S_0x13985f420;
 .timescale -9 -12;
v0x60000119f7b0_0 .var "mask", 3 0;
v0x60000119f840_0 .var "success", 0 0;
TD_tb_top.wait_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001199680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000119f840_0, 0, 1;
T_11.9 ;
    %load/vec4 v0x600001199680_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_11.11, 5;
    %load/vec4 v0x60000119f840_0;
    %nor/r;
    %and;
T_11.11;
    %flag_set/vec4 8;
    %jmp/0xz T_11.10, 8;
    %wait E_0x6000038ff9c0;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000010c6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff7790;
    %join;
    %load/vec4 v0x600001198b40_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0x60000119f7b0_0;
    %and;
    %load/vec4 v0x60000119f7b0_0;
    %cmp/e;
    %jmp/0xz  T_11.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000119f840_0, 0, 1;
T_11.12 ;
    %load/vec4 v0x600001199680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001199680_0, 0, 32;
    %jmp T_11.9;
T_11.10 ;
    %end;
    .scope S_0x138fceb40;
T_12 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001039c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001039b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001039b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001039a70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600001039710_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001039b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600001039b00_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001039b00_0, 0;
T_12.2 ;
    %load/vec4 v0x60000103a2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001039b90_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x600001039b90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001039b90_0, 0;
T_12.5 ;
    %load/vec4 v0x600001038a20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001039a70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_12.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x600001039a70_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001039a70_0, 0;
T_12.8 ;
    %load/vec4 v0x6000010398c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.13, 9;
    %load/vec4 v0x6000010397a0_0;
    %and;
T_12.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.11, 8;
    %load/vec4 v0x600001039b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001039b00_0, 0;
T_12.11 ;
    %load/vec4 v0x60000103a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.16, 9;
    %load/vec4 v0x60000103a370_0;
    %and;
T_12.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x600001039b90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001039b90_0, 0;
T_12.14 ;
    %load/vec4 v0x600001038bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.19, 9;
    %load/vec4 v0x600001038ab0_0;
    %and;
T_12.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.17, 8;
    %load/vec4 v0x600001039a70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001039a70_0, 0;
T_12.17 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x138fceb40;
T_13 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001039c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001039290_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001038fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001039170_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001039680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010398c0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000103a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103a490_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001038990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103a0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001038750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010387e0_0, 0;
    %fork t_1, S_0x138fcc4f0;
    %jmp t_0;
    .scope S_0x138fcc4f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103f450_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x60000103f450_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000103f450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010394d0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000103f450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010393b0, 0, 4;
    %load/vec4 v0x60000103f450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103f450_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x138fceb40;
t_0 %join;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000010398c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.6, 9;
    %load/vec4 v0x6000010397a0_0;
    %and;
T_13.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010398c0_0, 0;
T_13.4 ;
    %load/vec4 v0x60000103a490_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.9, 9;
    %load/vec4 v0x60000103a370_0;
    %and;
T_13.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103a490_0, 0;
T_13.7 ;
    %load/vec4 v0x600001038bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.12, 9;
    %load/vec4 v0x600001038ab0_0;
    %and;
T_13.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038bd0_0, 0;
T_13.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001039170_0, 0;
    %load/vec4 v0x600001039dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.24;
T_13.13 ;
    %load/vec4 v0x600001039cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %load/vec4 v0x600001039d40_0;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.25 ;
    %jmp T_13.24;
T_13.14 ;
    %load/vec4 v0x6000010399e0_0;
    %assign/vec4 v0x600001038fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001039170_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.24;
T_13.15 ;
    %load/vec4 v0x600001039200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %load/vec4 v0x600001039050_0;
    %assign/vec4 v0x600001039290_0, 0;
    %load/vec4 v0x600001039050_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001038750_0, 0;
    %load/vec4 v0x600001039050_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000010387e0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.27 ;
    %jmp T_13.24;
T_13.16 ;
    %load/vec4 v0x600001038750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.29 ;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.34 ;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_13.40, 5;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001039440_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010394d0, 0, 4;
    %load/vec4 v0x600001039290_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001039440_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010393b0, 0, 4;
    %load/vec4 v0x600001039440_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.41;
T_13.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.41 ;
    %jmp T_13.39;
T_13.35 ;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.42, 5;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010393b0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.44, 5;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010393b0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010393b0, 0, 4;
    %load/vec4 v0x600001039440_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010394d0, 4;
    %assign/vec4 v0x6000010399e0_0, 0;
    %jmp T_13.45;
T_13.44 ;
    %load/vec4 v0x600001039440_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
T_13.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.43;
T_13.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.43 ;
    %jmp T_13.39;
T_13.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103a0a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.39;
T_13.37 ;
    %load/vec4 v0x6000010385a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001038cf0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.46 ;
    %jmp T_13.39;
T_13.39 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.17 ;
    %load/vec4 v0x6000010385a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.48 ;
    %jmp T_13.24;
T_13.18 ;
    %load/vec4 v0x600001038750_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.52, 6;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.54;
T_13.50 ;
    %load/vec4 v0x600001039290_0;
    %assign/vec4 v0x600001039680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010398c0_0, 0;
    %load/vec4 v0x6000010397a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.55, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.55 ;
    %jmp T_13.54;
T_13.51 ;
    %load/vec4 v0x600001039290_0;
    %assign/vec4 v0x60000103a250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103a490_0, 0;
    %load/vec4 v0x60000103a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.57, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.57 ;
    %jmp T_13.54;
T_13.52 ;
    %load/vec4 v0x600001039290_0;
    %assign/vec4 v0x600001038990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001038bd0_0, 0;
    %load/vec4 v0x600001038ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.59, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.59 ;
    %jmp T_13.54;
T_13.54 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.19 ;
    %load/vec4 v0x6000010387e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_13.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_13.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_13.64, 6;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
    %jmp T_13.66;
T_13.61 ;
    %load/vec4 v0x600001039560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.67, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.67 ;
    %jmp T_13.66;
T_13.62 ;
    %load/vec4 v0x60000103a130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.69, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.69 ;
    %jmp T_13.66;
T_13.63 ;
    %load/vec4 v0x600001038870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.71, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.71 ;
    %jmp T_13.66;
T_13.64 ;
    %load/vec4 v0x6000010385a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.73, 8;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.73 ;
    %jmp T_13.66;
T_13.66 ;
    %pop/vec4 1;
    %jmp T_13.24;
T_13.20 ;
    %load/vec4 v0x600001039ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103a0a0_0, 0;
    %load/vec4 v0x6000010399e0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.75 ;
    %jmp T_13.24;
T_13.21 ;
    %load/vec4 v0x600001039cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.77, 8;
    %load/vec4 v0x600001039d40_0;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038cf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.77 ;
    %jmp T_13.24;
T_13.22 ;
    %load/vec4 v0x600001039cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001038e10_0, 0;
    %load/vec4 v0x600001039d40_0;
    %assign/vec4 v0x6000010399e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001039440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001039dd0_0, 0;
T_13.79 ;
    %jmp T_13.24;
T_13.24 ;
    %pop/vec4 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x138f987d0;
T_14 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103a880_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600001022760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010227f0, 4;
    %assign/vec4 v0x60000103a880_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x138f93b30;
T_15 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103aac0_0, 0, 32;
T_15.2 ;
    %load/vec4 v0x60000103aac0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000103aac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103aa30, 0, 4;
    %load/vec4 v0x60000103aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103aac0_0, 0, 32;
    %jmp T_15.2;
T_15.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103ab50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600001022760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010227f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103aa30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103aac0_0, 0, 32;
T_15.6 ;
    %load/vec4 v0x60000103aac0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_15.7, 5;
    %load/vec4 v0x60000103aac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103aa30, 4;
    %ix/getv/s 3, v0x60000103aac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103aa30, 0, 4;
    %load/vec4 v0x60000103aac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103aac0_0, 0, 32;
    %jmp T_15.6;
T_15.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000103aa30, 4;
    %assign/vec4 v0x60000103ab50_0, 0;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x138f8ee90;
T_16 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103ad90_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x60000103ad90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000103ad90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103ad00, 0, 4;
    %load/vec4 v0x60000103ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103ad90_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103ae20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600001022760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010227f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103ad00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103ad90_0, 0, 32;
T_16.6 ;
    %load/vec4 v0x60000103ad90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.7, 5;
    %load/vec4 v0x60000103ad90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103ad00, 4;
    %ix/getv/s 3, v0x60000103ad90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103ad00, 0, 4;
    %load/vec4 v0x60000103ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103ad90_0, 0, 32;
    %jmp T_16.6;
T_16.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000103ad00, 4;
    %assign/vec4 v0x60000103ae20_0, 0;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x138f8a1f0;
T_17 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103b060_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x60000103b060_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000103b060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103afd0, 0, 4;
    %load/vec4 v0x60000103b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103b060_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103b0f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600001022760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010227f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103afd0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103b060_0, 0, 32;
T_17.6 ;
    %load/vec4 v0x60000103b060_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_17.7, 5;
    %load/vec4 v0x60000103b060_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103afd0, 4;
    %ix/getv/s 3, v0x60000103b060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103afd0, 0, 4;
    %load/vec4 v0x60000103b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103b060_0, 0, 32;
    %jmp T_17.6;
T_17.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000103afd0, 4;
    %assign/vec4 v0x60000103b0f0_0, 0;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x138f3f4a0;
T_18 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000103bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103bd50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103b690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103b600_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000103bb10_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x60000103b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x60000103bcc0_0;
    %assign/vec4 v0x60000103bd50_0, 0;
T_18.2 ;
    %load/vec4 v0x60000103b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x60000103b570_0;
    %assign/vec4 v0x60000103b690_0, 0;
    %load/vec4 v0x60000103b690_0;
    %assign/vec4 v0x60000103b600_0, 0;
    %load/vec4 v0x60000103b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x60000103b9f0_0;
    %assign/vec4 v0x60000103bb10_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x60000103ba80_0;
    %load/vec4 v0x60000103b9f0_0;
    %add;
    %assign/vec4 v0x60000103bb10_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x138f3f060;
T_19 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001035170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001035320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001034c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001034bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010350e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600001034ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600001035290_0;
    %assign/vec4 v0x600001035320_0, 0;
T_19.2 ;
    %load/vec4 v0x600001034e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600001034b40_0;
    %assign/vec4 v0x600001034c60_0, 0;
    %load/vec4 v0x600001034c60_0;
    %assign/vec4 v0x600001034bd0_0, 0;
    %load/vec4 v0x600001034cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600001034fc0_0;
    %assign/vec4 v0x6000010350e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600001035050_0;
    %load/vec4 v0x600001034fc0_0;
    %add;
    %assign/vec4 v0x6000010350e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x138f64ab0;
T_20 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010366d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001036880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010361c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001036130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001036640_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600001036400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000010367f0_0;
    %assign/vec4 v0x600001036880_0, 0;
T_20.2 ;
    %load/vec4 v0x600001036370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000010360a0_0;
    %assign/vec4 v0x6000010361c0_0, 0;
    %load/vec4 v0x6000010361c0_0;
    %assign/vec4 v0x600001036130_0, 0;
    %load/vec4 v0x600001036250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600001036520_0;
    %assign/vec4 v0x600001036640_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000010365b0_0;
    %load/vec4 v0x600001036520_0;
    %add;
    %assign/vec4 v0x600001036640_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x138f5fe10;
T_21 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001037c30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001037de0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001037720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001037690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001037ba0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600001037960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600001037d50_0;
    %assign/vec4 v0x600001037de0_0, 0;
T_21.2 ;
    %load/vec4 v0x6000010378d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600001037600_0;
    %assign/vec4 v0x600001037720_0, 0;
    %load/vec4 v0x600001037720_0;
    %assign/vec4 v0x600001037690_0, 0;
    %load/vec4 v0x6000010377b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600001037a80_0;
    %assign/vec4 v0x600001037ba0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600001037b10_0;
    %load/vec4 v0x600001037a80_0;
    %add;
    %assign/vec4 v0x600001037ba0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x138f58b20;
T_22 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001031200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010313b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001030cf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001030c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001031170_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600001030f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600001031320_0;
    %assign/vec4 v0x6000010313b0_0, 0;
T_22.2 ;
    %load/vec4 v0x600001030ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600001030bd0_0;
    %assign/vec4 v0x600001030cf0_0, 0;
    %load/vec4 v0x600001030cf0_0;
    %assign/vec4 v0x600001030c60_0, 0;
    %load/vec4 v0x600001030d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600001031050_0;
    %assign/vec4 v0x600001031170_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000010310e0_0;
    %load/vec4 v0x600001031050_0;
    %add;
    %assign/vec4 v0x600001031170_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x138f53e80;
T_23 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001032760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001032910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001032250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010321c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010326d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600001032490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600001032880_0;
    %assign/vec4 v0x600001032910_0, 0;
T_23.2 ;
    %load/vec4 v0x600001032400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600001032130_0;
    %assign/vec4 v0x600001032250_0, 0;
    %load/vec4 v0x600001032250_0;
    %assign/vec4 v0x6000010321c0_0, 0;
    %load/vec4 v0x6000010322e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000010325b0_0;
    %assign/vec4 v0x6000010326d0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600001032640_0;
    %load/vec4 v0x6000010325b0_0;
    %add;
    %assign/vec4 v0x6000010326d0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x138f4f1e0;
T_24 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001033cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001033e70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010337b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001033720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001033c30_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000010339f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x600001033de0_0;
    %assign/vec4 v0x600001033e70_0, 0;
T_24.2 ;
    %load/vec4 v0x600001033960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x600001033690_0;
    %assign/vec4 v0x6000010337b0_0, 0;
    %load/vec4 v0x6000010337b0_0;
    %assign/vec4 v0x600001033720_0, 0;
    %load/vec4 v0x600001033840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x600001033b10_0;
    %assign/vec4 v0x600001033c30_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x600001033ba0_0;
    %load/vec4 v0x600001033b10_0;
    %add;
    %assign/vec4 v0x600001033c30_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x138f4a540;
T_25 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000102d290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102d440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102ccf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000102d200_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000102cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000102d3b0_0;
    %assign/vec4 v0x60000102d440_0, 0;
T_25.2 ;
    %load/vec4 v0x60000102cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x60000102cc60_0;
    %assign/vec4 v0x60000102cd80_0, 0;
    %load/vec4 v0x60000102cd80_0;
    %assign/vec4 v0x60000102ccf0_0, 0;
    %load/vec4 v0x60000102ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x60000102d0e0_0;
    %assign/vec4 v0x60000102d200_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x60000102d170_0;
    %load/vec4 v0x60000102d0e0_0;
    %add;
    %assign/vec4 v0x60000102d200_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x138f43250;
T_26 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000102e7f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102e9a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102e250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000102e760_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000102e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x60000102e910_0;
    %assign/vec4 v0x60000102e9a0_0, 0;
T_26.2 ;
    %load/vec4 v0x60000102e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x60000102e1c0_0;
    %assign/vec4 v0x60000102e2e0_0, 0;
    %load/vec4 v0x60000102e2e0_0;
    %assign/vec4 v0x60000102e250_0, 0;
    %load/vec4 v0x60000102e370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %load/vec4 v0x60000102e640_0;
    %assign/vec4 v0x60000102e760_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x60000102e6d0_0;
    %load/vec4 v0x60000102e640_0;
    %add;
    %assign/vec4 v0x60000102e760_0, 0;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13985d8f0;
T_27 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000102fd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102ff00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102f7b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000102fcc0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000102fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x60000102fe70_0;
    %assign/vec4 v0x60000102ff00_0, 0;
T_27.2 ;
    %load/vec4 v0x60000102f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x60000102f720_0;
    %assign/vec4 v0x60000102f840_0, 0;
    %load/vec4 v0x60000102f840_0;
    %assign/vec4 v0x60000102f7b0_0, 0;
    %load/vec4 v0x60000102f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x60000102fba0_0;
    %assign/vec4 v0x60000102fcc0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x60000102fc30_0;
    %load/vec4 v0x60000102fba0_0;
    %add;
    %assign/vec4 v0x60000102fcc0_0, 0;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x139811170;
T_28 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001029320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010294d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001028e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001028d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001029290_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x600001029050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x600001029440_0;
    %assign/vec4 v0x6000010294d0_0, 0;
T_28.2 ;
    %load/vec4 v0x600001028fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %load/vec4 v0x600001028cf0_0;
    %assign/vec4 v0x600001028e10_0, 0;
    %load/vec4 v0x600001028e10_0;
    %assign/vec4 v0x600001028d80_0, 0;
    %load/vec4 v0x600001028ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600001029170_0;
    %assign/vec4 v0x600001029290_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x600001029200_0;
    %load/vec4 v0x600001029170_0;
    %add;
    %assign/vec4 v0x600001029290_0, 0;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x139810d30;
T_29 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000102a880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102aa30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102a2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000102a7f0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x60000102a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x60000102a9a0_0;
    %assign/vec4 v0x60000102aa30_0, 0;
T_29.2 ;
    %load/vec4 v0x60000102a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %load/vec4 v0x60000102a250_0;
    %assign/vec4 v0x60000102a370_0, 0;
    %load/vec4 v0x60000102a370_0;
    %assign/vec4 v0x60000102a2e0_0, 0;
    %load/vec4 v0x60000102a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x60000102a6d0_0;
    %assign/vec4 v0x60000102a7f0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x60000102a760_0;
    %load/vec4 v0x60000102a6d0_0;
    %add;
    %assign/vec4 v0x60000102a7f0_0, 0;
T_29.7 ;
T_29.4 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x139834130;
T_30 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000102bde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001024000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000102b840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000102bd50_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x60000102bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x60000102bf00_0;
    %assign/vec4 v0x600001024000_0, 0;
T_30.2 ;
    %load/vec4 v0x60000102ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %load/vec4 v0x60000102b7b0_0;
    %assign/vec4 v0x60000102b8d0_0, 0;
    %load/vec4 v0x60000102b8d0_0;
    %assign/vec4 v0x60000102b840_0, 0;
    %load/vec4 v0x60000102b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x60000102bc30_0;
    %assign/vec4 v0x60000102bd50_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x60000102bcc0_0;
    %load/vec4 v0x60000102bc30_0;
    %add;
    %assign/vec4 v0x60000102bd50_0, 0;
T_30.7 ;
T_30.4 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x13982f490;
T_31 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010253b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001025560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001024ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001024e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001025320_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x6000010250e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x6000010254d0_0;
    %assign/vec4 v0x600001025560_0, 0;
T_31.2 ;
    %load/vec4 v0x600001025050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0x600001024d80_0;
    %assign/vec4 v0x600001024ea0_0, 0;
    %load/vec4 v0x600001024ea0_0;
    %assign/vec4 v0x600001024e10_0, 0;
    %load/vec4 v0x600001024f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x600001025200_0;
    %assign/vec4 v0x600001025320_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x600001025290_0;
    %load/vec4 v0x600001025200_0;
    %add;
    %assign/vec4 v0x600001025320_0, 0;
T_31.7 ;
T_31.4 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x139825b50;
T_32 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001026910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001026ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001026400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001026370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001026880_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x600001026640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x600001026a30_0;
    %assign/vec4 v0x600001026ac0_0, 0;
T_32.2 ;
    %load/vec4 v0x6000010265b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x6000010262e0_0;
    %assign/vec4 v0x600001026400_0, 0;
    %load/vec4 v0x600001026400_0;
    %assign/vec4 v0x600001026370_0, 0;
    %load/vec4 v0x600001026490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %load/vec4 v0x600001026760_0;
    %assign/vec4 v0x600001026880_0, 0;
    %jmp T_32.7;
T_32.6 ;
    %load/vec4 v0x6000010267f0_0;
    %load/vec4 v0x600001026760_0;
    %add;
    %assign/vec4 v0x600001026880_0, 0;
T_32.7 ;
T_32.4 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x139820eb0;
T_33 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001027e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001020090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001027960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010278d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001027de0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x600001027ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x600001020000_0;
    %assign/vec4 v0x600001020090_0, 0;
T_33.2 ;
    %load/vec4 v0x600001027b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
    %load/vec4 v0x600001027840_0;
    %assign/vec4 v0x600001027960_0, 0;
    %load/vec4 v0x600001027960_0;
    %assign/vec4 v0x6000010278d0_0, 0;
    %load/vec4 v0x6000010279f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
    %load/vec4 v0x600001027cc0_0;
    %assign/vec4 v0x600001027de0_0, 0;
    %jmp T_33.7;
T_33.6 ;
    %load/vec4 v0x600001027d50_0;
    %load/vec4 v0x600001027cc0_0;
    %add;
    %assign/vec4 v0x600001027de0_0, 0;
T_33.7 ;
T_33.4 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x138f83570;
T_34 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103a5b0_0, 0, 32;
T_34.2 ;
    %load/vec4 v0x60000103a5b0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000103a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a520, 0, 4;
    %load/vec4 v0x60000103a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a5b0_0, 0, 32;
    %jmp T_34.2;
T_34.3 ;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x600001022370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001022400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a520, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103a5b0_0, 0, 32;
T_34.6 ;
    %load/vec4 v0x60000103a5b0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_34.7, 5;
    %load/vec4 v0x60000103a5b0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103a520, 4;
    %ix/getv/s 3, v0x60000103a5b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a520, 0, 4;
    %load/vec4 v0x60000103a5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a5b0_0, 0, 32;
    %jmp T_34.6;
T_34.7 ;
T_34.4 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x138fa6db0;
T_35 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103a6d0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0x60000103a6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000103a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a640, 0, 4;
    %load/vec4 v0x60000103a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a6d0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x600001022370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001022400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a640, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103a6d0_0, 0, 32;
T_35.6 ;
    %load/vec4 v0x60000103a6d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_35.7, 5;
    %load/vec4 v0x60000103a6d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103a640, 4;
    %ix/getv/s 3, v0x60000103a6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a640, 0, 4;
    %load/vec4 v0x60000103a6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a6d0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x138fa2110;
T_36 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000103a7f0_0, 0, 32;
T_36.2 ;
    %load/vec4 v0x60000103a7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x60000103a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a760, 0, 4;
    %load/vec4 v0x60000103a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a7f0_0, 0, 32;
    %jmp T_36.2;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x600001022370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001022400, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a760, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000103a7f0_0, 0, 32;
T_36.6 ;
    %load/vec4 v0x60000103a7f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_36.7, 5;
    %load/vec4 v0x60000103a7f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000103a760, 4;
    %ix/getv/s 3, v0x60000103a7f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103a760, 0, 4;
    %load/vec4 v0x60000103a7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000103a7f0_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
T_36.4 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x138fc9ea0;
T_37 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010226d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000010229a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000010220a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x600001022a30_0;
    %assign/vec4 v0x6000010229a0_0, 0;
    %load/vec4 v0x600001022130_0;
    %assign/vec4 v0x6000010220a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x138fc9ea0;
T_38 ;
    %wait E_0x6000038f9880;
    %load/vec4 v0x6000010229a0_0;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %load/vec4 v0x6000010220a0_0;
    %store/vec4 v0x600001022130_0, 0, 16;
    %load/vec4 v0x6000010229a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %jmp T_38.5;
T_38.0 ;
    %load/vec4 v0x600001022910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.6, 8;
    %load/vec4 v0x600001022be0_0;
    %flag_set/vec4 8;
    %jmp/0 T_38.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_38.9, 8;
T_38.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_38.9, 8;
 ; End of false expr.
    %blend;
T_38.9;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
T_38.6 ;
    %jmp T_38.5;
T_38.1 ;
    %load/vec4 v0x600001022be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
T_38.10 ;
    %jmp T_38.5;
T_38.2 ;
    %load/vec4 v0x6000010220a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
    %load/vec4 v0x600001021ef0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000010220a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
T_38.12 ;
    %jmp T_38.5;
T_38.3 ;
    %load/vec4 v0x6000010220a0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
    %load/vec4 v0x6000010222e0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000010220a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_38.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001022130_0, 0, 16;
T_38.14 ;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001022a30_0, 0, 3;
    %jmp T_38.5;
T_38.5 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x138fea1b0;
T_39 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x138fea1b0;
T_40 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x138fea320;
T_41 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x138fea320;
T_42 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x138fe7b60;
T_43 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x138fe7b60;
T_44 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x138fe7cd0;
T_45 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x138fe7cd0;
T_46 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x138fe5510;
T_47 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x138fe5510;
T_48 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x138fe5680;
T_49 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x138fe5680;
T_50 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x138fe2ec0;
T_51 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x138fe2ec0;
T_52 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x138fe3030;
T_53 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x138fe3030;
T_54 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x138fe0870;
T_55 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x138fe0870;
T_56 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x138fe09e0;
T_57 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x138fe09e0;
T_58 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x138fde220;
T_59 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x138fde220;
T_60 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x138fde390;
T_61 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x138fde390;
T_62 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x138fdbbd0;
T_63 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.11, 8;
T_63.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_63.11, 8;
 ; End of false expr.
    %blend;
T_63.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_63.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_63.13, 8;
T_63.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_63.13, 8;
 ; End of false expr.
    %blend;
T_63.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_63.9;
T_63.9 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x138fdbbd0;
T_64 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x138fdbd40;
T_65 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_65.9;
T_65.9 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x138fdbd40;
T_66 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x138fd9580;
T_67 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_67.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_67.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_67.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_67.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.11, 8;
T_67.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_67.11, 8;
 ; End of false expr.
    %blend;
T_67.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_67.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_67.13, 8;
T_67.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_67.13, 8;
 ; End of false expr.
    %blend;
T_67.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x138fd9580;
T_68 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x138fd96f0;
T_69 ;
    %wait E_0x6000038f4a80;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f0f0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.11, 8;
T_69.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_69.11, 8;
 ; End of false expr.
    %blend;
T_69.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_69.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_69.13, 8;
T_69.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %jmp/0 T_69.13, 8;
 ; End of false expr.
    %blend;
T_69.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f060, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.7 ;
    %load/vec4 v0x60000101ef40_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000101f180, 4, 0;
    %jmp T_69.9;
T_69.9 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x138fd96f0;
T_70 ;
    %wait E_0x6000038f4a40;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f180, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000101e9a0_0, 4, 16;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x138ff4980;
T_71 ;
    %wait E_0x6000038f4980;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101efd0_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x60000101efd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_71.1, 5;
    %ix/getv/s 4, v0x60000101efd0_0;
    %load/vec4a v0x60000101f060, 4;
    %ix/getv/s 4, v0x60000101efd0_0;
    %store/vec4a v0x60000101f3c0, 4, 0;
    %load/vec4 v0x60000101efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101efd0_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000101fa80_0, 0, 32;
T_71.2 ;
    %load/vec4 v0x60000101fa80_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_71.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101efd0_0, 0, 32;
T_71.4 ;
    %load/vec4 v0x60000101efd0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000101fa80_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_71.5, 5;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_71.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_71.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_71.8, 6;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %load/vec4 v0x60000101fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000101f3c0, 4, 0;
    %jmp T_71.10;
T_71.6 ;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %add;
    %load/vec4 v0x60000101fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000101f3c0, 4, 0;
    %jmp T_71.10;
T_71.7 ;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.11, 8;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %jmp/1 T_71.12, 8;
T_71.11 ; End of true expr.
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %jmp/0 T_71.12, 8;
 ; End of false expr.
    %blend;
T_71.12;
    %load/vec4 v0x60000101fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000101f3c0, 4, 0;
    %jmp T_71.10;
T_71.8 ;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_71.13, 8;
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %jmp/1 T_71.14, 8;
T_71.13 ; End of true expr.
    %load/vec4 v0x60000101fa80_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000101f3c0, 4;
    %jmp/0 T_71.14, 8;
 ; End of false expr.
    %blend;
T_71.14;
    %load/vec4 v0x60000101fa80_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000101efd0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000101f3c0, 4, 0;
    %jmp T_71.10;
T_71.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000101efd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101efd0_0, 0, 32;
    %jmp T_71.4;
T_71.5 ;
    %load/vec4 v0x60000101fa80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101fa80_0, 0, 32;
    %jmp T_71.2;
T_71.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000101f3c0, 4;
    %store/vec4 v0x60000101f330_0, 0, 16;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x138ff4980;
T_72 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000101f450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000101ec70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000101eeb0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000101e910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101ee20_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101f9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101f720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101ee20_0, 0;
    %load/vec4 v0x60000101fb10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.9;
T_72.2 ;
    %load/vec4 v0x60000101ed00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.10, 8;
    %load/vec4 v0x60000101eac0_0;
    %assign/vec4 v0x60000101ec70_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
T_72.10 ;
    %jmp T_72.9;
T_72.3 ;
    %load/vec4 v0x60000101ed90_0;
    %assign/vec4 v0x60000101eeb0_0, 0;
    %load/vec4 v0x60000101f210_0;
    %assign/vec4 v0x60000101e910_0, 0;
    %load/vec4 v0x60000101fba0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_72.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_72.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_72.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_72.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_72.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101f720_0, 0;
    %load/vec4 v0x60000101f210_0;
    %assign/vec4 v0x60000101f570_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101f9f0_0, 0;
    %load/vec4 v0x60000101f210_0;
    %assign/vec4 v0x60000101f570_0, 0;
    %load/vec4 v0x60000101fde0_0;
    %assign/vec4 v0x60000101f8d0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.18;
T_72.18 ;
    %pop/vec4 1;
    %jmp T_72.9;
T_72.4 ;
    %load/vec4 v0x60000101e9a0_0;
    %load/vec4 v0x60000101fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101fcc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.9;
T_72.5 ;
    %load/vec4 v0x60000101f7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.19, 8;
    %load/vec4 v0x60000101fba0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_72.21, 4;
    %load/vec4 v0x60000101f600_0;
    %load/vec4 v0x60000101fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101fcc0, 0, 4;
T_72.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
T_72.19 ;
    %jmp T_72.9;
T_72.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000101f330_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000101fc30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000101fcc0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.9;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101ee20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000101fb10_0, 0;
    %jmp T_72.9;
T_72.9 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x138fd1190;
T_73 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000103ec70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000103e520_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000103ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000103e640_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000103ea30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000103eb50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103e0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103e130_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000103ed90_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000103f0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103ef40_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000103d4d0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000103d0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103d7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103d3b0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000103dd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103de60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103db90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103e880_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103f210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103ef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103e880_0, 0;
    %load/vec4 v0x60000103f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_73.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_73.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_73.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_73.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_73.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_73.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_73.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_73.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_73.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_73.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_73.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.14;
T_73.2 ;
    %load/vec4 v0x60000103e5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.15, 8;
    %load/vec4 v0x60000103e370_0;
    %assign/vec4 v0x60000103e520_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.15 ;
    %jmp T_73.14;
T_73.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000103ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000103e640_0, 0;
    %load/vec4 v0x60000103e9a0_0;
    %assign/vec4 v0x60000103ea30_0, 0;
    %load/vec4 v0x60000103eac0_0;
    %assign/vec4 v0x60000103eb50_0, 0;
    %load/vec4 v0x60000103e1c0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_73.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_73.18, 8;
T_73.17 ; End of true expr.
    %load/vec4 v0x60000103e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_73.18, 8;
 ; End of false expr.
    %blend;
T_73.18;
    %pad/u 8;
    %assign/vec4 v0x60000103e130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103e0a0_0, 0;
    %load/vec4 v0x60000103f3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.22;
T_73.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.22;
T_73.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.22;
T_73.22 ;
    %pop/vec4 1;
    %jmp T_73.14;
T_73.4 ;
    %load/vec4 v0x60000103ea30_0;
    %assign/vec4 v0x60000103d0e0_0, 0;
    %load/vec4 v0x60000103e130_0;
    %assign/vec4 v0x60000103d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103d3b0_0, 0;
    %load/vec4 v0x60000103d290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.25, 9;
    %load/vec4 v0x60000103d3b0_0;
    %and;
T_73.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103d3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103db90_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.23 ;
    %jmp T_73.14;
T_73.5 ;
    %load/vec4 v0x60000103dc20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.28, 9;
    %load/vec4 v0x60000103db90_0;
    %and;
T_73.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.26, 8;
    %load/vec4 v0x60000103d9e0_0;
    %assign/vec4 v0x60000103e6d0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.26 ;
    %jmp T_73.14;
T_73.6 ;
    %load/vec4 v0x60000103eb50_0;
    %assign/vec4 v0x60000103ed90_0, 0;
    %load/vec4 v0x60000103e6d0_0;
    %assign/vec4 v0x60000103f0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103f210_0, 0;
    %load/vec4 v0x60000103efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.29, 8;
    %load/vec4 v0x60000103eb50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000103eb50_0, 0;
    %load/vec4 v0x60000103e640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000103e640_0, 0;
    %load/vec4 v0x60000103e0a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000103e0a0_0, 0;
    %load/vec4 v0x60000103e130_0;
    %load/vec4 v0x60000103e0a0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103db90_0, 0;
    %load/vec4 v0x60000103e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000103e640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.34;
T_73.33 ;
    %load/vec4 v0x60000103ea30_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000103ea30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103e0a0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.34 ;
    %jmp T_73.32;
T_73.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.32 ;
T_73.29 ;
    %jmp T_73.14;
T_73.7 ;
    %load/vec4 v0x60000103eb50_0;
    %assign/vec4 v0x60000103ed90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103ef40_0, 0;
    %load/vec4 v0x60000103efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.35, 8;
    %load/vec4 v0x60000103ee20_0;
    %assign/vec4 v0x60000103e6d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.35 ;
    %jmp T_73.14;
T_73.8 ;
    %load/vec4 v0x60000103ea30_0;
    %assign/vec4 v0x60000103d4d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000103d5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103d7a0_0, 0;
    %load/vec4 v0x60000103d680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.39, 9;
    %load/vec4 v0x60000103d7a0_0;
    %and;
T_73.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103d7a0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.37 ;
    %jmp T_73.14;
T_73.9 ;
    %load/vec4 v0x60000103e6d0_0;
    %assign/vec4 v0x60000103dd40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103de60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103e010_0, 0;
    %load/vec4 v0x60000103def0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.42, 9;
    %load/vec4 v0x60000103e010_0;
    %and;
T_73.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103e010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103de60_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.40 ;
    %jmp T_73.14;
T_73.10 ;
    %load/vec4 v0x60000103d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.43, 8;
    %load/vec4 v0x60000103ea30_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000103ea30_0, 0;
    %load/vec4 v0x60000103eb50_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000103eb50_0, 0;
    %load/vec4 v0x60000103e640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000103e640_0, 0;
    %load/vec4 v0x60000103e1c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000103e640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.46;
T_73.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
T_73.46 ;
T_73.43 ;
    %jmp T_73.14;
T_73.11 ;
    %load/vec4 v0x60000103ebe0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000103ebe0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000103e640_0, 0;
    %load/vec4 v0x60000103e250_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000103ebe0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_73.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.48;
T_73.47 ;
    %load/vec4 v0x60000103e9a0_0;
    %load/vec4 v0x60000103ebe0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000103f2a0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000103ea30_0, 0;
    %load/vec4 v0x60000103eac0_0;
    %load/vec4 v0x60000103ebe0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000103e910_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000103eb50_0, 0;
    %load/vec4 v0x60000103f3c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_73.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_73.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.52;
T_73.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.52;
T_73.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.52;
T_73.52 ;
    %pop/vec4 1;
T_73.48 ;
    %jmp T_73.14;
T_73.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103e880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000103f330_0, 0;
    %jmp T_73.14;
T_73.14 ;
    %pop/vec4 1;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x138e04b10;
T_74 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000010230f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x600001023060_0;
    %load/vec4 v0x600001022d00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001022eb0, 0, 4;
T_74.0 ;
    %load/vec4 v0x600001022fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x600001022d00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001022eb0, 4;
    %assign/vec4 v0x600001022f40_0, 0;
T_74.2 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x138e04b10;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001022e20_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x600001022e20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001022e20_0;
    %store/vec4a v0x600001022eb0, 4, 0;
    %load/vec4 v0x600001022e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001022e20_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x138e0baa0;
T_76 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001023600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x600001023570_0;
    %load/vec4 v0x600001023210_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010233c0, 0, 4;
T_76.0 ;
    %load/vec4 v0x6000010234e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600001023210_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000010233c0, 4;
    %assign/vec4 v0x600001023450_0, 0;
T_76.2 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x138e0baa0;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001023330_0, 0, 32;
T_77.0 ;
    %load/vec4 v0x600001023330_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_77.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001023330_0;
    %store/vec4a v0x6000010233c0, 4, 0;
    %load/vec4 v0x600001023330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001023330_0, 0, 32;
    %jmp T_77.0;
T_77.1 ;
    %end;
    .thread T_77;
    .scope S_0x138e1b210;
T_78 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001023b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x600001023a80_0;
    %load/vec4 v0x600001023720_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010238d0, 0, 4;
T_78.0 ;
    %load/vec4 v0x6000010239f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x600001023720_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000010238d0, 4;
    %assign/vec4 v0x600001023960_0, 0;
T_78.2 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x138e1b210;
T_79 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001023840_0, 0, 32;
T_79.0 ;
    %load/vec4 v0x600001023840_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_79.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001023840_0;
    %store/vec4a v0x6000010238d0, 4, 0;
    %load/vec4 v0x600001023840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001023840_0, 0, 32;
    %jmp T_79.0;
T_79.1 ;
    %end;
    .thread T_79;
    .scope S_0x138f38d60;
T_80 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000101c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x60000101c000_0;
    %load/vec4 v0x600001023c30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001023de0, 0, 4;
T_80.0 ;
    %load/vec4 v0x600001023f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x600001023c30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001023de0, 4;
    %assign/vec4 v0x600001023e70_0, 0;
T_80.2 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x138f38d60;
T_81 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001023d50_0, 0, 32;
T_81.0 ;
    %load/vec4 v0x600001023d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_81.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001023d50_0;
    %store/vec4a v0x600001023de0, 4, 0;
    %load/vec4 v0x600001023d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001023d50_0, 0, 32;
    %jmp T_81.0;
T_81.1 ;
    %end;
    .thread T_81;
    .scope S_0x138e27f20;
T_82 ;
    %wait E_0x6000038fbc80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101c360_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x60000101c360_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_82.1, 5;
    %load/vec4 v0x60000101d9e0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.2, 8;
    %load/vec4 v0x60000101c750_0;
    %pad/u 32;
    %load/vec4 v0x60000101c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.2;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101dcb0_0, 4, 1;
    %load/vec4 v0x60000101d4d0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.3, 8;
    %load/vec4 v0x60000101c5a0_0;
    %pad/u 32;
    %load/vec4 v0x60000101c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.3;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101db90_0, 4, 1;
    %load/vec4 v0x60000101d7a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_82.4, 8;
    %load/vec4 v0x60000101c6c0_0;
    %pad/u 32;
    %load/vec4 v0x60000101c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.4;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101dc20_0, 4, 1;
    %load/vec4 v0x60000101e1c0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.6, 8;
    %load/vec4 v0x60000101e010_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.6;
    %flag_get/vec4 8;
    %jmp/0 T_82.5, 8;
    %load/vec4 v0x60000101c990_0;
    %pad/u 32;
    %load/vec4 v0x60000101c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.5;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101dd40_0, 4, 1;
    %load/vec4 v0x60000101cfc0_0;
    %flag_set/vec4 8;
    %jmp/1 T_82.8, 8;
    %load/vec4 v0x60000101ce10_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_82.8;
    %flag_get/vec4 8;
    %jmp/0 T_82.7, 8;
    %load/vec4 v0x60000101c480_0;
    %pad/u 32;
    %load/vec4 v0x60000101c360_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_82.7;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101db00_0, 4, 1;
    %load/vec4 v0x60000101c360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101c360_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x138e27f20;
T_83 ;
    %wait E_0x6000038fbc40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000101c360_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x60000101c360_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_83.1, 5;
    %load/vec4 v0x60000101dcb0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101d200_0, 4, 1;
    %load/vec4 v0x60000101db90_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.2, 8;
    %load/vec4 v0x60000101dcb0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.2;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101d0e0_0, 4, 1;
    %load/vec4 v0x60000101dc20_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.4, 9;
    %load/vec4 v0x60000101dcb0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.3, 8;
    %load/vec4 v0x60000101db90_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.3;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101d170_0, 4, 1;
    %load/vec4 v0x60000101dd40_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.7, 10;
    %load/vec4 v0x60000101dcb0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.6, 9;
    %load/vec4 v0x60000101db90_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.5, 8;
    %load/vec4 v0x60000101dc20_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.5;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101d290_0, 4, 1;
    %load/vec4 v0x60000101db00_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_83.11, 11;
    %load/vec4 v0x60000101dcb0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_83.10, 10;
    %load/vec4 v0x60000101db90_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.9, 9;
    %load/vec4 v0x60000101dc20_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_83.8, 8;
    %load/vec4 v0x60000101dd40_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %nor/r;
    %and;
T_83.8;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101d050_0, 4, 1;
    %load/vec4 v0x60000101d200_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.12, 8;
    %load/vec4 v0x60000101e400_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
    %jmp T_83.13;
T_83.12 ;
    %load/vec4 v0x60000101d0e0_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.14, 8;
    %load/vec4 v0x60000101e2e0_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
    %jmp T_83.15;
T_83.14 ;
    %load/vec4 v0x60000101d170_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.16, 8;
    %load/vec4 v0x60000101e370_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %load/vec4 v0x60000101d710_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
    %jmp T_83.17;
T_83.16 ;
    %load/vec4 v0x60000101d290_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.18, 8;
    %load/vec4 v0x60000101e490_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %load/vec4 v0x60000101e130_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %load/vec4 v0x60000101e1c0_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %load/vec4 v0x60000101e010_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
    %jmp T_83.19;
T_83.18 ;
    %load/vec4 v0x60000101d050_0;
    %load/vec4 v0x60000101c360_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.20, 8;
    %load/vec4 v0x60000101e250_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %load/vec4 v0x60000101cf30_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %load/vec4 v0x60000101cfc0_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %load/vec4 v0x60000101ce10_0;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
    %jmp T_83.21;
T_83.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101c3f0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4a v0x60000101cab0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101cb40_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000101c360_0;
    %store/vec4 v0x60000101c900_0, 4, 1;
T_83.21 ;
T_83.19 ;
T_83.17 ;
T_83.15 ;
T_83.13 ;
    %load/vec4 v0x60000101c360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000101c360_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x138e27f20;
T_84 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000101c750_0;
    %assign/vec4 v0x60000101c7e0_0, 0;
    %load/vec4 v0x60000101c5a0_0;
    %assign/vec4 v0x60000101c630_0, 0;
    %load/vec4 v0x60000101c990_0;
    %assign/vec4 v0x60000101ca20_0, 0;
    %load/vec4 v0x60000101c480_0;
    %assign/vec4 v0x60000101c510_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x138e27f20;
T_85 ;
    %wait E_0x6000038fbbc0;
    %load/vec4 v0x60000101c7e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101c870, 4;
    %store/vec4 v0x60000101d950_0, 0, 256;
    %load/vec4 v0x60000101c630_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101c870, 4;
    %store/vec4 v0x60000101d440_0, 0, 256;
    %load/vec4 v0x60000101ca20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101c870, 4;
    %store/vec4 v0x60000101df80_0, 0, 256;
    %load/vec4 v0x60000101c510_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x60000101c870, 4;
    %store/vec4 v0x60000101cd80_0, 0, 256;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x138fd37e0;
T_86 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000101bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001019f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101a010_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x60000101a2e0_0;
    %assign/vec4 v0x60000101a010_0, 0;
    %load/vec4 v0x60000101a2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x60000101a1c0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001019ef0, 4;
    %assign/vec4 v0x600001019f80_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x138fd37e0;
T_87 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000101b960_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_87.3, 10;
    %load/vec4 v0x60000101b8d0_0;
    %and;
T_87.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_87.2, 9;
    %load/vec4 v0x60000101b840_0;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %load/vec4 v0x60000101b7b0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000101b720_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001019ef0, 0, 4;
T_87.0 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x138fd37e0;
T_88 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000101bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001014870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000010147e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001018d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001018e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101b2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001018cf0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x60000101b330_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001014870_0, 0;
    %load/vec4 v0x60000101aa30_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000010147e0_0, 0;
    %load/vec4 v0x60000101b330_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001018d80_0, 0;
    %load/vec4 v0x600001018d80_0;
    %assign/vec4 v0x600001018e10_0, 0;
    %load/vec4 v0x60000101b210_0;
    %assign/vec4 v0x60000101b2a0_0, 0;
    %load/vec4 v0x60000101a6d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001018cf0_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x138fd37e0;
T_89 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000101bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000101aac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000101afd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000101aa30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101b210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101b060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101ab50_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101b210_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101ab50_0, 0;
    %load/vec4 v0x600001014000_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_89.5, 10;
    %load/vec4 v0x60000101ae20_0;
    %and;
T_89.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.4, 9;
    %load/vec4 v0x60000101b330_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_89.6, 4;
    %load/vec4 v0x60000101b330_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_89.6;
    %and;
T_89.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v0x60000101afd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000101afd0_0, 0;
T_89.2 ;
    %load/vec4 v0x60000101b330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_89.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_89.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_89.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_89.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_89.11, 6;
    %jmp T_89.12;
T_89.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101b060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000101afd0_0, 0;
    %load/vec4 v0x60000101a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000101b060_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x60000101aa30_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
T_89.13 ;
    %jmp T_89.12;
T_89.8 ;
    %load/vec4 v0x60000101b600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.15, 8;
    %load/vec4 v0x60000101aa30_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x60000101aa30_0, 0;
    %load/vec4 v0x60000101aa30_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101b210_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000101aac0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
T_89.17 ;
T_89.15 ;
    %jmp T_89.12;
T_89.9 ;
    %load/vec4 v0x60000101a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.19, 8;
    %load/vec4 v0x60000101aac0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000101aac0_0, 0;
T_89.19 ;
    %load/vec4 v0x60000101be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
T_89.21 ;
    %jmp T_89.12;
T_89.10 ;
    %load/vec4 v0x60000101afd0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_89.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
T_89.23 ;
    %jmp T_89.12;
T_89.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000101ab50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000101b330_0, 0;
    %jmp T_89.12;
T_89.12 ;
    %pop/vec4 1;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x138fcfdb0;
T_90 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001011680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001011560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010115f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010114d0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x600001011170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001011560_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.2, 8;
    %load/vec4 v0x600001011560_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001011560_0, 0;
T_90.2 ;
    %load/vec4 v0x600001011d40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000010115f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.5, 8;
    %load/vec4 v0x6000010115f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000010115f0_0, 0;
T_90.5 ;
    %load/vec4 v0x600001010480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000010114d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_90.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.8, 8;
    %load/vec4 v0x6000010114d0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000010114d0_0, 0;
T_90.8 ;
    %load/vec4 v0x600001011320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.13, 9;
    %load/vec4 v0x600001011200_0;
    %and;
T_90.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.11, 8;
    %load/vec4 v0x600001011560_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001011560_0, 0;
T_90.11 ;
    %load/vec4 v0x600001011ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.16, 9;
    %load/vec4 v0x600001011dd0_0;
    %and;
T_90.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.14, 8;
    %load/vec4 v0x6000010115f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000010115f0_0, 0;
T_90.14 ;
    %load/vec4 v0x600001010630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_90.19, 9;
    %load/vec4 v0x600001010510_0;
    %and;
T_90.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.17, 8;
    %load/vec4 v0x6000010114d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000010114d0_0, 0;
T_90.17 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x138fcfdb0;
T_91 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001011680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001010cf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001010a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010bd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010110e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011320_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001011cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011ef0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010103f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010101b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001010240_0, 0;
    %fork t_3, S_0x138fafec0;
    %jmp t_2;
    .scope S_0x138fafec0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001016eb0_0, 0, 32;
T_91.2 ;
    %load/vec4 v0x600001016eb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_91.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001016eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001010f30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001016eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001010e10, 0, 4;
    %load/vec4 v0x600001016eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001016eb0_0, 0, 32;
    %jmp T_91.2;
T_91.3 ;
    %end;
    .scope S_0x138fcfdb0;
t_2 %join;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x600001011320_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.6, 9;
    %load/vec4 v0x600001011200_0;
    %and;
T_91.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011320_0, 0;
T_91.4 ;
    %load/vec4 v0x600001011ef0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.9, 9;
    %load/vec4 v0x600001011dd0_0;
    %and;
T_91.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011ef0_0, 0;
T_91.7 ;
    %load/vec4 v0x600001010630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_91.12, 9;
    %load/vec4 v0x600001010510_0;
    %and;
T_91.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010630_0, 0;
T_91.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010bd0_0, 0;
    %load/vec4 v0x600001011830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_91.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_91.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_91.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_91.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_91.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_91.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_91.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_91.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_91.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_91.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.24;
T_91.13 ;
    %load/vec4 v0x600001011710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.25, 8;
    %load/vec4 v0x6000010117a0_0;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.25 ;
    %jmp T_91.24;
T_91.14 ;
    %load/vec4 v0x600001011440_0;
    %assign/vec4 v0x600001010a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010bd0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.24;
T_91.15 ;
    %load/vec4 v0x600001010c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.27, 8;
    %load/vec4 v0x600001010ab0_0;
    %assign/vec4 v0x600001010cf0_0, 0;
    %load/vec4 v0x600001010ab0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000010101b0_0, 0;
    %load/vec4 v0x600001010ab0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001010240_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.27 ;
    %jmp T_91.24;
T_91.16 ;
    %load/vec4 v0x6000010101b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_91.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_91.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_91.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_91.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_91.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.29 ;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.34 ;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_91.40, 5;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001010f30, 0, 4;
    %load/vec4 v0x600001010cf0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001010e10, 0, 4;
    %load/vec4 v0x600001010ea0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.41;
T_91.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.41 ;
    %jmp T_91.39;
T_91.35 ;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.42, 5;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001010e10, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_91.44, 5;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001010e10, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001010e10, 0, 4;
    %load/vec4 v0x600001010ea0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001010f30, 4;
    %assign/vec4 v0x600001011440_0, 0;
    %jmp T_91.45;
T_91.44 ;
    %load/vec4 v0x600001010ea0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
T_91.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.43;
T_91.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.43 ;
    %jmp T_91.39;
T_91.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001011b00_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.39;
T_91.37 ;
    %load/vec4 v0x600001010000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.46 ;
    %jmp T_91.39;
T_91.39 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.17 ;
    %load/vec4 v0x600001010000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.48 ;
    %jmp T_91.24;
T_91.18 ;
    %load/vec4 v0x6000010101b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.52, 6;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.54;
T_91.50 ;
    %load/vec4 v0x600001010cf0_0;
    %assign/vec4 v0x6000010110e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001011320_0, 0;
    %load/vec4 v0x600001011200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.55, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.55 ;
    %jmp T_91.54;
T_91.51 ;
    %load/vec4 v0x600001010cf0_0;
    %assign/vec4 v0x600001011cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001011ef0_0, 0;
    %load/vec4 v0x600001011dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.57, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.57 ;
    %jmp T_91.54;
T_91.52 ;
    %load/vec4 v0x600001010cf0_0;
    %assign/vec4 v0x6000010103f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001010630_0, 0;
    %load/vec4 v0x600001010510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.59, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.59 ;
    %jmp T_91.54;
T_91.54 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.19 ;
    %load/vec4 v0x600001010240_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_91.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_91.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_91.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_91.64, 6;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
    %jmp T_91.66;
T_91.61 ;
    %load/vec4 v0x600001010fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.67, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.67 ;
    %jmp T_91.66;
T_91.62 ;
    %load/vec4 v0x600001011b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.69, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.69 ;
    %jmp T_91.66;
T_91.63 ;
    %load/vec4 v0x6000010102d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.71, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.71 ;
    %jmp T_91.66;
T_91.64 ;
    %load/vec4 v0x600001010000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.73, 8;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.73 ;
    %jmp T_91.66;
T_91.66 ;
    %pop/vec4 1;
    %jmp T_91.24;
T_91.20 ;
    %load/vec4 v0x600001011950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001011b00_0, 0;
    %load/vec4 v0x600001011440_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.75 ;
    %jmp T_91.24;
T_91.21 ;
    %load/vec4 v0x600001011710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.77, 8;
    %load/vec4 v0x6000010117a0_0;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010750_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.77 ;
    %jmp T_91.24;
T_91.22 ;
    %load/vec4 v0x600001011710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001010870_0, 0;
    %load/vec4 v0x6000010117a0_0;
    %assign/vec4 v0x600001011440_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001010ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001011830_0, 0;
T_91.79 ;
    %jmp T_91.24;
T_91.24 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x138f9bf20;
T_92 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010122e0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x60000107a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000107a250, 4;
    %assign/vec4 v0x6000010122e0_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x138f998d0;
T_93 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001012520_0, 0, 32;
T_93.2 ;
    %load/vec4 v0x600001012520_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001012520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012490, 0, 4;
    %load/vec4 v0x600001012520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012520_0, 0, 32;
    %jmp T_93.2;
T_93.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010125b0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x60000107a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000107a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001012520_0, 0, 32;
T_93.6 ;
    %load/vec4 v0x600001012520_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_93.7, 5;
    %load/vec4 v0x600001012520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001012490, 4;
    %ix/getv/s 3, v0x600001012520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012490, 0, 4;
    %load/vec4 v0x600001012520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012520_0, 0, 32;
    %jmp T_93.6;
T_93.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001012490, 4;
    %assign/vec4 v0x6000010125b0_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x138f97280;
T_94 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010127f0_0, 0, 32;
T_94.2 ;
    %load/vec4 v0x6000010127f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000010127f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012760, 0, 4;
    %load/vec4 v0x6000010127f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010127f0_0, 0, 32;
    %jmp T_94.2;
T_94.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001012880_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x60000107a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000107a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012760, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010127f0_0, 0, 32;
T_94.6 ;
    %load/vec4 v0x6000010127f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_94.7, 5;
    %load/vec4 v0x6000010127f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001012760, 4;
    %ix/getv/s 3, v0x6000010127f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012760, 0, 4;
    %load/vec4 v0x6000010127f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010127f0_0, 0, 32;
    %jmp T_94.6;
T_94.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001012760, 4;
    %assign/vec4 v0x600001012880_0, 0;
T_94.4 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x138f94c30;
T_95 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001012ac0_0, 0, 32;
T_95.2 ;
    %load/vec4 v0x600001012ac0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001012ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012a30, 0, 4;
    %load/vec4 v0x600001012ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012ac0_0, 0, 32;
    %jmp T_95.2;
T_95.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001012b50_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x60000107a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000107a250, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012a30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001012ac0_0, 0, 32;
T_95.6 ;
    %load/vec4 v0x600001012ac0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_95.7, 5;
    %load/vec4 v0x600001012ac0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001012a30, 4;
    %ix/getv/s 3, v0x600001012ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001012a30, 0, 4;
    %load/vec4 v0x600001012ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012ac0_0, 0, 32;
    %jmp T_95.6;
T_95.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001012a30, 4;
    %assign/vec4 v0x600001012b50_0, 0;
T_95.4 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x138f92750;
T_96 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001013600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010137b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010130f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001013060_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001013570_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v0x600001013330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %load/vec4 v0x600001013720_0;
    %assign/vec4 v0x6000010137b0_0, 0;
T_96.2 ;
    %load/vec4 v0x6000010132a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.4, 8;
    %load/vec4 v0x600001012fd0_0;
    %assign/vec4 v0x6000010130f0_0, 0;
    %load/vec4 v0x6000010130f0_0;
    %assign/vec4 v0x600001013060_0, 0;
    %load/vec4 v0x600001013180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.6, 8;
    %load/vec4 v0x600001013450_0;
    %assign/vec4 v0x600001013570_0, 0;
    %jmp T_96.7;
T_96.6 ;
    %load/vec4 v0x6000010134e0_0;
    %load/vec4 v0x600001013450_0;
    %add;
    %assign/vec4 v0x600001013570_0, 0;
T_96.7 ;
T_96.4 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0x138f90100;
T_97 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000100cbd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100cd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100c6c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100c630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000100cb40_0, 0;
    %jmp T_97.1;
T_97.0 ;
    %load/vec4 v0x60000100c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.2, 8;
    %load/vec4 v0x60000100ccf0_0;
    %assign/vec4 v0x60000100cd80_0, 0;
T_97.2 ;
    %load/vec4 v0x60000100c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.4, 8;
    %load/vec4 v0x60000100c5a0_0;
    %assign/vec4 v0x60000100c6c0_0, 0;
    %load/vec4 v0x60000100c6c0_0;
    %assign/vec4 v0x60000100c630_0, 0;
    %load/vec4 v0x60000100c750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_97.6, 8;
    %load/vec4 v0x60000100ca20_0;
    %assign/vec4 v0x60000100cb40_0, 0;
    %jmp T_97.7;
T_97.6 ;
    %load/vec4 v0x60000100cab0_0;
    %load/vec4 v0x60000100ca20_0;
    %add;
    %assign/vec4 v0x60000100cb40_0, 0;
T_97.7 ;
T_97.4 ;
T_97.1 ;
    %jmp T_97;
    .thread T_97;
    .scope S_0x138f8dab0;
T_98 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000100e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100e2e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100dc20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100db90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000100e0a0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x60000100de60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %load/vec4 v0x60000100e250_0;
    %assign/vec4 v0x60000100e2e0_0, 0;
T_98.2 ;
    %load/vec4 v0x60000100ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.4, 8;
    %load/vec4 v0x60000100db00_0;
    %assign/vec4 v0x60000100dc20_0, 0;
    %load/vec4 v0x60000100dc20_0;
    %assign/vec4 v0x60000100db90_0, 0;
    %load/vec4 v0x60000100dcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.6, 8;
    %load/vec4 v0x60000100df80_0;
    %assign/vec4 v0x60000100e0a0_0, 0;
    %jmp T_98.7;
T_98.6 ;
    %load/vec4 v0x60000100e010_0;
    %load/vec4 v0x60000100df80_0;
    %add;
    %assign/vec4 v0x60000100e0a0_0, 0;
T_98.7 ;
T_98.4 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x138f8b460;
T_99 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000100f690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100f840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100f180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100f0f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000100f600_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x60000100f3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x60000100f7b0_0;
    %assign/vec4 v0x60000100f840_0, 0;
T_99.2 ;
    %load/vec4 v0x60000100f330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %load/vec4 v0x60000100f060_0;
    %assign/vec4 v0x60000100f180_0, 0;
    %load/vec4 v0x60000100f180_0;
    %assign/vec4 v0x60000100f0f0_0, 0;
    %load/vec4 v0x60000100f210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %load/vec4 v0x60000100f4e0_0;
    %assign/vec4 v0x60000100f600_0, 0;
    %jmp T_99.7;
T_99.6 ;
    %load/vec4 v0x60000100f570_0;
    %load/vec4 v0x60000100f4e0_0;
    %add;
    %assign/vec4 v0x60000100f600_0, 0;
T_99.7 ;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x138f88e10;
T_100 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001008c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001008e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001008750_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010086c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001008bd0_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v0x600001008990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %load/vec4 v0x600001008d80_0;
    %assign/vec4 v0x600001008e10_0, 0;
T_100.2 ;
    %load/vec4 v0x600001008900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.4, 8;
    %load/vec4 v0x600001008630_0;
    %assign/vec4 v0x600001008750_0, 0;
    %load/vec4 v0x600001008750_0;
    %assign/vec4 v0x6000010086c0_0, 0;
    %load/vec4 v0x6000010087e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.6, 8;
    %load/vec4 v0x600001008ab0_0;
    %assign/vec4 v0x600001008bd0_0, 0;
    %jmp T_100.7;
T_100.6 ;
    %load/vec4 v0x600001008b40_0;
    %load/vec4 v0x600001008ab0_0;
    %add;
    %assign/vec4 v0x600001008bd0_0, 0;
T_100.7 ;
T_100.4 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0x138f867c0;
T_101 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000100a1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100a370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001009cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001009c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000100a130_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x600001009ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.2, 8;
    %load/vec4 v0x60000100a2e0_0;
    %assign/vec4 v0x60000100a370_0, 0;
T_101.2 ;
    %load/vec4 v0x600001009e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.4, 8;
    %load/vec4 v0x600001009b90_0;
    %assign/vec4 v0x600001009cb0_0, 0;
    %load/vec4 v0x600001009cb0_0;
    %assign/vec4 v0x600001009c20_0, 0;
    %load/vec4 v0x600001009d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.6, 8;
    %load/vec4 v0x60000100a010_0;
    %assign/vec4 v0x60000100a130_0, 0;
    %jmp T_101.7;
T_101.6 ;
    %load/vec4 v0x60000100a0a0_0;
    %load/vec4 v0x60000100a010_0;
    %add;
    %assign/vec4 v0x60000100a130_0, 0;
T_101.7 ;
T_101.4 ;
T_101.1 ;
    %jmp T_101;
    .thread T_101;
    .scope S_0x138f6b6e0;
T_102 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000100b720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100b8d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000100b180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000100b690_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v0x60000100b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v0x60000100b840_0;
    %assign/vec4 v0x60000100b8d0_0, 0;
T_102.2 ;
    %load/vec4 v0x60000100b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.4, 8;
    %load/vec4 v0x60000100b0f0_0;
    %assign/vec4 v0x60000100b210_0, 0;
    %load/vec4 v0x60000100b210_0;
    %assign/vec4 v0x60000100b180_0, 0;
    %load/vec4 v0x60000100b2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.6, 8;
    %load/vec4 v0x60000100b570_0;
    %assign/vec4 v0x60000100b690_0, 0;
    %jmp T_102.7;
T_102.6 ;
    %load/vec4 v0x60000100b600_0;
    %load/vec4 v0x60000100b570_0;
    %add;
    %assign/vec4 v0x60000100b690_0, 0;
T_102.7 ;
T_102.4 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_0x138f65d20;
T_103 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001004cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001004ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010047e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001004750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001004c60_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x600001004a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v0x600001004e10_0;
    %assign/vec4 v0x600001004ea0_0, 0;
T_103.2 ;
    %load/vec4 v0x600001004990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.4, 8;
    %load/vec4 v0x6000010046c0_0;
    %assign/vec4 v0x6000010047e0_0, 0;
    %load/vec4 v0x6000010047e0_0;
    %assign/vec4 v0x600001004750_0, 0;
    %load/vec4 v0x600001004870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.6, 8;
    %load/vec4 v0x600001004b40_0;
    %assign/vec4 v0x600001004c60_0, 0;
    %jmp T_103.7;
T_103.6 ;
    %load/vec4 v0x600001004bd0_0;
    %load/vec4 v0x600001004b40_0;
    %add;
    %assign/vec4 v0x600001004c60_0, 0;
T_103.7 ;
T_103.4 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x138f636d0;
T_104 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001006250_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001006400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001005d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001005cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010061c0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x600001005f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %load/vec4 v0x600001006370_0;
    %assign/vec4 v0x600001006400_0, 0;
T_104.2 ;
    %load/vec4 v0x600001005ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.4, 8;
    %load/vec4 v0x600001005c20_0;
    %assign/vec4 v0x600001005d40_0, 0;
    %load/vec4 v0x600001005d40_0;
    %assign/vec4 v0x600001005cb0_0, 0;
    %load/vec4 v0x600001005dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.6, 8;
    %load/vec4 v0x6000010060a0_0;
    %assign/vec4 v0x6000010061c0_0, 0;
    %jmp T_104.7;
T_104.6 ;
    %load/vec4 v0x600001006130_0;
    %load/vec4 v0x6000010060a0_0;
    %add;
    %assign/vec4 v0x6000010061c0_0, 0;
T_104.7 ;
T_104.4 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x138f61080;
T_105 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010077b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001007960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010072a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001007210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001007720_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x6000010074e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x6000010078d0_0;
    %assign/vec4 v0x600001007960_0, 0;
T_105.2 ;
    %load/vec4 v0x600001007450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.4, 8;
    %load/vec4 v0x600001007180_0;
    %assign/vec4 v0x6000010072a0_0, 0;
    %load/vec4 v0x6000010072a0_0;
    %assign/vec4 v0x600001007210_0, 0;
    %load/vec4 v0x600001007330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.6, 8;
    %load/vec4 v0x600001007600_0;
    %assign/vec4 v0x600001007720_0, 0;
    %jmp T_105.7;
T_105.6 ;
    %load/vec4 v0x600001007690_0;
    %load/vec4 v0x600001007600_0;
    %add;
    %assign/vec4 v0x600001007720_0, 0;
T_105.7 ;
T_105.4 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x138f5ea30;
T_106 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001000d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001000f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001000870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010007e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001000cf0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v0x600001000ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v0x600001000ea0_0;
    %assign/vec4 v0x600001000f30_0, 0;
T_106.2 ;
    %load/vec4 v0x600001000a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.4, 8;
    %load/vec4 v0x600001000750_0;
    %assign/vec4 v0x600001000870_0, 0;
    %load/vec4 v0x600001000870_0;
    %assign/vec4 v0x6000010007e0_0, 0;
    %load/vec4 v0x600001000900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.6, 8;
    %load/vec4 v0x600001000bd0_0;
    %assign/vec4 v0x600001000cf0_0, 0;
    %jmp T_106.7;
T_106.6 ;
    %load/vec4 v0x600001000c60_0;
    %load/vec4 v0x600001000bd0_0;
    %add;
    %assign/vec4 v0x600001000cf0_0, 0;
T_106.7 ;
T_106.4 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_0x138f5c3e0;
T_107 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010022e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001002490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001001dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001001d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001002250_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x600001002010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v0x600001002400_0;
    %assign/vec4 v0x600001002490_0, 0;
T_107.2 ;
    %load/vec4 v0x600001001f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.4, 8;
    %load/vec4 v0x600001001cb0_0;
    %assign/vec4 v0x600001001dd0_0, 0;
    %load/vec4 v0x600001001dd0_0;
    %assign/vec4 v0x600001001d40_0, 0;
    %load/vec4 v0x600001001e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.6, 8;
    %load/vec4 v0x600001002130_0;
    %assign/vec4 v0x600001002250_0, 0;
    %jmp T_107.7;
T_107.6 ;
    %load/vec4 v0x6000010021c0_0;
    %load/vec4 v0x600001002130_0;
    %add;
    %assign/vec4 v0x600001002250_0, 0;
T_107.7 ;
T_107.4 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x138f575d0;
T_108 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001003840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010039f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001003330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010032a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010037b0_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x600001003570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x600001003960_0;
    %assign/vec4 v0x6000010039f0_0, 0;
T_108.2 ;
    %load/vec4 v0x6000010034e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.4, 8;
    %load/vec4 v0x600001003210_0;
    %assign/vec4 v0x600001003330_0, 0;
    %load/vec4 v0x600001003330_0;
    %assign/vec4 v0x6000010032a0_0, 0;
    %load/vec4 v0x6000010033c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.6, 8;
    %load/vec4 v0x600001003690_0;
    %assign/vec4 v0x6000010037b0_0, 0;
    %jmp T_108.7;
T_108.6 ;
    %load/vec4 v0x600001003720_0;
    %load/vec4 v0x600001003690_0;
    %add;
    %assign/vec4 v0x6000010037b0_0, 0;
T_108.7 ;
T_108.4 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x138f54f80;
T_109 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107ce10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107cfc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107c870_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000107cd80_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x60000107cb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x60000107cf30_0;
    %assign/vec4 v0x60000107cfc0_0, 0;
T_109.2 ;
    %load/vec4 v0x60000107cab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.4, 8;
    %load/vec4 v0x60000107c7e0_0;
    %assign/vec4 v0x60000107c900_0, 0;
    %load/vec4 v0x60000107c900_0;
    %assign/vec4 v0x60000107c870_0, 0;
    %load/vec4 v0x60000107c990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.6, 8;
    %load/vec4 v0x60000107cc60_0;
    %assign/vec4 v0x60000107cd80_0, 0;
    %jmp T_109.7;
T_109.6 ;
    %load/vec4 v0x60000107ccf0_0;
    %load/vec4 v0x60000107cc60_0;
    %add;
    %assign/vec4 v0x60000107cd80_0, 0;
T_109.7 ;
T_109.4 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_0x138f52930;
T_110 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107e370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107e520_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107ddd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000107e2e0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v0x60000107e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v0x60000107e490_0;
    %assign/vec4 v0x60000107e520_0, 0;
T_110.2 ;
    %load/vec4 v0x60000107e010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.4, 8;
    %load/vec4 v0x60000107dd40_0;
    %assign/vec4 v0x60000107de60_0, 0;
    %load/vec4 v0x60000107de60_0;
    %assign/vec4 v0x60000107ddd0_0, 0;
    %load/vec4 v0x60000107def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.6, 8;
    %load/vec4 v0x60000107e1c0_0;
    %assign/vec4 v0x60000107e2e0_0, 0;
    %jmp T_110.7;
T_110.6 ;
    %load/vec4 v0x60000107e250_0;
    %load/vec4 v0x60000107e1c0_0;
    %add;
    %assign/vec4 v0x60000107e2e0_0, 0;
T_110.7 ;
T_110.4 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_0x138f502e0;
T_111 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107f8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107fa80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000107f330_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000107f840_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x60000107f600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x60000107f9f0_0;
    %assign/vec4 v0x60000107fa80_0, 0;
T_111.2 ;
    %load/vec4 v0x60000107f570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.4, 8;
    %load/vec4 v0x60000107f2a0_0;
    %assign/vec4 v0x60000107f3c0_0, 0;
    %load/vec4 v0x60000107f3c0_0;
    %assign/vec4 v0x60000107f330_0, 0;
    %load/vec4 v0x60000107f450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.6, 8;
    %load/vec4 v0x60000107f720_0;
    %assign/vec4 v0x60000107f840_0, 0;
    %jmp T_111.7;
T_111.6 ;
    %load/vec4 v0x60000107f7b0_0;
    %load/vec4 v0x60000107f720_0;
    %add;
    %assign/vec4 v0x60000107f840_0, 0;
T_111.7 ;
T_111.4 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x138fa5860;
T_112 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001012010_0, 0, 32;
T_112.2 ;
    %load/vec4 v0x600001012010_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001012010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001011f80, 0, 4;
    %load/vec4 v0x600001012010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012010_0, 0, 32;
    %jmp T_112.2;
T_112.3 ;
    %jmp T_112.1;
T_112.0 ;
    %load/vec4 v0x600001079dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_112.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001079e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001011f80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001012010_0, 0, 32;
T_112.6 ;
    %load/vec4 v0x600001012010_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_112.7, 5;
    %load/vec4 v0x600001012010_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001011f80, 4;
    %ix/getv/s 3, v0x600001012010_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001011f80, 0, 4;
    %load/vec4 v0x600001012010_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012010_0, 0, 32;
    %jmp T_112.6;
T_112.7 ;
T_112.4 ;
T_112.1 ;
    %jmp T_112;
    .thread T_112;
    .scope S_0x138fa3210;
T_113 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001012130_0, 0, 32;
T_113.2 ;
    %load/vec4 v0x600001012130_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001012130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010120a0, 0, 4;
    %load/vec4 v0x600001012130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012130_0, 0, 32;
    %jmp T_113.2;
T_113.3 ;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v0x600001079dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001079e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010120a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001012130_0, 0, 32;
T_113.6 ;
    %load/vec4 v0x600001012130_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_113.7, 5;
    %load/vec4 v0x600001012130_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000010120a0, 4;
    %ix/getv/s 3, v0x600001012130_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010120a0, 0, 4;
    %load/vec4 v0x600001012130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012130_0, 0, 32;
    %jmp T_113.6;
T_113.7 ;
T_113.4 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_0x138fa0bc0;
T_114 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001012250_0, 0, 32;
T_114.2 ;
    %load/vec4 v0x600001012250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001012250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010121c0, 0, 4;
    %load/vec4 v0x600001012250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012250_0, 0, 32;
    %jmp T_114.2;
T_114.3 ;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x600001079dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001079e60, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010121c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001012250_0, 0, 32;
T_114.6 ;
    %load/vec4 v0x600001012250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_114.7, 5;
    %load/vec4 v0x600001012250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000010121c0, 4;
    %ix/getv/s 3, v0x600001012250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010121c0, 0, 4;
    %load/vec4 v0x600001012250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001012250_0, 0, 32;
    %jmp T_114.6;
T_114.7 ;
T_114.4 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x138fb0030;
T_115 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000107a130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_115.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000107a400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001079b00_0, 0;
    %jmp T_115.1;
T_115.0 ;
    %load/vec4 v0x60000107a490_0;
    %assign/vec4 v0x60000107a400_0, 0;
    %load/vec4 v0x600001079b90_0;
    %assign/vec4 v0x600001079b00_0, 0;
T_115.1 ;
    %jmp T_115;
    .thread T_115;
    .scope S_0x138fb0030;
T_116 ;
    %wait E_0x6000038f6980;
    %load/vec4 v0x60000107a400_0;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %load/vec4 v0x600001079b00_0;
    %store/vec4 v0x600001079b90_0, 0, 16;
    %load/vec4 v0x60000107a400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_116.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_116.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_116.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_116.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_116.4, 6;
    %jmp T_116.5;
T_116.0 ;
    %load/vec4 v0x60000107a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.6, 8;
    %load/vec4 v0x60000107a640_0;
    %flag_set/vec4 8;
    %jmp/0 T_116.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_116.9, 8;
T_116.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_116.9, 8;
 ; End of false expr.
    %blend;
T_116.9;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
T_116.6 ;
    %jmp T_116.5;
T_116.1 ;
    %load/vec4 v0x60000107a640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
T_116.10 ;
    %jmp T_116.5;
T_116.2 ;
    %load/vec4 v0x600001079b00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
    %load/vec4 v0x600001079950_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001079b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
T_116.12 ;
    %jmp T_116.5;
T_116.3 ;
    %load/vec4 v0x600001079b00_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
    %load/vec4 v0x600001079d40_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001079b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_116.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600001079b90_0, 0, 16;
T_116.14 ;
    %jmp T_116.5;
T_116.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x60000107a490_0, 0, 3;
    %jmp T_116.5;
T_116.5 ;
    %pop/vec4 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x139826c50;
T_117 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_117.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_117.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_117.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_117.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_117.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_117.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_117.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_117.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.11, 8;
T_117.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_117.11, 8;
 ; End of false expr.
    %blend;
T_117.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_117.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_117.13, 8;
T_117.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_117.13, 8;
 ; End of false expr.
    %blend;
T_117.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_117.9;
T_117.9 ;
    %pop/vec4 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_0x139826c50;
T_118 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x139826dc0;
T_119 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_119.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_119.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_119.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_119.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_119.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_119.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_119.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_119.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.11, 8;
T_119.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_119.11, 8;
 ; End of false expr.
    %blend;
T_119.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_119.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_119.13, 8;
T_119.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_119.13, 8;
 ; End of false expr.
    %blend;
T_119.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_119.9;
T_119.9 ;
    %pop/vec4 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x139826dc0;
T_120 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_0x139824600;
T_121 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_121.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_121.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_121.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_121.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_121.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_121.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_121.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_121.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.11, 8;
T_121.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_121.11, 8;
 ; End of false expr.
    %blend;
T_121.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_121.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_121.13, 8;
T_121.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_121.13, 8;
 ; End of false expr.
    %blend;
T_121.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_121.9;
T_121.9 ;
    %pop/vec4 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x139824600;
T_122 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x139824770;
T_123 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_123.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_123.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_123.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_123.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_123.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_123.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_123.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_123.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.11, 8;
T_123.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_123.11, 8;
 ; End of false expr.
    %blend;
T_123.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_123.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_123.13, 8;
T_123.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_123.13, 8;
 ; End of false expr.
    %blend;
T_123.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_123.9;
T_123.9 ;
    %pop/vec4 1;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x139824770;
T_124 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_0x139821fb0;
T_125 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_125.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_125.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_125.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_125.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_125.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_125.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_125.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_125.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.11, 8;
T_125.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_125.11, 8;
 ; End of false expr.
    %blend;
T_125.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_125.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_125.13, 8;
T_125.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_125.13, 8;
 ; End of false expr.
    %blend;
T_125.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_125.9;
T_125.9 ;
    %pop/vec4 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x139821fb0;
T_126 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_0x139822120;
T_127 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_127.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_127.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_127.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_127.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_127.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_127.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_127.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_127.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.11, 8;
T_127.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_127.11, 8;
 ; End of false expr.
    %blend;
T_127.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_127.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_127.13, 8;
T_127.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_127.13, 8;
 ; End of false expr.
    %blend;
T_127.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_127.9;
T_127.9 ;
    %pop/vec4 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x139822120;
T_128 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_128;
    .thread T_128, $push;
    .scope S_0x13981f960;
T_129 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_129.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_129.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_129.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_129.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_129.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_129.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_129.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_129.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.11, 8;
T_129.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_129.11, 8;
 ; End of false expr.
    %blend;
T_129.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_129.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_129.13, 8;
T_129.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_129.13, 8;
 ; End of false expr.
    %blend;
T_129.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_129.9;
T_129.9 ;
    %pop/vec4 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x13981f960;
T_130 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x13981fad0;
T_131 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_131.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_131.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_131.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_131.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_131.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_131.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_131.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_131.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.11, 8;
T_131.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_131.11, 8;
 ; End of false expr.
    %blend;
T_131.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_131.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_131.13, 8;
T_131.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_131.13, 8;
 ; End of false expr.
    %blend;
T_131.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_131.9;
T_131.9 ;
    %pop/vec4 1;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x13981fad0;
T_132 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x13981d310;
T_133 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_133.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_133.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_133.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_133.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_133.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_133.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_133.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_133.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.11, 8;
T_133.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_133.11, 8;
 ; End of false expr.
    %blend;
T_133.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_133.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_133.13, 8;
T_133.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_133.13, 8;
 ; End of false expr.
    %blend;
T_133.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_133.9;
T_133.9 ;
    %pop/vec4 1;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_0x13981d310;
T_134 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x13981d480;
T_135 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_135.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_135.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_135.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_135.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_135.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_135.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_135.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_135.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.11, 8;
T_135.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_135.11, 8;
 ; End of false expr.
    %blend;
T_135.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_135.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_135.13, 8;
T_135.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_135.13, 8;
 ; End of false expr.
    %blend;
T_135.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_135.9;
T_135.9 ;
    %pop/vec4 1;
    %jmp T_135;
    .thread T_135, $push;
    .scope S_0x13981d480;
T_136 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x13981acc0;
T_137 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_137.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_137.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_137.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_137.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_137.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_137.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_137.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_137.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.11, 8;
T_137.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_137.11, 8;
 ; End of false expr.
    %blend;
T_137.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_137.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_137.13, 8;
T_137.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_137.13, 8;
 ; End of false expr.
    %blend;
T_137.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_137.9;
T_137.9 ;
    %pop/vec4 1;
    %jmp T_137;
    .thread T_137, $push;
    .scope S_0x13981acc0;
T_138 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_0x13981ae30;
T_139 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_139.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_139.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_139.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_139.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_139.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_139.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_139.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_139.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.11, 8;
T_139.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_139.11, 8;
 ; End of false expr.
    %blend;
T_139.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_139.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_139.13, 8;
T_139.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_139.13, 8;
 ; End of false expr.
    %blend;
T_139.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_139.9;
T_139.9 ;
    %pop/vec4 1;
    %jmp T_139;
    .thread T_139, $push;
    .scope S_0x13981ae30;
T_140 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_140;
    .thread T_140, $push;
    .scope S_0x139818670;
T_141 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_141.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_141.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_141.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_141.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_141.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_141.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_141.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_141.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.11, 8;
T_141.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_141.11, 8;
 ; End of false expr.
    %blend;
T_141.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_141.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_141.13, 8;
T_141.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_141.13, 8;
 ; End of false expr.
    %blend;
T_141.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_141.9;
T_141.9 ;
    %pop/vec4 1;
    %jmp T_141;
    .thread T_141, $push;
    .scope S_0x139818670;
T_142 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_142;
    .thread T_142, $push;
    .scope S_0x1398187e0;
T_143 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_143.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_143.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_143.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_143.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_143.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_143.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_143.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_143.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.11, 8;
T_143.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_143.11, 8;
 ; End of false expr.
    %blend;
T_143.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_143.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_143.13, 8;
T_143.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_143.13, 8;
 ; End of false expr.
    %blend;
T_143.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_143.9;
T_143.9 ;
    %pop/vec4 1;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1398187e0;
T_144 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x139816020;
T_145 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_145.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_145.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_145.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_145.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_145.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_145.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_145.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_145.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.11, 8;
T_145.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_145.11, 8;
 ; End of false expr.
    %blend;
T_145.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_145.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_145.13, 8;
T_145.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_145.13, 8;
 ; End of false expr.
    %blend;
T_145.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_145.9;
T_145.9 ;
    %pop/vec4 1;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_0x139816020;
T_146 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x139816190;
T_147 ;
    %wait E_0x6000038f1c00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_147.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_147.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_147.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_147.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_147.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_147.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_147.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_147.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076b50, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.11, 8;
T_147.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_147.11, 8;
 ; End of false expr.
    %blend;
T_147.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_147.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_147.13, 8;
T_147.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %jmp/0 T_147.13, 8;
 ; End of false expr.
    %blend;
T_147.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.7 ;
    %load/vec4 v0x6000010769a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600001076be0, 4, 0;
    %jmp T_147.9;
T_147.9 ;
    %pop/vec4 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_0x139816190;
T_148 ;
    %wait E_0x6000038f1bc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076be0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600001076400_0, 4, 16;
    %jmp T_148;
    .thread T_148, $push;
    .scope S_0x13982e0b0;
T_149 ;
    %wait E_0x6000038f1b00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001076a30_0, 0, 32;
T_149.0 ;
    %load/vec4 v0x600001076a30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_149.1, 5;
    %ix/getv/s 4, v0x600001076a30_0;
    %load/vec4a v0x600001076ac0, 4;
    %ix/getv/s 4, v0x600001076a30_0;
    %store/vec4a v0x600001076e20, 4, 0;
    %load/vec4 v0x600001076a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001076a30_0, 0, 32;
    %jmp T_149.0;
T_149.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010774e0_0, 0, 32;
T_149.2 ;
    %load/vec4 v0x6000010774e0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_149.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001076a30_0, 0, 32;
T_149.4 ;
    %load/vec4 v0x600001076a30_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000010774e0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_149.5, 5;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_149.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_149.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_149.8, 6;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %load/vec4 v0x6000010774e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001076e20, 4, 0;
    %jmp T_149.10;
T_149.6 ;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %add;
    %load/vec4 v0x6000010774e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001076e20, 4, 0;
    %jmp T_149.10;
T_149.7 ;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.11, 8;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %jmp/1 T_149.12, 8;
T_149.11 ; End of true expr.
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %jmp/0 T_149.12, 8;
 ; End of false expr.
    %blend;
T_149.12;
    %load/vec4 v0x6000010774e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001076e20, 4, 0;
    %jmp T_149.10;
T_149.8 ;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_149.13, 8;
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %jmp/1 T_149.14, 8;
T_149.13 ; End of true expr.
    %load/vec4 v0x6000010774e0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600001076e20, 4;
    %jmp/0 T_149.14, 8;
 ; End of false expr.
    %blend;
T_149.14;
    %load/vec4 v0x6000010774e0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600001076a30_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600001076e20, 4, 0;
    %jmp T_149.10;
T_149.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600001076a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001076a30_0, 0, 32;
    %jmp T_149.4;
T_149.5 ;
    %load/vec4 v0x6000010774e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010774e0_0, 0, 32;
    %jmp T_149.2;
T_149.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001076e20, 4;
    %store/vec4 v0x600001076d90_0, 0, 16;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_0x13982e0b0;
T_150 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001076eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010766d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001076910_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001076370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001077450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001077180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001076880_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001077450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001077180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001076880_0, 0;
    %load/vec4 v0x600001077570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_150.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_150.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_150.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_150.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_150.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_150.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.9;
T_150.2 ;
    %load/vec4 v0x600001076760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.10, 8;
    %load/vec4 v0x600001076520_0;
    %assign/vec4 v0x6000010766d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
T_150.10 ;
    %jmp T_150.9;
T_150.3 ;
    %load/vec4 v0x6000010767f0_0;
    %assign/vec4 v0x600001076910_0, 0;
    %load/vec4 v0x600001076c70_0;
    %assign/vec4 v0x600001076370_0, 0;
    %load/vec4 v0x600001077600_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_150.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_150.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_150.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_150.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_150.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001077180_0, 0;
    %load/vec4 v0x600001076c70_0;
    %assign/vec4 v0x600001076fd0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001077450_0, 0;
    %load/vec4 v0x600001076c70_0;
    %assign/vec4 v0x600001076fd0_0, 0;
    %load/vec4 v0x600001077840_0;
    %assign/vec4 v0x600001077330_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.18;
T_150.18 ;
    %pop/vec4 1;
    %jmp T_150.9;
T_150.4 ;
    %load/vec4 v0x600001076400_0;
    %load/vec4 v0x600001077690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001077720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.9;
T_150.5 ;
    %load/vec4 v0x600001077210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.19, 8;
    %load/vec4 v0x600001077600_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_150.21, 4;
    %load/vec4 v0x600001077060_0;
    %load/vec4 v0x600001077690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001077720, 0, 4;
T_150.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
T_150.19 ;
    %jmp T_150.9;
T_150.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600001076d90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600001077690_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001077720, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.9;
T_150.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001076880_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001077570_0, 0;
    %jmp T_150.9;
T_150.9 ;
    %pop/vec4 1;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x138fcfc40;
T_151 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010166d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001015f80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001016640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000010160a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001016490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000010165b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015b90_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000010167f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001016b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001016c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010169a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001014f30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001014b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001014c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001015200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001014e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000010157a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010158c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001015a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010155f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010162e0_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001016c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010169a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010162e0_0, 0;
    %load/vec4 v0x600001016d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_151.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_151.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_151.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_151.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_151.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_151.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_151.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_151.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_151.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_151.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_151.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.14;
T_151.2 ;
    %load/vec4 v0x600001016010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.15, 8;
    %load/vec4 v0x600001015dd0_0;
    %assign/vec4 v0x600001015f80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.15 ;
    %jmp T_151.14;
T_151.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001016640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000010160a0_0, 0;
    %load/vec4 v0x600001016400_0;
    %assign/vec4 v0x600001016490_0, 0;
    %load/vec4 v0x600001016520_0;
    %assign/vec4 v0x6000010165b0_0, 0;
    %load/vec4 v0x600001015c20_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_151.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_151.18, 8;
T_151.17 ; End of true expr.
    %load/vec4 v0x600001015c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_151.18, 8;
 ; End of false expr.
    %blend;
T_151.18;
    %pad/u 8;
    %assign/vec4 v0x600001015b90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015b00_0, 0;
    %load/vec4 v0x600001016e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.22;
T_151.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.22;
T_151.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.22;
T_151.22 ;
    %pop/vec4 1;
    %jmp T_151.14;
T_151.4 ;
    %load/vec4 v0x600001016490_0;
    %assign/vec4 v0x600001014b40_0, 0;
    %load/vec4 v0x600001015b90_0;
    %assign/vec4 v0x600001014c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001014e10_0, 0;
    %load/vec4 v0x600001014cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.25, 9;
    %load/vec4 v0x600001014e10_0;
    %and;
T_151.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001014e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010155f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.23 ;
    %jmp T_151.14;
T_151.5 ;
    %load/vec4 v0x600001015680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.28, 9;
    %load/vec4 v0x6000010155f0_0;
    %and;
T_151.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.26, 8;
    %load/vec4 v0x600001015440_0;
    %assign/vec4 v0x600001016130_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.26 ;
    %jmp T_151.14;
T_151.6 ;
    %load/vec4 v0x6000010165b0_0;
    %assign/vec4 v0x6000010167f0_0, 0;
    %load/vec4 v0x600001016130_0;
    %assign/vec4 v0x600001016b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001016c70_0, 0;
    %load/vec4 v0x600001016a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.29, 8;
    %load/vec4 v0x6000010165b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000010165b0_0, 0;
    %load/vec4 v0x6000010160a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000010160a0_0, 0;
    %load/vec4 v0x600001015b00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001015b00_0, 0;
    %load/vec4 v0x600001015b90_0;
    %load/vec4 v0x600001015b00_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010155f0_0, 0;
    %load/vec4 v0x600001015c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000010160a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.34;
T_151.33 ;
    %load/vec4 v0x600001016490_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001016490_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015b00_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.34 ;
    %jmp T_151.32;
T_151.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.32 ;
T_151.29 ;
    %jmp T_151.14;
T_151.7 ;
    %load/vec4 v0x6000010165b0_0;
    %assign/vec4 v0x6000010167f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010169a0_0, 0;
    %load/vec4 v0x600001016a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.35, 8;
    %load/vec4 v0x600001016880_0;
    %assign/vec4 v0x600001016130_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.35 ;
    %jmp T_151.14;
T_151.8 ;
    %load/vec4 v0x600001016490_0;
    %assign/vec4 v0x600001014f30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001015050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001015200_0, 0;
    %load/vec4 v0x6000010150e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.39, 9;
    %load/vec4 v0x600001015200_0;
    %and;
T_151.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001015200_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.37 ;
    %jmp T_151.14;
T_151.9 ;
    %load/vec4 v0x600001016130_0;
    %assign/vec4 v0x6000010157a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010158c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001015a70_0, 0;
    %load/vec4 v0x600001015950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_151.42, 9;
    %load/vec4 v0x600001015a70_0;
    %and;
T_151.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001015a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010158c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.40 ;
    %jmp T_151.14;
T_151.10 ;
    %load/vec4 v0x6000010153b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.43, 8;
    %load/vec4 v0x600001016490_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001016490_0, 0;
    %load/vec4 v0x6000010165b0_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000010165b0_0, 0;
    %load/vec4 v0x6000010160a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000010160a0_0, 0;
    %load/vec4 v0x600001015c20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000010160a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.46;
T_151.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
T_151.46 ;
T_151.43 ;
    %jmp T_151.14;
T_151.11 ;
    %load/vec4 v0x600001016640_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001016640_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000010160a0_0, 0;
    %load/vec4 v0x600001015cb0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001016640_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_151.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.48;
T_151.47 ;
    %load/vec4 v0x600001016400_0;
    %load/vec4 v0x600001016640_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600001016d00_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001016490_0, 0;
    %load/vec4 v0x600001016520_0;
    %load/vec4 v0x600001016640_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001016370_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000010165b0_0, 0;
    %load/vec4 v0x600001016e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_151.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_151.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.52;
T_151.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.52;
T_151.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.52;
T_151.52 ;
    %pop/vec4 1;
T_151.48 ;
    %jmp T_151.14;
T_151.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010162e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001016d90_0, 0;
    %jmp T_151.14;
T_151.14 ;
    %pop/vec4 1;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x139837880;
T_152 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000107ab50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0x60000107aac0_0;
    %load/vec4 v0x60000107a760_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000107a910, 0, 4;
T_152.0 ;
    %load/vec4 v0x60000107aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x60000107a760_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000107a910, 4;
    %assign/vec4 v0x60000107a9a0_0, 0;
T_152.2 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x139837880;
T_153 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107a880_0, 0, 32;
T_153.0 ;
    %load/vec4 v0x60000107a880_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_153.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107a880_0;
    %store/vec4a v0x60000107a910, 4, 0;
    %load/vec4 v0x60000107a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107a880_0, 0, 32;
    %jmp T_153.0;
T_153.1 ;
    %end;
    .thread T_153;
    .scope S_0x139835230;
T_154 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000107b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %load/vec4 v0x60000107afd0_0;
    %load/vec4 v0x60000107ac70_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000107ae20, 0, 4;
T_154.0 ;
    %load/vec4 v0x60000107af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %load/vec4 v0x60000107ac70_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000107ae20, 4;
    %assign/vec4 v0x60000107aeb0_0, 0;
T_154.2 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x139835230;
T_155 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107ad90_0, 0, 32;
T_155.0 ;
    %load/vec4 v0x60000107ad90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_155.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107ad90_0;
    %store/vec4a v0x60000107ae20, 4, 0;
    %load/vec4 v0x60000107ad90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107ad90_0, 0, 32;
    %jmp T_155.0;
T_155.1 ;
    %end;
    .thread T_155;
    .scope S_0x139832be0;
T_156 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000107b570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.0, 8;
    %load/vec4 v0x60000107b4e0_0;
    %load/vec4 v0x60000107b180_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000107b330, 0, 4;
T_156.0 ;
    %load/vec4 v0x60000107b450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_156.2, 8;
    %load/vec4 v0x60000107b180_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000107b330, 4;
    %assign/vec4 v0x60000107b3c0_0, 0;
T_156.2 ;
    %jmp T_156;
    .thread T_156;
    .scope S_0x139832be0;
T_157 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107b2a0_0, 0, 32;
T_157.0 ;
    %load/vec4 v0x60000107b2a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_157.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107b2a0_0;
    %store/vec4a v0x60000107b330, 4, 0;
    %load/vec4 v0x60000107b2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107b2a0_0, 0, 32;
    %jmp T_157.0;
T_157.1 ;
    %end;
    .thread T_157;
    .scope S_0x139830590;
T_158 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000107ba80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %load/vec4 v0x60000107b9f0_0;
    %load/vec4 v0x60000107b690_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000107b840, 0, 4;
T_158.0 ;
    %load/vec4 v0x60000107b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x60000107b690_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x60000107b840, 4;
    %assign/vec4 v0x60000107b8d0_0, 0;
T_158.2 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x139830590;
T_159 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107b7b0_0, 0, 32;
T_159.0 ;
    %load/vec4 v0x60000107b7b0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_159.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107b7b0_0;
    %store/vec4a v0x60000107b840, 4, 0;
    %load/vec4 v0x60000107b7b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107b7b0_0, 0, 32;
    %jmp T_159.0;
T_159.1 ;
    %end;
    .thread T_159;
    .scope S_0x138f41e70;
T_160 ;
    %wait E_0x6000038f0e00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107bd50_0, 0, 32;
T_160.0 ;
    %load/vec4 v0x60000107bd50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_160.1, 5;
    %load/vec4 v0x600001075440_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.2, 8;
    %load/vec4 v0x6000010741b0_0;
    %pad/u 32;
    %load/vec4 v0x60000107bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.2;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001075710_0, 4, 1;
    %load/vec4 v0x600001074f30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.3, 8;
    %load/vec4 v0x600001074000_0;
    %pad/u 32;
    %load/vec4 v0x60000107bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.3;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010755f0_0, 4, 1;
    %load/vec4 v0x600001075200_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_160.4, 8;
    %load/vec4 v0x600001074120_0;
    %pad/u 32;
    %load/vec4 v0x60000107bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.4;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001075680_0, 4, 1;
    %load/vec4 v0x600001075c20_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.6, 8;
    %load/vec4 v0x600001075a70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.6;
    %flag_get/vec4 8;
    %jmp/0 T_160.5, 8;
    %load/vec4 v0x6000010743f0_0;
    %pad/u 32;
    %load/vec4 v0x60000107bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.5;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010757a0_0, 4, 1;
    %load/vec4 v0x600001074a20_0;
    %flag_set/vec4 8;
    %jmp/1 T_160.8, 8;
    %load/vec4 v0x600001074870_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_160.8;
    %flag_get/vec4 8;
    %jmp/0 T_160.7, 8;
    %load/vec4 v0x60000107be70_0;
    %pad/u 32;
    %load/vec4 v0x60000107bd50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_160.7;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001075560_0, 4, 1;
    %load/vec4 v0x60000107bd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107bd50_0, 0, 32;
    %jmp T_160.0;
T_160.1 ;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x138f41e70;
T_161 ;
    %wait E_0x6000038f0dc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000107bd50_0, 0, 32;
T_161.0 ;
    %load/vec4 v0x60000107bd50_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_161.1, 5;
    %load/vec4 v0x600001075710_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074c60_0, 4, 1;
    %load/vec4 v0x6000010755f0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.2, 8;
    %load/vec4 v0x600001075710_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.2;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074b40_0, 4, 1;
    %load/vec4 v0x600001075680_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.4, 9;
    %load/vec4 v0x600001075710_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.3, 8;
    %load/vec4 v0x6000010755f0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.3;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074bd0_0, 4, 1;
    %load/vec4 v0x6000010757a0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.7, 10;
    %load/vec4 v0x600001075710_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.6, 9;
    %load/vec4 v0x6000010755f0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.5, 8;
    %load/vec4 v0x600001075680_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.5;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074cf0_0, 4, 1;
    %load/vec4 v0x600001075560_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_161.11, 11;
    %load/vec4 v0x600001075710_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_161.10, 10;
    %load/vec4 v0x6000010755f0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_161.9, 9;
    %load/vec4 v0x600001075680_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_161.8, 8;
    %load/vec4 v0x6000010757a0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %nor/r;
    %and;
T_161.8;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074ab0_0, 4, 1;
    %load/vec4 v0x600001074c60_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.12, 8;
    %load/vec4 v0x600001075e60_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
    %jmp T_161.13;
T_161.12 ;
    %load/vec4 v0x600001074b40_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.14, 8;
    %load/vec4 v0x600001075d40_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
    %jmp T_161.15;
T_161.14 ;
    %load/vec4 v0x600001074bd0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.16, 8;
    %load/vec4 v0x600001075dd0_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %load/vec4 v0x600001075170_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
    %jmp T_161.17;
T_161.16 ;
    %load/vec4 v0x600001074cf0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.18, 8;
    %load/vec4 v0x600001075ef0_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %load/vec4 v0x600001075b90_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %load/vec4 v0x600001075c20_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %load/vec4 v0x600001075a70_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
    %jmp T_161.19;
T_161.18 ;
    %load/vec4 v0x600001074ab0_0;
    %load/vec4 v0x60000107bd50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.20, 8;
    %load/vec4 v0x600001075cb0_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %load/vec4 v0x600001074990_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %load/vec4 v0x600001074a20_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %load/vec4 v0x600001074870_0;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
    %jmp T_161.21;
T_161.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x60000107bde0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4a v0x600001074510, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x6000010745a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x60000107bd50_0;
    %store/vec4 v0x600001074360_0, 4, 1;
T_161.21 ;
T_161.19 ;
T_161.17 ;
T_161.15 ;
T_161.13 ;
    %load/vec4 v0x60000107bd50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000107bd50_0, 0, 32;
    %jmp T_161.0;
T_161.1 ;
    %jmp T_161;
    .thread T_161, $push;
    .scope S_0x138f41e70;
T_162 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000010741b0_0;
    %assign/vec4 v0x600001074240_0, 0;
    %load/vec4 v0x600001074000_0;
    %assign/vec4 v0x600001074090_0, 0;
    %load/vec4 v0x6000010743f0_0;
    %assign/vec4 v0x600001074480_0, 0;
    %load/vec4 v0x60000107be70_0;
    %assign/vec4 v0x60000107bf00_0, 0;
    %jmp T_162;
    .thread T_162;
    .scope S_0x138f41e70;
T_163 ;
    %wait E_0x6000038f0d40;
    %load/vec4 v0x600001074240_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000010742d0, 4;
    %store/vec4 v0x6000010753b0_0, 0, 256;
    %load/vec4 v0x600001074090_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000010742d0, 4;
    %store/vec4 v0x600001074ea0_0, 0, 256;
    %load/vec4 v0x600001074480_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000010742d0, 4;
    %store/vec4 v0x6000010759e0_0, 0, 256;
    %load/vec4 v0x60000107bf00_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000010742d0, 4;
    %store/vec4 v0x6000010747e0_0, 0, 256;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x138fd2400;
T_164 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001073690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010719e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001071a70_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x600001071d40_0;
    %assign/vec4 v0x600001071a70_0, 0;
    %load/vec4 v0x600001071d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x600001071c20_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600001071950, 4;
    %assign/vec4 v0x6000010719e0_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x138fd2400;
T_165 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000010733c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_165.3, 10;
    %load/vec4 v0x600001073330_0;
    %and;
T_165.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_165.2, 9;
    %load/vec4 v0x6000010732a0_0;
    %and;
T_165.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_165.0, 8;
    %load/vec4 v0x600001073210_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600001073180_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001071950, 0, 4;
T_165.0 ;
    %jmp T_165;
    .thread T_165;
    .scope S_0x138fd2400;
T_166 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001073690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_166.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106c2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000106c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010707e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001070870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001072d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001070750_0, 0;
    %jmp T_166.1;
T_166.0 ;
    %load/vec4 v0x600001072d90_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000106c2d0_0, 0;
    %load/vec4 v0x600001072490_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000106c240_0, 0;
    %load/vec4 v0x600001072d90_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000010707e0_0, 0;
    %load/vec4 v0x6000010707e0_0;
    %assign/vec4 v0x600001070870_0, 0;
    %load/vec4 v0x600001072c70_0;
    %assign/vec4 v0x600001072d00_0, 0;
    %load/vec4 v0x600001072130_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600001070750_0, 0;
T_166.1 ;
    %jmp T_166;
    .thread T_166;
    .scope S_0x138fd2400;
T_167 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001073690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001072520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001072a30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001072490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001072c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001072ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010725b0_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001072c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010725b0_0, 0;
    %load/vec4 v0x6000010739f0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_167.5, 10;
    %load/vec4 v0x600001072880_0;
    %and;
T_167.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_167.4, 9;
    %load/vec4 v0x600001072d90_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_167.6, 4;
    %load/vec4 v0x600001072d90_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_167.6;
    %and;
T_167.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x600001072a30_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001072a30_0, 0;
T_167.2 ;
    %load/vec4 v0x600001072d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_167.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_167.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_167.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_167.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_167.11, 6;
    %jmp T_167.12;
T_167.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001072ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001072a30_0, 0;
    %load/vec4 v0x600001071ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001072ac0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001072490_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
T_167.13 ;
    %jmp T_167.12;
T_167.8 ;
    %load/vec4 v0x600001073060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.15, 8;
    %load/vec4 v0x600001072490_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001072490_0, 0;
    %load/vec4 v0x600001072490_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001072c70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001072520_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
T_167.17 ;
T_167.15 ;
    %jmp T_167.12;
T_167.9 ;
    %load/vec4 v0x600001072250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.19, 8;
    %load/vec4 v0x600001072520_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001072520_0, 0;
T_167.19 ;
    %load/vec4 v0x6000010738d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
T_167.21 ;
    %jmp T_167.12;
T_167.10 ;
    %load/vec4 v0x600001072a30_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_167.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
T_167.23 ;
    %jmp T_167.12;
T_167.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010725b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001072d90_0, 0;
    %jmp T_167.12;
T_167.12 ;
    %pop/vec4 1;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x138fc24e0;
T_168 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010690e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001068fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001069050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001068f30_0, 0;
    %jmp T_168.1;
T_168.0 ;
    %load/vec4 v0x600001068bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001068fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.2, 8;
    %load/vec4 v0x600001068fc0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001068fc0_0, 0;
T_168.2 ;
    %load/vec4 v0x6000010697a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001069050_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.5, 8;
    %load/vec4 v0x600001069050_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001069050_0, 0;
T_168.5 ;
    %load/vec4 v0x60000106fe70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001068f30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_168.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.8, 8;
    %load/vec4 v0x600001068f30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001068f30_0, 0;
T_168.8 ;
    %load/vec4 v0x600001068d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.13, 9;
    %load/vec4 v0x600001068c60_0;
    %and;
T_168.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.11, 8;
    %load/vec4 v0x600001068fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001068fc0_0, 0;
T_168.11 ;
    %load/vec4 v0x600001069950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.16, 9;
    %load/vec4 v0x600001069830_0;
    %and;
T_168.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.14, 8;
    %load/vec4 v0x600001069050_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001069050_0, 0;
T_168.14 ;
    %load/vec4 v0x600001068090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_168.19, 9;
    %load/vec4 v0x60000106ff00_0;
    %and;
T_168.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_168.17, 8;
    %load/vec4 v0x600001068f30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001068f30_0, 0;
T_168.17 ;
T_168.1 ;
    %jmp T_168;
    .thread T_168;
    .scope S_0x138fc24e0;
T_169 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010690e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001068750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001068480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068630_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001068b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068d80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001069710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001069950_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000106fde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010681b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001069560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106fba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106fc30_0, 0;
    %fork t_5, S_0x138fc0440;
    %jmp t_4;
    .scope S_0x138fc0440;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000106e910_0, 0, 32;
T_169.2 ;
    %load/vec4 v0x60000106e910_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_169.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x60000106e910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001068990, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x60000106e910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001068870, 0, 4;
    %load/vec4 v0x60000106e910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106e910_0, 0, 32;
    %jmp T_169.2;
T_169.3 ;
    %end;
    .scope S_0x138fc24e0;
t_4 %join;
    %jmp T_169.1;
T_169.0 ;
    %load/vec4 v0x600001068d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.6, 9;
    %load/vec4 v0x600001068c60_0;
    %and;
T_169.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068d80_0, 0;
T_169.4 ;
    %load/vec4 v0x600001069950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.9, 9;
    %load/vec4 v0x600001069830_0;
    %and;
T_169.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001069950_0, 0;
T_169.7 ;
    %load/vec4 v0x600001068090_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_169.12, 9;
    %load/vec4 v0x60000106ff00_0;
    %and;
T_169.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068090_0, 0;
T_169.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010681b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001068630_0, 0;
    %load/vec4 v0x600001069290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_169.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_169.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_169.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_169.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_169.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_169.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_169.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_169.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_169.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_169.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.24;
T_169.13 ;
    %load/vec4 v0x600001069170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.25, 8;
    %load/vec4 v0x600001069200_0;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.25 ;
    %jmp T_169.24;
T_169.14 ;
    %load/vec4 v0x600001068ea0_0;
    %assign/vec4 v0x600001068480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001068630_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.24;
T_169.15 ;
    %load/vec4 v0x6000010686c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.27, 8;
    %load/vec4 v0x600001068510_0;
    %assign/vec4 v0x600001068750_0, 0;
    %load/vec4 v0x600001068510_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x60000106fba0_0, 0;
    %load/vec4 v0x600001068510_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x60000106fc30_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.27 ;
    %jmp T_169.24;
T_169.16 ;
    %load/vec4 v0x60000106fba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_169.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_169.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_169.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_169.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_169.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.29 ;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.34 ;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_169.40, 5;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001068900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001068990, 0, 4;
    %load/vec4 v0x600001068750_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001068900_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001068870, 0, 4;
    %load/vec4 v0x600001068900_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.41;
T_169.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.41 ;
    %jmp T_169.39;
T_169.35 ;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.42, 5;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001068870, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_169.44, 5;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001068870, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001068870, 0, 4;
    %load/vec4 v0x600001068900_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600001068990, 4;
    %assign/vec4 v0x600001068ea0_0, 0;
    %jmp T_169.45;
T_169.44 ;
    %load/vec4 v0x600001068900_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
T_169.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.43;
T_169.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.43 ;
    %jmp T_169.39;
T_169.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001069560_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.39;
T_169.37 ;
    %load/vec4 v0x60000106f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010681b0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.46 ;
    %jmp T_169.39;
T_169.39 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.17 ;
    %load/vec4 v0x60000106f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.48 ;
    %jmp T_169.24;
T_169.18 ;
    %load/vec4 v0x60000106fba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.52, 6;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.54;
T_169.50 ;
    %load/vec4 v0x600001068750_0;
    %assign/vec4 v0x600001068b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001068d80_0, 0;
    %load/vec4 v0x600001068c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.55, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.55 ;
    %jmp T_169.54;
T_169.51 ;
    %load/vec4 v0x600001068750_0;
    %assign/vec4 v0x600001069710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001069950_0, 0;
    %load/vec4 v0x600001069830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.57, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.57 ;
    %jmp T_169.54;
T_169.52 ;
    %load/vec4 v0x600001068750_0;
    %assign/vec4 v0x60000106fde0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001068090_0, 0;
    %load/vec4 v0x60000106ff00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.59, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.59 ;
    %jmp T_169.54;
T_169.54 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.19 ;
    %load/vec4 v0x60000106fc30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_169.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_169.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_169.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_169.64, 6;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
    %jmp T_169.66;
T_169.61 ;
    %load/vec4 v0x600001068a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.67, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.67 ;
    %jmp T_169.66;
T_169.62 ;
    %load/vec4 v0x6000010695f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.69, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.69 ;
    %jmp T_169.66;
T_169.63 ;
    %load/vec4 v0x60000106fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.71, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.71 ;
    %jmp T_169.66;
T_169.64 ;
    %load/vec4 v0x60000106f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.73, 8;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.73 ;
    %jmp T_169.66;
T_169.66 ;
    %pop/vec4 1;
    %jmp T_169.24;
T_169.20 ;
    %load/vec4 v0x6000010693b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001069560_0, 0;
    %load/vec4 v0x600001068ea0_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.75 ;
    %jmp T_169.24;
T_169.21 ;
    %load/vec4 v0x600001069170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.77, 8;
    %load/vec4 v0x600001069200_0;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010681b0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.77 ;
    %jmp T_169.24;
T_169.22 ;
    %load/vec4 v0x600001069170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_169.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010682d0_0, 0;
    %load/vec4 v0x600001069200_0;
    %assign/vec4 v0x600001068ea0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001068900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001069290_0, 0;
T_169.79 ;
    %jmp T_169.24;
T_169.24 ;
    %pop/vec4 1;
T_169.1 ;
    %jmp T_169;
    .thread T_169;
    .scope S_0x138fc1790;
T_170 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001069d40_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0x600001051c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001051cb0, 4;
    %assign/vec4 v0x600001069d40_0, 0;
T_170.2 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_0x138fc1a70;
T_171 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001069f80_0, 0, 32;
T_171.2 ;
    %load/vec4 v0x600001069f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001069f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069ef0, 0, 4;
    %load/vec4 v0x600001069f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069f80_0, 0, 32;
    %jmp T_171.2;
T_171.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106a010_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x600001051c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001051cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001069f80_0, 0, 32;
T_171.6 ;
    %load/vec4 v0x600001069f80_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_171.7, 5;
    %load/vec4 v0x600001069f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001069ef0, 4;
    %ix/getv/s 3, v0x600001069f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069ef0, 0, 4;
    %load/vec4 v0x600001069f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069f80_0, 0, 32;
    %jmp T_171.6;
T_171.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001069ef0, 4;
    %assign/vec4 v0x60000106a010_0, 0;
T_171.4 ;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x138f7d680;
T_172 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000106a250_0, 0, 32;
T_172.2 ;
    %load/vec4 v0x60000106a250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000106a250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a1c0, 0, 4;
    %load/vec4 v0x60000106a250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106a250_0, 0, 32;
    %jmp T_172.2;
T_172.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106a2e0_0, 0;
    %jmp T_172.1;
T_172.0 ;
    %load/vec4 v0x600001051c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_172.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001051cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a1c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000106a250_0, 0, 32;
T_172.6 ;
    %load/vec4 v0x60000106a250_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_172.7, 5;
    %load/vec4 v0x60000106a250_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000106a1c0, 4;
    %ix/getv/s 3, v0x60000106a250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a1c0, 0, 4;
    %load/vec4 v0x60000106a250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106a250_0, 0, 32;
    %jmp T_172.6;
T_172.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000106a1c0, 4;
    %assign/vec4 v0x60000106a2e0_0, 0;
T_172.4 ;
T_172.1 ;
    %jmp T_172;
    .thread T_172;
    .scope S_0x138f7d960;
T_173 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000106a520_0, 0, 32;
T_173.2 ;
    %load/vec4 v0x60000106a520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x60000106a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a490, 0, 4;
    %load/vec4 v0x60000106a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106a520_0, 0, 32;
    %jmp T_173.2;
T_173.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106a5b0_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x600001051c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001051cb0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a490, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000106a520_0, 0, 32;
T_173.6 ;
    %load/vec4 v0x60000106a520_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_173.7, 5;
    %load/vec4 v0x60000106a520_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x60000106a490, 4;
    %ix/getv/s 3, v0x60000106a520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000106a490, 0, 4;
    %load/vec4 v0x60000106a520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000106a520_0, 0, 32;
    %jmp T_173.6;
T_173.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000106a490, 4;
    %assign/vec4 v0x60000106a5b0_0, 0;
T_173.4 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x138f7b9f0;
T_174 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000106b060_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106b210_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106ab50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106aac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000106afd0_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0x60000106ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.2, 8;
    %load/vec4 v0x60000106b180_0;
    %assign/vec4 v0x60000106b210_0, 0;
T_174.2 ;
    %load/vec4 v0x60000106ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.4, 8;
    %load/vec4 v0x60000106aa30_0;
    %assign/vec4 v0x60000106ab50_0, 0;
    %load/vec4 v0x60000106ab50_0;
    %assign/vec4 v0x60000106aac0_0, 0;
    %load/vec4 v0x60000106abe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.6, 8;
    %load/vec4 v0x60000106aeb0_0;
    %assign/vec4 v0x60000106afd0_0, 0;
    %jmp T_174.7;
T_174.6 ;
    %load/vec4 v0x60000106af40_0;
    %load/vec4 v0x60000106aeb0_0;
    %add;
    %assign/vec4 v0x60000106afd0_0, 0;
T_174.7 ;
T_174.4 ;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_0x138f7bcd0;
T_175 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001064630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010647e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001064120_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001064090_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010645a0_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x600001064360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %load/vec4 v0x600001064750_0;
    %assign/vec4 v0x6000010647e0_0, 0;
T_175.2 ;
    %load/vec4 v0x6000010642d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.4, 8;
    %load/vec4 v0x600001064000_0;
    %assign/vec4 v0x600001064120_0, 0;
    %load/vec4 v0x600001064120_0;
    %assign/vec4 v0x600001064090_0, 0;
    %load/vec4 v0x6000010641b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.6, 8;
    %load/vec4 v0x600001064480_0;
    %assign/vec4 v0x6000010645a0_0, 0;
    %jmp T_175.7;
T_175.6 ;
    %load/vec4 v0x600001064510_0;
    %load/vec4 v0x600001064480_0;
    %add;
    %assign/vec4 v0x6000010645a0_0, 0;
T_175.7 ;
T_175.4 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x138f7bfb0;
T_176 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001065b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001065d40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001065680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010655f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001065b00_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v0x6000010658c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0x600001065cb0_0;
    %assign/vec4 v0x600001065d40_0, 0;
T_176.2 ;
    %load/vec4 v0x600001065830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.4, 8;
    %load/vec4 v0x600001065560_0;
    %assign/vec4 v0x600001065680_0, 0;
    %load/vec4 v0x600001065680_0;
    %assign/vec4 v0x6000010655f0_0, 0;
    %load/vec4 v0x600001065710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.6, 8;
    %load/vec4 v0x6000010659e0_0;
    %assign/vec4 v0x600001065b00_0, 0;
    %jmp T_176.7;
T_176.6 ;
    %load/vec4 v0x600001065a70_0;
    %load/vec4 v0x6000010659e0_0;
    %add;
    %assign/vec4 v0x600001065b00_0, 0;
T_176.7 ;
T_176.4 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_0x138f7c290;
T_177 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010670f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010672a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001066be0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001066b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001067060_0, 0;
    %jmp T_177.1;
T_177.0 ;
    %load/vec4 v0x600001066e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.2, 8;
    %load/vec4 v0x600001067210_0;
    %assign/vec4 v0x6000010672a0_0, 0;
T_177.2 ;
    %load/vec4 v0x600001066d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.4, 8;
    %load/vec4 v0x600001066ac0_0;
    %assign/vec4 v0x600001066be0_0, 0;
    %load/vec4 v0x600001066be0_0;
    %assign/vec4 v0x600001066b50_0, 0;
    %load/vec4 v0x600001066c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_177.6, 8;
    %load/vec4 v0x600001066f40_0;
    %assign/vec4 v0x600001067060_0, 0;
    %jmp T_177.7;
T_177.6 ;
    %load/vec4 v0x600001066fd0_0;
    %load/vec4 v0x600001066f40_0;
    %add;
    %assign/vec4 v0x600001067060_0, 0;
T_177.7 ;
T_177.4 ;
T_177.1 ;
    %jmp T_177;
    .thread T_177;
    .scope S_0x138f7c6e0;
T_178 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010606c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001060870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010601b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001060120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001060630_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0x6000010603f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %load/vec4 v0x6000010607e0_0;
    %assign/vec4 v0x600001060870_0, 0;
T_178.2 ;
    %load/vec4 v0x600001060360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.4, 8;
    %load/vec4 v0x600001060090_0;
    %assign/vec4 v0x6000010601b0_0, 0;
    %load/vec4 v0x6000010601b0_0;
    %assign/vec4 v0x600001060120_0, 0;
    %load/vec4 v0x600001060240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.6, 8;
    %load/vec4 v0x600001060510_0;
    %assign/vec4 v0x600001060630_0, 0;
    %jmp T_178.7;
T_178.6 ;
    %load/vec4 v0x6000010605a0_0;
    %load/vec4 v0x600001060510_0;
    %add;
    %assign/vec4 v0x600001060630_0, 0;
T_178.7 ;
T_178.4 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_0x138f7c9c0;
T_179 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001061c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001061dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001061710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001061680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001061b90_0, 0;
    %jmp T_179.1;
T_179.0 ;
    %load/vec4 v0x600001061950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.2, 8;
    %load/vec4 v0x600001061d40_0;
    %assign/vec4 v0x600001061dd0_0, 0;
T_179.2 ;
    %load/vec4 v0x6000010618c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.4, 8;
    %load/vec4 v0x6000010615f0_0;
    %assign/vec4 v0x600001061710_0, 0;
    %load/vec4 v0x600001061710_0;
    %assign/vec4 v0x600001061680_0, 0;
    %load/vec4 v0x6000010617a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_179.6, 8;
    %load/vec4 v0x600001061a70_0;
    %assign/vec4 v0x600001061b90_0, 0;
    %jmp T_179.7;
T_179.6 ;
    %load/vec4 v0x600001061b00_0;
    %load/vec4 v0x600001061a70_0;
    %add;
    %assign/vec4 v0x600001061b90_0, 0;
T_179.7 ;
T_179.4 ;
T_179.1 ;
    %jmp T_179;
    .thread T_179;
    .scope S_0x138f7cca0;
T_180 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001063180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001063330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001062c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001062be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010630f0_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x600001062eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x6000010632a0_0;
    %assign/vec4 v0x600001063330_0, 0;
T_180.2 ;
    %load/vec4 v0x600001062e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.4, 8;
    %load/vec4 v0x600001062b50_0;
    %assign/vec4 v0x600001062c70_0, 0;
    %load/vec4 v0x600001062c70_0;
    %assign/vec4 v0x600001062be0_0, 0;
    %load/vec4 v0x600001062d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.6, 8;
    %load/vec4 v0x600001062fd0_0;
    %assign/vec4 v0x6000010630f0_0, 0;
    %jmp T_180.7;
T_180.6 ;
    %load/vec4 v0x600001063060_0;
    %load/vec4 v0x600001062fd0_0;
    %add;
    %assign/vec4 v0x6000010630f0_0, 0;
T_180.7 ;
T_180.4 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x138f7cf80;
T_181 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000105c750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105c900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105c240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105c1b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000105c6c0_0, 0;
    %jmp T_181.1;
T_181.0 ;
    %load/vec4 v0x60000105c480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.2, 8;
    %load/vec4 v0x60000105c870_0;
    %assign/vec4 v0x60000105c900_0, 0;
T_181.2 ;
    %load/vec4 v0x60000105c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.4, 8;
    %load/vec4 v0x60000105c120_0;
    %assign/vec4 v0x60000105c240_0, 0;
    %load/vec4 v0x60000105c240_0;
    %assign/vec4 v0x60000105c1b0_0, 0;
    %load/vec4 v0x60000105c2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_181.6, 8;
    %load/vec4 v0x60000105c5a0_0;
    %assign/vec4 v0x60000105c6c0_0, 0;
    %jmp T_181.7;
T_181.6 ;
    %load/vec4 v0x60000105c630_0;
    %load/vec4 v0x60000105c5a0_0;
    %add;
    %assign/vec4 v0x60000105c6c0_0, 0;
T_181.7 ;
T_181.4 ;
T_181.1 ;
    %jmp T_181;
    .thread T_181;
    .scope S_0x138ff7090;
T_182 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000105dcb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105de60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105d7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105d710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000105dc20_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x60000105d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x60000105ddd0_0;
    %assign/vec4 v0x60000105de60_0, 0;
T_182.2 ;
    %load/vec4 v0x60000105d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.4, 8;
    %load/vec4 v0x60000105d680_0;
    %assign/vec4 v0x60000105d7a0_0, 0;
    %load/vec4 v0x60000105d7a0_0;
    %assign/vec4 v0x60000105d710_0, 0;
    %load/vec4 v0x60000105d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.6, 8;
    %load/vec4 v0x60000105db00_0;
    %assign/vec4 v0x60000105dc20_0, 0;
    %jmp T_182.7;
T_182.6 ;
    %load/vec4 v0x60000105db90_0;
    %load/vec4 v0x60000105db00_0;
    %add;
    %assign/vec4 v0x60000105dc20_0, 0;
T_182.7 ;
T_182.4 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x138ff7370;
T_183 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000105f210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105f3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105ed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105ec70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000105f180_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0x60000105ef40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0x60000105f330_0;
    %assign/vec4 v0x60000105f3c0_0, 0;
T_183.2 ;
    %load/vec4 v0x60000105eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.4, 8;
    %load/vec4 v0x60000105ebe0_0;
    %assign/vec4 v0x60000105ed00_0, 0;
    %load/vec4 v0x60000105ed00_0;
    %assign/vec4 v0x60000105ec70_0, 0;
    %load/vec4 v0x60000105ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.6, 8;
    %load/vec4 v0x60000105f060_0;
    %assign/vec4 v0x60000105f180_0, 0;
    %jmp T_183.7;
T_183.6 ;
    %load/vec4 v0x60000105f0f0_0;
    %load/vec4 v0x60000105f060_0;
    %add;
    %assign/vec4 v0x60000105f180_0, 0;
T_183.7 ;
T_183.4 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_0x138fc65f0;
T_184 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010587e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001058990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010582d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001058240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001058750_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x600001058510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.2, 8;
    %load/vec4 v0x600001058900_0;
    %assign/vec4 v0x600001058990_0, 0;
T_184.2 ;
    %load/vec4 v0x600001058480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.4, 8;
    %load/vec4 v0x6000010581b0_0;
    %assign/vec4 v0x6000010582d0_0, 0;
    %load/vec4 v0x6000010582d0_0;
    %assign/vec4 v0x600001058240_0, 0;
    %load/vec4 v0x600001058360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.6, 8;
    %load/vec4 v0x600001058630_0;
    %assign/vec4 v0x600001058750_0, 0;
    %jmp T_184.7;
T_184.6 ;
    %load/vec4 v0x6000010586c0_0;
    %load/vec4 v0x600001058630_0;
    %add;
    %assign/vec4 v0x600001058750_0, 0;
T_184.7 ;
T_184.4 ;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x138fc68d0;
T_185 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001059d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001059ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001059830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010597a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001059cb0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x600001059a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0x600001059e60_0;
    %assign/vec4 v0x600001059ef0_0, 0;
T_185.2 ;
    %load/vec4 v0x6000010599e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.4, 8;
    %load/vec4 v0x600001059710_0;
    %assign/vec4 v0x600001059830_0, 0;
    %load/vec4 v0x600001059830_0;
    %assign/vec4 v0x6000010597a0_0, 0;
    %load/vec4 v0x6000010598c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.6, 8;
    %load/vec4 v0x600001059b90_0;
    %assign/vec4 v0x600001059cb0_0, 0;
    %jmp T_185.7;
T_185.6 ;
    %load/vec4 v0x600001059c20_0;
    %load/vec4 v0x600001059b90_0;
    %add;
    %assign/vec4 v0x600001059cb0_0, 0;
T_185.7 ;
T_185.4 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x138fc7810;
T_186 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000105b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000105ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000105b210_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x60000105afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.2, 8;
    %load/vec4 v0x60000105b3c0_0;
    %assign/vec4 v0x60000105b450_0, 0;
T_186.2 ;
    %load/vec4 v0x60000105af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.4, 8;
    %load/vec4 v0x60000105ac70_0;
    %assign/vec4 v0x60000105ad90_0, 0;
    %load/vec4 v0x60000105ad90_0;
    %assign/vec4 v0x60000105ad00_0, 0;
    %load/vec4 v0x60000105ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.6, 8;
    %load/vec4 v0x60000105b0f0_0;
    %assign/vec4 v0x60000105b210_0, 0;
    %jmp T_186.7;
T_186.6 ;
    %load/vec4 v0x60000105b180_0;
    %load/vec4 v0x60000105b0f0_0;
    %add;
    %assign/vec4 v0x60000105b210_0, 0;
T_186.7 ;
T_186.4 ;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x138ffd990;
T_187 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001054870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001054a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001054360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010542d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010547e0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x6000010545a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.2, 8;
    %load/vec4 v0x600001054990_0;
    %assign/vec4 v0x600001054a20_0, 0;
T_187.2 ;
    %load/vec4 v0x600001054510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.4, 8;
    %load/vec4 v0x600001054240_0;
    %assign/vec4 v0x600001054360_0, 0;
    %load/vec4 v0x600001054360_0;
    %assign/vec4 v0x6000010542d0_0, 0;
    %load/vec4 v0x6000010543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.6, 8;
    %load/vec4 v0x6000010546c0_0;
    %assign/vec4 v0x6000010547e0_0, 0;
    %jmp T_187.7;
T_187.6 ;
    %load/vec4 v0x600001054750_0;
    %load/vec4 v0x6000010546c0_0;
    %add;
    %assign/vec4 v0x6000010547e0_0, 0;
T_187.7 ;
T_187.4 ;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x138ffdc70;
T_188 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001055dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001055f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010558c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001055830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001055d40_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x600001055b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.2, 8;
    %load/vec4 v0x600001055ef0_0;
    %assign/vec4 v0x600001055f80_0, 0;
T_188.2 ;
    %load/vec4 v0x600001055a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.4, 8;
    %load/vec4 v0x6000010557a0_0;
    %assign/vec4 v0x6000010558c0_0, 0;
    %load/vec4 v0x6000010558c0_0;
    %assign/vec4 v0x600001055830_0, 0;
    %load/vec4 v0x600001055950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.6, 8;
    %load/vec4 v0x600001055c20_0;
    %assign/vec4 v0x600001055d40_0, 0;
    %jmp T_188.7;
T_188.6 ;
    %load/vec4 v0x600001055cb0_0;
    %load/vec4 v0x600001055c20_0;
    %add;
    %assign/vec4 v0x600001055d40_0, 0;
T_188.7 ;
T_188.4 ;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x138ff7d00;
T_189 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001057330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010574e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001056e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001056d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010572a0_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x600001057060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.2, 8;
    %load/vec4 v0x600001057450_0;
    %assign/vec4 v0x6000010574e0_0, 0;
T_189.2 ;
    %load/vec4 v0x600001056fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.4, 8;
    %load/vec4 v0x600001056d00_0;
    %assign/vec4 v0x600001056e20_0, 0;
    %load/vec4 v0x600001056e20_0;
    %assign/vec4 v0x600001056d90_0, 0;
    %load/vec4 v0x600001056eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.6, 8;
    %load/vec4 v0x600001057180_0;
    %assign/vec4 v0x6000010572a0_0, 0;
    %jmp T_189.7;
T_189.6 ;
    %load/vec4 v0x600001057210_0;
    %load/vec4 v0x600001057180_0;
    %add;
    %assign/vec4 v0x6000010572a0_0, 0;
T_189.7 ;
T_189.4 ;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x138fc0c10;
T_190 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001069a70_0, 0, 32;
T_190.2 ;
    %load/vec4 v0x600001069a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001069a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010699e0, 0, 4;
    %load/vec4 v0x600001069a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069a70_0, 0, 32;
    %jmp T_190.2;
T_190.3 ;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v0x600001051830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010518c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010699e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001069a70_0, 0, 32;
T_190.6 ;
    %load/vec4 v0x600001069a70_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_190.7, 5;
    %load/vec4 v0x600001069a70_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000010699e0, 4;
    %ix/getv/s 3, v0x600001069a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010699e0, 0, 4;
    %load/vec4 v0x600001069a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069a70_0, 0, 32;
    %jmp T_190.6;
T_190.7 ;
T_190.4 ;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_0x138fc0ef0;
T_191 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001069b90_0, 0, 32;
T_191.2 ;
    %load/vec4 v0x600001069b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001069b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069b00, 0, 4;
    %load/vec4 v0x600001069b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069b90_0, 0, 32;
    %jmp T_191.2;
T_191.3 ;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v0x600001051830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010518c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069b00, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001069b90_0, 0, 32;
T_191.6 ;
    %load/vec4 v0x600001069b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_191.7, 5;
    %load/vec4 v0x600001069b90_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001069b00, 4;
    %ix/getv/s 3, v0x600001069b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069b00, 0, 4;
    %load/vec4 v0x600001069b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069b90_0, 0, 32;
    %jmp T_191.6;
T_191.7 ;
T_191.4 ;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_0x138fc11d0;
T_192 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001069cb0_0, 0, 32;
T_192.2 ;
    %load/vec4 v0x600001069cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001069cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069c20, 0, 4;
    %load/vec4 v0x600001069cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069cb0_0, 0, 32;
    %jmp T_192.2;
T_192.3 ;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x600001051830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000010518c0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001069cb0_0, 0, 32;
T_192.6 ;
    %load/vec4 v0x600001069cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_192.7, 5;
    %load/vec4 v0x600001069cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001069c20, 4;
    %ix/getv/s 3, v0x600001069cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001069c20, 0, 4;
    %load/vec4 v0x600001069cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001069cb0_0, 0, 32;
    %jmp T_192.6;
T_192.7 ;
T_192.4 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x138fc05b0;
T_193 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001051b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_193.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600001051e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001051560_0, 0;
    %jmp T_193.1;
T_193.0 ;
    %load/vec4 v0x600001051ef0_0;
    %assign/vec4 v0x600001051e60_0, 0;
    %load/vec4 v0x6000010515f0_0;
    %assign/vec4 v0x600001051560_0, 0;
T_193.1 ;
    %jmp T_193;
    .thread T_193;
    .scope S_0x138fc05b0;
T_194 ;
    %wait E_0x6000038f3ac0;
    %load/vec4 v0x600001051e60_0;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %load/vec4 v0x600001051560_0;
    %store/vec4 v0x6000010515f0_0, 0, 16;
    %load/vec4 v0x600001051e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_194.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_194.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_194.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_194.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_194.4, 6;
    %jmp T_194.5;
T_194.0 ;
    %load/vec4 v0x600001051dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.6, 8;
    %load/vec4 v0x6000010520a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_194.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_194.9, 8;
T_194.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_194.9, 8;
 ; End of false expr.
    %blend;
T_194.9;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
T_194.6 ;
    %jmp T_194.5;
T_194.1 ;
    %load/vec4 v0x6000010520a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
T_194.10 ;
    %jmp T_194.5;
T_194.2 ;
    %load/vec4 v0x600001051560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
    %load/vec4 v0x6000010513b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001051560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
T_194.12 ;
    %jmp T_194.5;
T_194.3 ;
    %load/vec4 v0x600001051560_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
    %load/vec4 v0x6000010517a0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600001051560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_194.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000010515f0_0, 0, 16;
T_194.14 ;
    %jmp T_194.5;
T_194.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600001051ef0_0, 0, 3;
    %jmp T_194.5;
T_194.5 ;
    %pop/vec4 1;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_0x138ffadf0;
T_195 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_195.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_195.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_195.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_195.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_195.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_195.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_195.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_195.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.11, 8;
T_195.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_195.11, 8;
 ; End of false expr.
    %blend;
T_195.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_195.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_195.13, 8;
T_195.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_195.13, 8;
 ; End of false expr.
    %blend;
T_195.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_195.9;
T_195.9 ;
    %pop/vec4 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_0x138ffadf0;
T_196 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_196;
    .thread T_196, $push;
    .scope S_0x138ffaf60;
T_197 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_197.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_197.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_197.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_197.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_197.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_197.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_197.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_197.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.11, 8;
T_197.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_197.11, 8;
 ; End of false expr.
    %blend;
T_197.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_197.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_197.13, 8;
T_197.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_197.13, 8;
 ; End of false expr.
    %blend;
T_197.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_197.9;
T_197.9 ;
    %pop/vec4 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_0x138ffaf60;
T_198 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_198;
    .thread T_198, $push;
    .scope S_0x138ffb0d0;
T_199 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_199.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_199.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_199.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_199.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_199.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_199.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_199.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_199.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.11, 8;
T_199.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_199.11, 8;
 ; End of false expr.
    %blend;
T_199.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_199.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_199.13, 8;
T_199.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_199.13, 8;
 ; End of false expr.
    %blend;
T_199.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_199.9;
T_199.9 ;
    %pop/vec4 1;
    %jmp T_199;
    .thread T_199, $push;
    .scope S_0x138ffb0d0;
T_200 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x138ffb240;
T_201 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_201.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_201.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_201.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_201.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_201.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_201.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_201.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_201.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.11, 8;
T_201.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_201.11, 8;
 ; End of false expr.
    %blend;
T_201.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_201.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_201.13, 8;
T_201.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_201.13, 8;
 ; End of false expr.
    %blend;
T_201.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_201.9;
T_201.9 ;
    %pop/vec4 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x138ffb240;
T_202 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x138ffb3b0;
T_203 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_203.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_203.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_203.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_203.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_203.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_203.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_203.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_203.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.11, 8;
T_203.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_203.11, 8;
 ; End of false expr.
    %blend;
T_203.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_203.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_203.13, 8;
T_203.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_203.13, 8;
 ; End of false expr.
    %blend;
T_203.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_203.9;
T_203.9 ;
    %pop/vec4 1;
    %jmp T_203;
    .thread T_203, $push;
    .scope S_0x138ffb3b0;
T_204 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_0x138ffb520;
T_205 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_205.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_205.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_205.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_205.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_205.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_205.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_205.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_205.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.11, 8;
T_205.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_205.11, 8;
 ; End of false expr.
    %blend;
T_205.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_205.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_205.13, 8;
T_205.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_205.13, 8;
 ; End of false expr.
    %blend;
T_205.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_205.9;
T_205.9 ;
    %pop/vec4 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_0x138ffb520;
T_206 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_0x138ffb690;
T_207 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_207.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_207.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_207.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_207.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_207.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_207.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_207.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_207.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.11, 8;
T_207.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_207.11, 8;
 ; End of false expr.
    %blend;
T_207.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_207.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_207.13, 8;
T_207.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_207.13, 8;
 ; End of false expr.
    %blend;
T_207.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_207.9;
T_207.9 ;
    %pop/vec4 1;
    %jmp T_207;
    .thread T_207, $push;
    .scope S_0x138ffb690;
T_208 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_208;
    .thread T_208, $push;
    .scope S_0x138ffb800;
T_209 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_209.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_209.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_209.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_209.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_209.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_209.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_209.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_209.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.11, 8;
T_209.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_209.11, 8;
 ; End of false expr.
    %blend;
T_209.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_209.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_209.13, 8;
T_209.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_209.13, 8;
 ; End of false expr.
    %blend;
T_209.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_209.9;
T_209.9 ;
    %pop/vec4 1;
    %jmp T_209;
    .thread T_209, $push;
    .scope S_0x138ffb800;
T_210 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_210;
    .thread T_210, $push;
    .scope S_0x138ffb970;
T_211 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_211.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_211.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_211.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_211.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_211.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_211.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_211.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_211.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.11, 8;
T_211.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_211.11, 8;
 ; End of false expr.
    %blend;
T_211.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_211.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_211.13, 8;
T_211.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_211.13, 8;
 ; End of false expr.
    %blend;
T_211.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_211.9;
T_211.9 ;
    %pop/vec4 1;
    %jmp T_211;
    .thread T_211, $push;
    .scope S_0x138ffb970;
T_212 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_212;
    .thread T_212, $push;
    .scope S_0x138ffbae0;
T_213 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_213.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_213.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_213.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_213.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_213.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_213.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_213.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_213.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.11, 8;
T_213.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_213.11, 8;
 ; End of false expr.
    %blend;
T_213.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_213.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_213.13, 8;
T_213.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_213.13, 8;
 ; End of false expr.
    %blend;
T_213.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_213.9;
T_213.9 ;
    %pop/vec4 1;
    %jmp T_213;
    .thread T_213, $push;
    .scope S_0x138ffbae0;
T_214 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_214;
    .thread T_214, $push;
    .scope S_0x138ffbc50;
T_215 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_215.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_215.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_215.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_215.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_215.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_215.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_215.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_215.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.11, 8;
T_215.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_215.11, 8;
 ; End of false expr.
    %blend;
T_215.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_215.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_215.13, 8;
T_215.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_215.13, 8;
 ; End of false expr.
    %blend;
T_215.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_215.9;
T_215.9 ;
    %pop/vec4 1;
    %jmp T_215;
    .thread T_215, $push;
    .scope S_0x138ffbc50;
T_216 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_216;
    .thread T_216, $push;
    .scope S_0x138ffbdc0;
T_217 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_217.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_217.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_217.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_217.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_217.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_217.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_217.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_217.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.11, 8;
T_217.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_217.11, 8;
 ; End of false expr.
    %blend;
T_217.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_217.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_217.13, 8;
T_217.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_217.13, 8;
 ; End of false expr.
    %blend;
T_217.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_217.9;
T_217.9 ;
    %pop/vec4 1;
    %jmp T_217;
    .thread T_217, $push;
    .scope S_0x138ffbdc0;
T_218 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_218;
    .thread T_218, $push;
    .scope S_0x138ffbf30;
T_219 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_219.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_219.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_219.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_219.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_219.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_219.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_219.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_219.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.11, 8;
T_219.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_219.11, 8;
 ; End of false expr.
    %blend;
T_219.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_219.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_219.13, 8;
T_219.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_219.13, 8;
 ; End of false expr.
    %blend;
T_219.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_219.9;
T_219.9 ;
    %pop/vec4 1;
    %jmp T_219;
    .thread T_219, $push;
    .scope S_0x138ffbf30;
T_220 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_220;
    .thread T_220, $push;
    .scope S_0x138ffc0a0;
T_221 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_221.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_221.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_221.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_221.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_221.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_221.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_221.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_221.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.11, 8;
T_221.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_221.11, 8;
 ; End of false expr.
    %blend;
T_221.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_221.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_221.13, 8;
T_221.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_221.13, 8;
 ; End of false expr.
    %blend;
T_221.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_221.9;
T_221.9 ;
    %pop/vec4 1;
    %jmp T_221;
    .thread T_221, $push;
    .scope S_0x138ffc0a0;
T_222 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_222;
    .thread T_222, $push;
    .scope S_0x138ffc210;
T_223 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_223.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_223.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_223.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_223.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_223.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_223.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_223.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_223.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.11, 8;
T_223.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_223.11, 8;
 ; End of false expr.
    %blend;
T_223.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_223.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_223.13, 8;
T_223.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_223.13, 8;
 ; End of false expr.
    %blend;
T_223.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_223.9;
T_223.9 ;
    %pop/vec4 1;
    %jmp T_223;
    .thread T_223, $push;
    .scope S_0x138ffc210;
T_224 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_224;
    .thread T_224, $push;
    .scope S_0x138ffc380;
T_225 ;
    %wait E_0x6000038eecc0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_225.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_225.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_225.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_225.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_225.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_225.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_225.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_225.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e5b0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.11, 8;
T_225.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_225.11, 8;
 ; End of false expr.
    %blend;
T_225.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_225.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_225.13, 8;
T_225.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %jmp/0 T_225.13, 8;
 ; End of false expr.
    %blend;
T_225.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e520, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.7 ;
    %load/vec4 v0x60000104e400_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x60000104e640, 4, 0;
    %jmp T_225.9;
T_225.9 ;
    %pop/vec4 1;
    %jmp T_225;
    .thread T_225, $push;
    .scope S_0x138ffc380;
T_226 ;
    %wait E_0x6000038eec80;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e640, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x60000104de60_0, 4, 16;
    %jmp T_226;
    .thread T_226, $push;
    .scope S_0x138ffa970;
T_227 ;
    %wait E_0x6000038eebc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000104e490_0, 0, 32;
T_227.0 ;
    %load/vec4 v0x60000104e490_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_227.1, 5;
    %ix/getv/s 4, v0x60000104e490_0;
    %load/vec4a v0x60000104e520, 4;
    %ix/getv/s 4, v0x60000104e490_0;
    %store/vec4a v0x60000104e880, 4, 0;
    %load/vec4 v0x60000104e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000104e490_0, 0, 32;
    %jmp T_227.0;
T_227.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x60000104ef40_0, 0, 32;
T_227.2 ;
    %load/vec4 v0x60000104ef40_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_227.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000104e490_0, 0, 32;
T_227.4 ;
    %load/vec4 v0x60000104e490_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x60000104ef40_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_227.5, 5;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_227.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_227.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_227.8, 6;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %load/vec4 v0x60000104ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000104e880, 4, 0;
    %jmp T_227.10;
T_227.6 ;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %add;
    %load/vec4 v0x60000104ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000104e880, 4, 0;
    %jmp T_227.10;
T_227.7 ;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.11, 8;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %jmp/1 T_227.12, 8;
T_227.11 ; End of true expr.
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %jmp/0 T_227.12, 8;
 ; End of false expr.
    %blend;
T_227.12;
    %load/vec4 v0x60000104ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000104e880, 4, 0;
    %jmp T_227.10;
T_227.8 ;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_227.13, 8;
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %jmp/1 T_227.14, 8;
T_227.13 ; End of true expr.
    %load/vec4 v0x60000104ef40_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x60000104e880, 4;
    %jmp/0 T_227.14, 8;
 ; End of false expr.
    %blend;
T_227.14;
    %load/vec4 v0x60000104ef40_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x60000104e490_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x60000104e880, 4, 0;
    %jmp T_227.10;
T_227.10 ;
    %pop/vec4 1;
    %load/vec4 v0x60000104e490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000104e490_0, 0, 32;
    %jmp T_227.4;
T_227.5 ;
    %load/vec4 v0x60000104ef40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000104ef40_0, 0, 32;
    %jmp T_227.2;
T_227.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000104e880, 4;
    %store/vec4 v0x60000104e7f0_0, 0, 16;
    %jmp T_227;
    .thread T_227, $push;
    .scope S_0x138ffa970;
T_228 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000104e910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000104e130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000104e370_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000104ddd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104e2e0_0, 0;
    %jmp T_228.1;
T_228.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104eeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104e2e0_0, 0;
    %load/vec4 v0x60000104efd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_228.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_228.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_228.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_228.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_228.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_228.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.9;
T_228.2 ;
    %load/vec4 v0x60000104e1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.10, 8;
    %load/vec4 v0x60000104df80_0;
    %assign/vec4 v0x60000104e130_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
T_228.10 ;
    %jmp T_228.9;
T_228.3 ;
    %load/vec4 v0x60000104e250_0;
    %assign/vec4 v0x60000104e370_0, 0;
    %load/vec4 v0x60000104e6d0_0;
    %assign/vec4 v0x60000104ddd0_0, 0;
    %load/vec4 v0x60000104f060_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_228.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_228.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_228.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_228.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_228.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104ebe0_0, 0;
    %load/vec4 v0x60000104e6d0_0;
    %assign/vec4 v0x60000104ea30_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104eeb0_0, 0;
    %load/vec4 v0x60000104e6d0_0;
    %assign/vec4 v0x60000104ea30_0, 0;
    %load/vec4 v0x60000104f2a0_0;
    %assign/vec4 v0x60000104ed90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.18;
T_228.18 ;
    %pop/vec4 1;
    %jmp T_228.9;
T_228.4 ;
    %load/vec4 v0x60000104de60_0;
    %load/vec4 v0x60000104f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000104f180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.9;
T_228.5 ;
    %load/vec4 v0x60000104ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_228.19, 8;
    %load/vec4 v0x60000104f060_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_228.21, 4;
    %load/vec4 v0x60000104eac0_0;
    %load/vec4 v0x60000104f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000104f180, 0, 4;
T_228.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
T_228.19 ;
    %jmp T_228.9;
T_228.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x60000104e7f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000104f0f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000104f180, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.9;
T_228.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104e2e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000104efd0_0, 0;
    %jmp T_228.9;
T_228.9 ;
    %pop/vec4 1;
T_228.1 ;
    %jmp T_228;
    .thread T_228;
    .scope S_0x139846e80;
T_229 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000106e130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x60000106d9e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000106e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000106db00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000106def0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000106e010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106d560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106d5f0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x60000106e250_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000106e5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106e400_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000106c990_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x60000106c5a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106cab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106cc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106c870_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x60000106d200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106dd40_0, 0;
    %jmp T_229.1;
T_229.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106e6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106e400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106dd40_0, 0;
    %load/vec4 v0x60000106e7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_229.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_229.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_229.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_229.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_229.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_229.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_229.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_229.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_229.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_229.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_229.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.14;
T_229.2 ;
    %load/vec4 v0x60000106da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.15, 8;
    %load/vec4 v0x60000106d830_0;
    %assign/vec4 v0x60000106d9e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.15 ;
    %jmp T_229.14;
T_229.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000106e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000106db00_0, 0;
    %load/vec4 v0x60000106de60_0;
    %assign/vec4 v0x60000106def0_0, 0;
    %load/vec4 v0x60000106df80_0;
    %assign/vec4 v0x60000106e010_0, 0;
    %load/vec4 v0x60000106d680_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_229.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_229.18, 8;
T_229.17 ; End of true expr.
    %load/vec4 v0x60000106d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_229.18, 8;
 ; End of false expr.
    %blend;
T_229.18;
    %pad/u 8;
    %assign/vec4 v0x60000106d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106d560_0, 0;
    %load/vec4 v0x60000106e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.22;
T_229.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.22;
T_229.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.22;
T_229.22 ;
    %pop/vec4 1;
    %jmp T_229.14;
T_229.4 ;
    %load/vec4 v0x60000106def0_0;
    %assign/vec4 v0x60000106c5a0_0, 0;
    %load/vec4 v0x60000106d5f0_0;
    %assign/vec4 v0x60000106c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106c870_0, 0;
    %load/vec4 v0x60000106c750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.25, 9;
    %load/vec4 v0x60000106c870_0;
    %and;
T_229.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106c870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106d050_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.23 ;
    %jmp T_229.14;
T_229.5 ;
    %load/vec4 v0x60000106d0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.28, 9;
    %load/vec4 v0x60000106d050_0;
    %and;
T_229.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.26, 8;
    %load/vec4 v0x60000106cea0_0;
    %assign/vec4 v0x60000106db90_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.26 ;
    %jmp T_229.14;
T_229.6 ;
    %load/vec4 v0x60000106e010_0;
    %assign/vec4 v0x60000106e250_0, 0;
    %load/vec4 v0x60000106db90_0;
    %assign/vec4 v0x60000106e5b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106e6d0_0, 0;
    %load/vec4 v0x60000106e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.29, 8;
    %load/vec4 v0x60000106e010_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000106e010_0, 0;
    %load/vec4 v0x60000106db00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000106db00_0, 0;
    %load/vec4 v0x60000106d560_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x60000106d560_0, 0;
    %load/vec4 v0x60000106d5f0_0;
    %load/vec4 v0x60000106d560_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d050_0, 0;
    %load/vec4 v0x60000106d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000106db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.34;
T_229.33 ;
    %load/vec4 v0x60000106def0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000106def0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106d560_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.34 ;
    %jmp T_229.32;
T_229.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.32 ;
T_229.29 ;
    %jmp T_229.14;
T_229.7 ;
    %load/vec4 v0x60000106e010_0;
    %assign/vec4 v0x60000106e250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106e400_0, 0;
    %load/vec4 v0x60000106e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.35, 8;
    %load/vec4 v0x60000106e2e0_0;
    %assign/vec4 v0x60000106db90_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.35 ;
    %jmp T_229.14;
T_229.8 ;
    %load/vec4 v0x60000106def0_0;
    %assign/vec4 v0x60000106c990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000106cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106cc60_0, 0;
    %load/vec4 v0x60000106cb40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.39, 9;
    %load/vec4 v0x60000106cc60_0;
    %and;
T_229.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106cc60_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.37 ;
    %jmp T_229.14;
T_229.9 ;
    %load/vec4 v0x60000106db90_0;
    %assign/vec4 v0x60000106d200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106d320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106d4d0_0, 0;
    %load/vec4 v0x60000106d3b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_229.42, 9;
    %load/vec4 v0x60000106d4d0_0;
    %and;
T_229.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d4d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000106d320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.40 ;
    %jmp T_229.14;
T_229.10 ;
    %load/vec4 v0x60000106ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_229.43, 8;
    %load/vec4 v0x60000106def0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x60000106def0_0, 0;
    %load/vec4 v0x60000106e010_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x60000106e010_0, 0;
    %load/vec4 v0x60000106db00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000106db00_0, 0;
    %load/vec4 v0x60000106d680_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000106db00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.46;
T_229.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
T_229.46 ;
T_229.43 ;
    %jmp T_229.14;
T_229.11 ;
    %load/vec4 v0x60000106e0a0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x60000106e0a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x60000106db00_0, 0;
    %load/vec4 v0x60000106d710_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000106e0a0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_229.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.48;
T_229.47 ;
    %load/vec4 v0x60000106de60_0;
    %load/vec4 v0x60000106e0a0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x60000106e760_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x60000106def0_0, 0;
    %load/vec4 v0x60000106df80_0;
    %load/vec4 v0x60000106e0a0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x60000106ddd0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x60000106e010_0, 0;
    %load/vec4 v0x60000106e880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_229.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_229.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.52;
T_229.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.52;
T_229.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.52;
T_229.52 ;
    %pop/vec4 1;
T_229.48 ;
    %jmp T_229.14;
T_229.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000106dd40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000106e7f0_0, 0;
    %jmp T_229.14;
T_229.14 ;
    %pop/vec4 1;
T_229.1 ;
    %jmp T_229;
    .thread T_229;
    .scope S_0x138ff9a80;
T_230 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000010525b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.0, 8;
    %load/vec4 v0x600001052520_0;
    %load/vec4 v0x6000010521c0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001052370, 0, 4;
T_230.0 ;
    %load/vec4 v0x600001052490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_230.2, 8;
    %load/vec4 v0x6000010521c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001052370, 4;
    %assign/vec4 v0x600001052400_0, 0;
T_230.2 ;
    %jmp T_230;
    .thread T_230;
    .scope S_0x138ff9a80;
T_231 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010522e0_0, 0, 32;
T_231.0 ;
    %load/vec4 v0x6000010522e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_231.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000010522e0_0;
    %store/vec4a v0x600001052370, 4, 0;
    %load/vec4 v0x6000010522e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010522e0_0, 0, 32;
    %jmp T_231.0;
T_231.1 ;
    %end;
    .thread T_231;
    .scope S_0x138ff9d60;
T_232 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001052ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.0, 8;
    %load/vec4 v0x600001052a30_0;
    %load/vec4 v0x6000010526d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001052880, 0, 4;
T_232.0 ;
    %load/vec4 v0x6000010529a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_232.2, 8;
    %load/vec4 v0x6000010526d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001052880, 4;
    %assign/vec4 v0x600001052910_0, 0;
T_232.2 ;
    %jmp T_232;
    .thread T_232;
    .scope S_0x138ff9d60;
T_233 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010527f0_0, 0, 32;
T_233.0 ;
    %load/vec4 v0x6000010527f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_233.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000010527f0_0;
    %store/vec4a v0x600001052880, 4, 0;
    %load/vec4 v0x6000010527f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010527f0_0, 0, 32;
    %jmp T_233.0;
T_233.1 ;
    %end;
    .thread T_233;
    .scope S_0x138ffa040;
T_234 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001052fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.0, 8;
    %load/vec4 v0x600001052f40_0;
    %load/vec4 v0x600001052be0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001052d90, 0, 4;
T_234.0 ;
    %load/vec4 v0x600001052eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_234.2, 8;
    %load/vec4 v0x600001052be0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600001052d90, 4;
    %assign/vec4 v0x600001052e20_0, 0;
T_234.2 ;
    %jmp T_234;
    .thread T_234;
    .scope S_0x138ffa040;
T_235 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001052d00_0, 0, 32;
T_235.0 ;
    %load/vec4 v0x600001052d00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_235.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001052d00_0;
    %store/vec4a v0x600001052d90, 4, 0;
    %load/vec4 v0x600001052d00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001052d00_0, 0, 32;
    %jmp T_235.0;
T_235.1 ;
    %end;
    .thread T_235;
    .scope S_0x138ffa320;
T_236 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000010534e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.0, 8;
    %load/vec4 v0x600001053450_0;
    %load/vec4 v0x6000010530f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010532a0, 0, 4;
T_236.0 ;
    %load/vec4 v0x6000010533c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_236.2, 8;
    %load/vec4 v0x6000010530f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000010532a0, 4;
    %assign/vec4 v0x600001053330_0, 0;
T_236.2 ;
    %jmp T_236;
    .thread T_236;
    .scope S_0x138ffa320;
T_237 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001053210_0, 0, 32;
T_237.0 ;
    %load/vec4 v0x600001053210_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_237.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600001053210_0;
    %store/vec4a v0x6000010532a0, 4, 0;
    %load/vec4 v0x600001053210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001053210_0, 0, 32;
    %jmp T_237.0;
T_237.1 ;
    %end;
    .thread T_237;
    .scope S_0x138ff93b0;
T_238 ;
    %wait E_0x6000038edec0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010537b0_0, 0, 32;
T_238.0 ;
    %load/vec4 v0x6000010537b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_238.1, 5;
    %load/vec4 v0x60000104cea0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.2, 8;
    %load/vec4 v0x600001053ba0_0;
    %pad/u 32;
    %load/vec4 v0x6000010537b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.2;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104d170_0, 4, 1;
    %load/vec4 v0x60000104c990_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.3, 8;
    %load/vec4 v0x6000010539f0_0;
    %pad/u 32;
    %load/vec4 v0x6000010537b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.3;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104d050_0, 4, 1;
    %load/vec4 v0x60000104cc60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_238.4, 8;
    %load/vec4 v0x600001053b10_0;
    %pad/u 32;
    %load/vec4 v0x6000010537b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.4;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104d0e0_0, 4, 1;
    %load/vec4 v0x60000104d680_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.6, 8;
    %load/vec4 v0x60000104d4d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.6;
    %flag_get/vec4 8;
    %jmp/0 T_238.5, 8;
    %load/vec4 v0x600001053de0_0;
    %pad/u 32;
    %load/vec4 v0x6000010537b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.5;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104d200_0, 4, 1;
    %load/vec4 v0x60000104c480_0;
    %flag_set/vec4 8;
    %jmp/1 T_238.8, 8;
    %load/vec4 v0x60000104c2d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_238.8;
    %flag_get/vec4 8;
    %jmp/0 T_238.7, 8;
    %load/vec4 v0x6000010538d0_0;
    %pad/u 32;
    %load/vec4 v0x6000010537b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_238.7;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104cfc0_0, 4, 1;
    %load/vec4 v0x6000010537b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010537b0_0, 0, 32;
    %jmp T_238.0;
T_238.1 ;
    %jmp T_238;
    .thread T_238, $push;
    .scope S_0x138ff93b0;
T_239 ;
    %wait E_0x6000038ede80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010537b0_0, 0, 32;
T_239.0 ;
    %load/vec4 v0x6000010537b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_239.1, 5;
    %load/vec4 v0x60000104d170_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c6c0_0, 4, 1;
    %load/vec4 v0x60000104d050_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.2, 8;
    %load/vec4 v0x60000104d170_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.2;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c5a0_0, 4, 1;
    %load/vec4 v0x60000104d0e0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.4, 9;
    %load/vec4 v0x60000104d170_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.3, 8;
    %load/vec4 v0x60000104d050_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.3;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c630_0, 4, 1;
    %load/vec4 v0x60000104d200_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.7, 10;
    %load/vec4 v0x60000104d170_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.6, 9;
    %load/vec4 v0x60000104d050_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.5, 8;
    %load/vec4 v0x60000104d0e0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.5;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c750_0, 4, 1;
    %load/vec4 v0x60000104cfc0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_239.11, 11;
    %load/vec4 v0x60000104d170_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_239.10, 10;
    %load/vec4 v0x60000104d050_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_239.9, 9;
    %load/vec4 v0x60000104d0e0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_239.8, 8;
    %load/vec4 v0x60000104d200_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %nor/r;
    %and;
T_239.8;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c510_0, 4, 1;
    %load/vec4 v0x60000104c6c0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.12, 8;
    %load/vec4 v0x60000104d8c0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
    %jmp T_239.13;
T_239.12 ;
    %load/vec4 v0x60000104c5a0_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.14, 8;
    %load/vec4 v0x60000104d7a0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
    %jmp T_239.15;
T_239.14 ;
    %load/vec4 v0x60000104c630_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.16, 8;
    %load/vec4 v0x60000104d830_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %load/vec4 v0x60000104cbd0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
    %jmp T_239.17;
T_239.16 ;
    %load/vec4 v0x60000104c750_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.18, 8;
    %load/vec4 v0x60000104d950_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %load/vec4 v0x60000104d5f0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %load/vec4 v0x60000104d680_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %load/vec4 v0x60000104d4d0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
    %jmp T_239.19;
T_239.18 ;
    %load/vec4 v0x60000104c510_0;
    %load/vec4 v0x6000010537b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_239.20, 8;
    %load/vec4 v0x60000104d710_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %load/vec4 v0x60000104c3f0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %load/vec4 v0x60000104c480_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %load/vec4 v0x60000104c2d0_0;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
    %jmp T_239.21;
T_239.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053840, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4a v0x600001053f00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x60000104c000_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000010537b0_0;
    %store/vec4 v0x600001053d50_0, 4, 1;
T_239.21 ;
T_239.19 ;
T_239.17 ;
T_239.15 ;
T_239.13 ;
    %load/vec4 v0x6000010537b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010537b0_0, 0, 32;
    %jmp T_239.0;
T_239.1 ;
    %jmp T_239;
    .thread T_239, $push;
    .scope S_0x138ff93b0;
T_240 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001053ba0_0;
    %assign/vec4 v0x600001053c30_0, 0;
    %load/vec4 v0x6000010539f0_0;
    %assign/vec4 v0x600001053a80_0, 0;
    %load/vec4 v0x600001053de0_0;
    %assign/vec4 v0x600001053e70_0, 0;
    %load/vec4 v0x6000010538d0_0;
    %assign/vec4 v0x600001053960_0, 0;
    %jmp T_240;
    .thread T_240;
    .scope S_0x138ff93b0;
T_241 ;
    %wait E_0x6000038ede00;
    %load/vec4 v0x600001053c30_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001053cc0, 4;
    %store/vec4 v0x60000104ce10_0, 0, 256;
    %load/vec4 v0x600001053a80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001053cc0, 4;
    %store/vec4 v0x60000104c900_0, 0, 256;
    %load/vec4 v0x600001053e70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001053cc0, 4;
    %store/vec4 v0x60000104d440_0, 0, 256;
    %load/vec4 v0x600001053960_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600001053cc0, 4;
    %store/vec4 v0x60000104c240_0, 0, 256;
    %jmp T_241;
    .thread T_241, $push;
    .scope S_0x139846d10;
T_242 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000104b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001049440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010494d0_0, 0;
    %jmp T_242.1;
T_242.0 ;
    %load/vec4 v0x6000010497a0_0;
    %assign/vec4 v0x6000010494d0_0, 0;
    %load/vec4 v0x6000010497a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_242.2, 8;
    %load/vec4 v0x600001049680_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000010493b0, 4;
    %assign/vec4 v0x600001049440_0, 0;
T_242.2 ;
T_242.1 ;
    %jmp T_242;
    .thread T_242;
    .scope S_0x139846d10;
T_243 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x60000104ae20_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_243.3, 10;
    %load/vec4 v0x60000104ad90_0;
    %and;
T_243.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_243.2, 9;
    %load/vec4 v0x60000104ad00_0;
    %and;
T_243.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_243.0, 8;
    %load/vec4 v0x60000104ac70_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x60000104abe0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010493b0, 0, 4;
T_243.0 ;
    %jmp T_243;
    .thread T_243;
    .scope S_0x139846d10;
T_244 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000104b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_244.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104bcc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000104bc30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001048240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010482d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010481b0_0, 0;
    %jmp T_244.1;
T_244.0 ;
    %load/vec4 v0x60000104a7f0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000104bcc0_0, 0;
    %load/vec4 v0x600001049ef0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000104bc30_0, 0;
    %load/vec4 v0x60000104a7f0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600001048240_0, 0;
    %load/vec4 v0x600001048240_0;
    %assign/vec4 v0x6000010482d0_0, 0;
    %load/vec4 v0x60000104a6d0_0;
    %assign/vec4 v0x60000104a760_0, 0;
    %load/vec4 v0x600001049b90_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000010481b0_0, 0;
T_244.1 ;
    %jmp T_244;
    .thread T_244;
    .scope S_0x139846d10;
T_245 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000104b0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001049f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000104a490_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001049ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a6d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104a520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a010_0, 0;
    %jmp T_245.1;
T_245.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a6d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a010_0, 0;
    %load/vec4 v0x60000104b450_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_245.5, 10;
    %load/vec4 v0x60000104a2e0_0;
    %and;
T_245.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_245.4, 9;
    %load/vec4 v0x60000104a7f0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_245.6, 4;
    %load/vec4 v0x60000104a7f0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_245.6;
    %and;
T_245.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.2, 8;
    %load/vec4 v0x60000104a490_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x60000104a490_0, 0;
T_245.2 ;
    %load/vec4 v0x60000104a7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_245.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_245.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_245.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_245.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_245.11, 6;
    %jmp T_245.12;
T_245.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104a520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000104a490_0, 0;
    %load/vec4 v0x600001049950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000104a520_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600001049ef0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
T_245.13 ;
    %jmp T_245.12;
T_245.8 ;
    %load/vec4 v0x60000104aac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.15, 8;
    %load/vec4 v0x600001049ef0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600001049ef0_0, 0;
    %load/vec4 v0x600001049ef0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104a6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600001049f80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
T_245.17 ;
T_245.15 ;
    %jmp T_245.12;
T_245.9 ;
    %load/vec4 v0x600001049cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.19, 8;
    %load/vec4 v0x600001049f80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600001049f80_0, 0;
T_245.19 ;
    %load/vec4 v0x60000104b330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_245.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
T_245.21 ;
    %jmp T_245.12;
T_245.10 ;
    %load/vec4 v0x60000104a490_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_245.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
T_245.23 ;
    %jmp T_245.12;
T_245.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000104a010_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000104a7f0_0, 0;
    %jmp T_245.12;
T_245.12 ;
    %pop/vec4 1;
T_245.1 ;
    %jmp T_245;
    .thread T_245;
    .scope S_0x138fc9200;
T_246 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001040b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001040a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001040ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001040990_0, 0;
    %jmp T_246.1;
T_246.0 ;
    %load/vec4 v0x600001040630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001040a20_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.2, 8;
    %load/vec4 v0x600001040a20_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001040a20_0, 0;
T_246.2 ;
    %load/vec4 v0x600001041200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001040ab0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.5, 8;
    %load/vec4 v0x600001040ab0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001040ab0_0, 0;
T_246.5 ;
    %load/vec4 v0x6000010478d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600001040990_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_246.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.8, 8;
    %load/vec4 v0x600001040990_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600001040990_0, 0;
T_246.8 ;
    %load/vec4 v0x6000010407e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.13, 9;
    %load/vec4 v0x6000010406c0_0;
    %and;
T_246.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.11, 8;
    %load/vec4 v0x600001040a20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001040a20_0, 0;
T_246.11 ;
    %load/vec4 v0x6000010413b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.16, 9;
    %load/vec4 v0x600001041290_0;
    %and;
T_246.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.14, 8;
    %load/vec4 v0x600001040ab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001040ab0_0, 0;
T_246.14 ;
    %load/vec4 v0x600001047a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_246.19, 9;
    %load/vec4 v0x600001047960_0;
    %and;
T_246.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_246.17, 8;
    %load/vec4 v0x600001040990_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001040990_0, 0;
T_246.17 ;
T_246.1 ;
    %jmp T_246;
    .thread T_246;
    .scope S_0x138fc9200;
T_247 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001040b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010401b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001047e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001040090_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000010405a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010407e0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001041170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010413b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001047840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001040fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001047600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001047690_0, 0;
    %fork t_7, S_0x138fc95e0;
    %jmp t_6;
    .scope S_0x138fc95e0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001046370_0, 0, 32;
T_247.2 ;
    %load/vec4 v0x600001046370_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_247.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600001046370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010403f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600001046370_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010402d0, 0, 4;
    %load/vec4 v0x600001046370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001046370_0, 0, 32;
    %jmp T_247.2;
T_247.3 ;
    %end;
    .scope S_0x138fc9200;
t_6 %join;
    %jmp T_247.1;
T_247.0 ;
    %load/vec4 v0x6000010407e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.6, 9;
    %load/vec4 v0x6000010406c0_0;
    %and;
T_247.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010407e0_0, 0;
T_247.4 ;
    %load/vec4 v0x6000010413b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.9, 9;
    %load/vec4 v0x600001041290_0;
    %and;
T_247.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010413b0_0, 0;
T_247.7 ;
    %load/vec4 v0x600001047a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_247.12, 9;
    %load/vec4 v0x600001047960_0;
    %and;
T_247.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047a80_0, 0;
T_247.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001040090_0, 0;
    %load/vec4 v0x600001040cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_247.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_247.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_247.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_247.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_247.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_247.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_247.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_247.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_247.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_247.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.24;
T_247.13 ;
    %load/vec4 v0x600001040bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.25, 8;
    %load/vec4 v0x600001040c60_0;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.25 ;
    %jmp T_247.24;
T_247.14 ;
    %load/vec4 v0x600001040900_0;
    %assign/vec4 v0x600001047e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001040090_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.24;
T_247.15 ;
    %load/vec4 v0x600001040120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.27, 8;
    %load/vec4 v0x600001047f00_0;
    %assign/vec4 v0x6000010401b0_0, 0;
    %load/vec4 v0x600001047f00_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600001047600_0, 0;
    %load/vec4 v0x600001047f00_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600001047690_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.27 ;
    %jmp T_247.24;
T_247.16 ;
    %load/vec4 v0x600001047600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_247.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_247.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_247.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_247.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_247.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.29 ;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.34 ;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_247.40, 5;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600001040360_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010403f0, 0, 4;
    %load/vec4 v0x6000010401b0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600001040360_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010402d0, 0, 4;
    %load/vec4 v0x600001040360_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.41;
T_247.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.41 ;
    %jmp T_247.39;
T_247.35 ;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.42, 5;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010402d0, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_247.44, 5;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010402d0, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000010402d0, 0, 4;
    %load/vec4 v0x600001040360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000010403f0, 4;
    %assign/vec4 v0x600001040900_0, 0;
    %jmp T_247.45;
T_247.44 ;
    %load/vec4 v0x600001040360_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
T_247.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.43;
T_247.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.43 ;
    %jmp T_247.39;
T_247.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001040fc0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.39;
T_247.37 ;
    %load/vec4 v0x600001047450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001047ba0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.46 ;
    %jmp T_247.39;
T_247.39 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.17 ;
    %load/vec4 v0x600001047450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.48 ;
    %jmp T_247.24;
T_247.18 ;
    %load/vec4 v0x600001047600_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.52, 6;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.54;
T_247.50 ;
    %load/vec4 v0x6000010401b0_0;
    %assign/vec4 v0x6000010405a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010407e0_0, 0;
    %load/vec4 v0x6000010406c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.55, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.55 ;
    %jmp T_247.54;
T_247.51 ;
    %load/vec4 v0x6000010401b0_0;
    %assign/vec4 v0x600001041170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010413b0_0, 0;
    %load/vec4 v0x600001041290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.57, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.57 ;
    %jmp T_247.54;
T_247.52 ;
    %load/vec4 v0x6000010401b0_0;
    %assign/vec4 v0x600001047840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001047a80_0, 0;
    %load/vec4 v0x600001047960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.59, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.59 ;
    %jmp T_247.54;
T_247.54 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.19 ;
    %load/vec4 v0x600001047690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_247.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_247.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_247.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_247.64, 6;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
    %jmp T_247.66;
T_247.61 ;
    %load/vec4 v0x600001040480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.67, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.67 ;
    %jmp T_247.66;
T_247.62 ;
    %load/vec4 v0x600001041050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.69, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.69 ;
    %jmp T_247.66;
T_247.63 ;
    %load/vec4 v0x600001047720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.71, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.71 ;
    %jmp T_247.66;
T_247.64 ;
    %load/vec4 v0x600001047450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.73, 8;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.73 ;
    %jmp T_247.66;
T_247.66 ;
    %pop/vec4 1;
    %jmp T_247.24;
T_247.20 ;
    %load/vec4 v0x600001040e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001040fc0_0, 0;
    %load/vec4 v0x600001040900_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.75 ;
    %jmp T_247.24;
T_247.21 ;
    %load/vec4 v0x600001040bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.77, 8;
    %load/vec4 v0x600001040c60_0;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047ba0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.77 ;
    %jmp T_247.24;
T_247.22 ;
    %load/vec4 v0x600001040bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_247.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001047cc0_0, 0;
    %load/vec4 v0x600001040c60_0;
    %assign/vec4 v0x600001040900_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600001040360_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001040cf0_0, 0;
T_247.79 ;
    %jmp T_247.24;
T_247.24 ;
    %pop/vec4 1;
T_247.1 ;
    %jmp T_247;
    .thread T_247;
    .scope S_0x138ff0e50;
T_248 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010417a0_0, 0;
    %jmp T_248.1;
T_248.0 ;
    %load/vec4 v0x6000011a9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_248.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9710, 4;
    %assign/vec4 v0x6000010417a0_0, 0;
T_248.2 ;
T_248.1 ;
    %jmp T_248;
    .thread T_248;
    .scope S_0x138fef900;
T_249 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010419e0_0, 0, 32;
T_249.2 ;
    %load/vec4 v0x6000010419e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000010419e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041950, 0, 4;
    %load/vec4 v0x6000010419e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010419e0_0, 0, 32;
    %jmp T_249.2;
T_249.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001041a70_0, 0;
    %jmp T_249.1;
T_249.0 ;
    %load/vec4 v0x6000011a9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_249.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041950, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010419e0_0, 0, 32;
T_249.6 ;
    %load/vec4 v0x6000010419e0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_249.7, 5;
    %load/vec4 v0x6000010419e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041950, 4;
    %ix/getv/s 3, v0x6000010419e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041950, 0, 4;
    %load/vec4 v0x6000010419e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010419e0_0, 0, 32;
    %jmp T_249.6;
T_249.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001041950, 4;
    %assign/vec4 v0x600001041a70_0, 0;
T_249.4 ;
T_249.1 ;
    %jmp T_249;
    .thread T_249;
    .scope S_0x138fefbe0;
T_250 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001041cb0_0, 0, 32;
T_250.2 ;
    %load/vec4 v0x600001041cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001041cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041c20, 0, 4;
    %load/vec4 v0x600001041cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041cb0_0, 0, 32;
    %jmp T_250.2;
T_250.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001041d40_0, 0;
    %jmp T_250.1;
T_250.0 ;
    %load/vec4 v0x6000011a9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_250.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041c20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001041cb0_0, 0, 32;
T_250.6 ;
    %load/vec4 v0x600001041cb0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_250.7, 5;
    %load/vec4 v0x600001041cb0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041c20, 4;
    %ix/getv/s 3, v0x600001041cb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041c20, 0, 4;
    %load/vec4 v0x600001041cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041cb0_0, 0, 32;
    %jmp T_250.6;
T_250.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001041c20, 4;
    %assign/vec4 v0x600001041d40_0, 0;
T_250.4 ;
T_250.1 ;
    %jmp T_250;
    .thread T_250;
    .scope S_0x138fed420;
T_251 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001041f80_0, 0, 32;
T_251.2 ;
    %load/vec4 v0x600001041f80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600001041f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041ef0, 0, 4;
    %load/vec4 v0x600001041f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041f80_0, 0, 32;
    %jmp T_251.2;
T_251.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001042010_0, 0;
    %jmp T_251.1;
T_251.0 ;
    %load/vec4 v0x6000011a9680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_251.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9710, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041ef0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001041f80_0, 0, 32;
T_251.6 ;
    %load/vec4 v0x600001041f80_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_251.7, 5;
    %load/vec4 v0x600001041f80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041ef0, 4;
    %ix/getv/s 3, v0x600001041f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041ef0, 0, 4;
    %load/vec4 v0x600001041f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041f80_0, 0, 32;
    %jmp T_251.6;
T_251.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600001041ef0, 4;
    %assign/vec4 v0x600001042010_0, 0;
T_251.4 ;
T_251.1 ;
    %jmp T_251;
    .thread T_251;
    .scope S_0x138feadd0;
T_252 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001042ac0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001042c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000010425b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001042520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600001042a30_0, 0;
    %jmp T_252.1;
T_252.0 ;
    %load/vec4 v0x6000010427f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.2, 8;
    %load/vec4 v0x600001042be0_0;
    %assign/vec4 v0x600001042c70_0, 0;
T_252.2 ;
    %load/vec4 v0x600001042760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.4, 8;
    %load/vec4 v0x600001042490_0;
    %assign/vec4 v0x6000010425b0_0, 0;
    %load/vec4 v0x6000010425b0_0;
    %assign/vec4 v0x600001042520_0, 0;
    %load/vec4 v0x600001042640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_252.6, 8;
    %load/vec4 v0x600001042910_0;
    %assign/vec4 v0x600001042a30_0, 0;
    %jmp T_252.7;
T_252.6 ;
    %load/vec4 v0x6000010429a0_0;
    %load/vec4 v0x600001042910_0;
    %add;
    %assign/vec4 v0x600001042a30_0, 0;
T_252.7 ;
T_252.4 ;
T_252.1 ;
    %jmp T_252;
    .thread T_252;
    .scope S_0x138fe8610;
T_253 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011bc090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bc240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001043b10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001043a80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011bc000_0, 0;
    %jmp T_253.1;
T_253.0 ;
    %load/vec4 v0x600001043d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.2, 8;
    %load/vec4 v0x6000011bc1b0_0;
    %assign/vec4 v0x6000011bc240_0, 0;
T_253.2 ;
    %load/vec4 v0x600001043cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.4, 8;
    %load/vec4 v0x6000010439f0_0;
    %assign/vec4 v0x600001043b10_0, 0;
    %load/vec4 v0x600001043b10_0;
    %assign/vec4 v0x600001043a80_0, 0;
    %load/vec4 v0x600001043ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_253.6, 8;
    %load/vec4 v0x600001043e70_0;
    %assign/vec4 v0x6000011bc000_0, 0;
    %jmp T_253.7;
T_253.6 ;
    %load/vec4 v0x600001043f00_0;
    %load/vec4 v0x600001043e70_0;
    %add;
    %assign/vec4 v0x6000011bc000_0, 0;
T_253.7 ;
T_253.4 ;
T_253.1 ;
    %jmp T_253;
    .thread T_253;
    .scope S_0x138fe88f0;
T_254 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011bd5f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bd7a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bd0e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bd050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011bd560_0, 0;
    %jmp T_254.1;
T_254.0 ;
    %load/vec4 v0x6000011bd320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.2, 8;
    %load/vec4 v0x6000011bd710_0;
    %assign/vec4 v0x6000011bd7a0_0, 0;
T_254.2 ;
    %load/vec4 v0x6000011bd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.4, 8;
    %load/vec4 v0x6000011bcfc0_0;
    %assign/vec4 v0x6000011bd0e0_0, 0;
    %load/vec4 v0x6000011bd0e0_0;
    %assign/vec4 v0x6000011bd050_0, 0;
    %load/vec4 v0x6000011bd170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_254.6, 8;
    %load/vec4 v0x6000011bd440_0;
    %assign/vec4 v0x6000011bd560_0, 0;
    %jmp T_254.7;
T_254.6 ;
    %load/vec4 v0x6000011bd4d0_0;
    %load/vec4 v0x6000011bd440_0;
    %add;
    %assign/vec4 v0x6000011bd560_0, 0;
T_254.7 ;
T_254.4 ;
T_254.1 ;
    %jmp T_254;
    .thread T_254;
    .scope S_0x138fe6130;
T_255 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011beb50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bed00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011be640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011be5b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011beac0_0, 0;
    %jmp T_255.1;
T_255.0 ;
    %load/vec4 v0x6000011be880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.2, 8;
    %load/vec4 v0x6000011bec70_0;
    %assign/vec4 v0x6000011bed00_0, 0;
T_255.2 ;
    %load/vec4 v0x6000011be7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.4, 8;
    %load/vec4 v0x6000011be520_0;
    %assign/vec4 v0x6000011be640_0, 0;
    %load/vec4 v0x6000011be640_0;
    %assign/vec4 v0x6000011be5b0_0, 0;
    %load/vec4 v0x6000011be6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_255.6, 8;
    %load/vec4 v0x6000011be9a0_0;
    %assign/vec4 v0x6000011beac0_0, 0;
    %jmp T_255.7;
T_255.6 ;
    %load/vec4 v0x6000011bea30_0;
    %load/vec4 v0x6000011be9a0_0;
    %add;
    %assign/vec4 v0x6000011beac0_0, 0;
T_255.7 ;
T_255.4 ;
T_255.1 ;
    %jmp T_255;
    .thread T_255;
    .scope S_0x138fe3ae0;
T_256 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b8120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b82d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bfba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bfb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b8090_0, 0;
    %jmp T_256.1;
T_256.0 ;
    %load/vec4 v0x6000011bfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.2, 8;
    %load/vec4 v0x6000011b8240_0;
    %assign/vec4 v0x6000011b82d0_0, 0;
T_256.2 ;
    %load/vec4 v0x6000011bfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.4, 8;
    %load/vec4 v0x6000011bfa80_0;
    %assign/vec4 v0x6000011bfba0_0, 0;
    %load/vec4 v0x6000011bfba0_0;
    %assign/vec4 v0x6000011bfb10_0, 0;
    %load/vec4 v0x6000011bfc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_256.6, 8;
    %load/vec4 v0x6000011bff00_0;
    %assign/vec4 v0x6000011b8090_0, 0;
    %jmp T_256.7;
T_256.6 ;
    %load/vec4 v0x6000011b8000_0;
    %load/vec4 v0x6000011bff00_0;
    %add;
    %assign/vec4 v0x6000011b8090_0, 0;
T_256.7 ;
T_256.4 ;
T_256.1 ;
    %jmp T_256;
    .thread T_256;
    .scope S_0x138fe1320;
T_257 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b9680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b9830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b9170_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b90e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b95f0_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x6000011b93b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.2, 8;
    %load/vec4 v0x6000011b97a0_0;
    %assign/vec4 v0x6000011b9830_0, 0;
T_257.2 ;
    %load/vec4 v0x6000011b9320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.4, 8;
    %load/vec4 v0x6000011b9050_0;
    %assign/vec4 v0x6000011b9170_0, 0;
    %load/vec4 v0x6000011b9170_0;
    %assign/vec4 v0x6000011b90e0_0, 0;
    %load/vec4 v0x6000011b9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.6, 8;
    %load/vec4 v0x6000011b94d0_0;
    %assign/vec4 v0x6000011b95f0_0, 0;
    %jmp T_257.7;
T_257.6 ;
    %load/vec4 v0x6000011b9560_0;
    %load/vec4 v0x6000011b94d0_0;
    %add;
    %assign/vec4 v0x6000011b95f0_0, 0;
T_257.7 ;
T_257.4 ;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x138fe1600;
T_258 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011babe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ba6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ba640_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011bab50_0, 0;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x6000011ba910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.2, 8;
    %load/vec4 v0x6000011bad00_0;
    %assign/vec4 v0x6000011bad90_0, 0;
T_258.2 ;
    %load/vec4 v0x6000011ba880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.4, 8;
    %load/vec4 v0x6000011ba5b0_0;
    %assign/vec4 v0x6000011ba6d0_0, 0;
    %load/vec4 v0x6000011ba6d0_0;
    %assign/vec4 v0x6000011ba640_0, 0;
    %load/vec4 v0x6000011ba760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.6, 8;
    %load/vec4 v0x6000011baa30_0;
    %assign/vec4 v0x6000011bab50_0, 0;
    %jmp T_258.7;
T_258.6 ;
    %load/vec4 v0x6000011baac0_0;
    %load/vec4 v0x6000011baa30_0;
    %add;
    %assign/vec4 v0x6000011bab50_0, 0;
T_258.7 ;
T_258.4 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258;
    .scope S_0x138fdee40;
T_259 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b41b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bbc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011bbba0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b4120_0, 0;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x6000011bbe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.2, 8;
    %load/vec4 v0x6000011b42d0_0;
    %assign/vec4 v0x6000011b4360_0, 0;
T_259.2 ;
    %load/vec4 v0x6000011bbde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.4, 8;
    %load/vec4 v0x6000011bbb10_0;
    %assign/vec4 v0x6000011bbc30_0, 0;
    %load/vec4 v0x6000011bbc30_0;
    %assign/vec4 v0x6000011bbba0_0, 0;
    %load/vec4 v0x6000011bbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_259.6, 8;
    %load/vec4 v0x6000011b4000_0;
    %assign/vec4 v0x6000011b4120_0, 0;
    %jmp T_259.7;
T_259.6 ;
    %load/vec4 v0x6000011b4090_0;
    %load/vec4 v0x6000011b4000_0;
    %add;
    %assign/vec4 v0x6000011b4120_0, 0;
T_259.7 ;
T_259.4 ;
T_259.1 ;
    %jmp T_259;
    .thread T_259;
    .scope S_0x138fdc7f0;
T_260 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b5710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b58c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b5200_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b5170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b5680_0, 0;
    %jmp T_260.1;
T_260.0 ;
    %load/vec4 v0x6000011b5440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.2, 8;
    %load/vec4 v0x6000011b5830_0;
    %assign/vec4 v0x6000011b58c0_0, 0;
T_260.2 ;
    %load/vec4 v0x6000011b53b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.4, 8;
    %load/vec4 v0x6000011b50e0_0;
    %assign/vec4 v0x6000011b5200_0, 0;
    %load/vec4 v0x6000011b5200_0;
    %assign/vec4 v0x6000011b5170_0, 0;
    %load/vec4 v0x6000011b5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_260.6, 8;
    %load/vec4 v0x6000011b5560_0;
    %assign/vec4 v0x6000011b5680_0, 0;
    %jmp T_260.7;
T_260.6 ;
    %load/vec4 v0x6000011b55f0_0;
    %load/vec4 v0x6000011b5560_0;
    %add;
    %assign/vec4 v0x6000011b5680_0, 0;
T_260.7 ;
T_260.4 ;
T_260.1 ;
    %jmp T_260;
    .thread T_260;
    .scope S_0x138fda030;
T_261 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b6c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b6e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b6760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b66d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b6be0_0, 0;
    %jmp T_261.1;
T_261.0 ;
    %load/vec4 v0x6000011b69a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.2, 8;
    %load/vec4 v0x6000011b6d90_0;
    %assign/vec4 v0x6000011b6e20_0, 0;
T_261.2 ;
    %load/vec4 v0x6000011b6910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.4, 8;
    %load/vec4 v0x6000011b6640_0;
    %assign/vec4 v0x6000011b6760_0, 0;
    %load/vec4 v0x6000011b6760_0;
    %assign/vec4 v0x6000011b66d0_0, 0;
    %load/vec4 v0x6000011b67f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_261.6, 8;
    %load/vec4 v0x6000011b6ac0_0;
    %assign/vec4 v0x6000011b6be0_0, 0;
    %jmp T_261.7;
T_261.6 ;
    %load/vec4 v0x6000011b6b50_0;
    %load/vec4 v0x6000011b6ac0_0;
    %add;
    %assign/vec4 v0x6000011b6be0_0, 0;
T_261.7 ;
T_261.4 ;
T_261.1 ;
    %jmp T_261;
    .thread T_261;
    .scope S_0x138fda310;
T_262 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b0240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b7cc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b7c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b01b0_0, 0;
    %jmp T_262.1;
T_262.0 ;
    %load/vec4 v0x6000011b7f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.2, 8;
    %load/vec4 v0x6000011b0360_0;
    %assign/vec4 v0x6000011b03f0_0, 0;
T_262.2 ;
    %load/vec4 v0x6000011b7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.4, 8;
    %load/vec4 v0x6000011b7ba0_0;
    %assign/vec4 v0x6000011b7cc0_0, 0;
    %load/vec4 v0x6000011b7cc0_0;
    %assign/vec4 v0x6000011b7c30_0, 0;
    %load/vec4 v0x6000011b7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_262.6, 8;
    %load/vec4 v0x6000011b0090_0;
    %assign/vec4 v0x6000011b01b0_0, 0;
    %jmp T_262.7;
T_262.6 ;
    %load/vec4 v0x6000011b0120_0;
    %load/vec4 v0x6000011b0090_0;
    %add;
    %assign/vec4 v0x6000011b01b0_0, 0;
T_262.7 ;
T_262.4 ;
T_262.1 ;
    %jmp T_262;
    .thread T_262;
    .scope S_0x138fd7b50;
T_263 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b17a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b1950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b1290_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b1200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b1710_0, 0;
    %jmp T_263.1;
T_263.0 ;
    %load/vec4 v0x6000011b14d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.2, 8;
    %load/vec4 v0x6000011b18c0_0;
    %assign/vec4 v0x6000011b1950_0, 0;
T_263.2 ;
    %load/vec4 v0x6000011b1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.4, 8;
    %load/vec4 v0x6000011b1170_0;
    %assign/vec4 v0x6000011b1290_0, 0;
    %load/vec4 v0x6000011b1290_0;
    %assign/vec4 v0x6000011b1200_0, 0;
    %load/vec4 v0x6000011b1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_263.6, 8;
    %load/vec4 v0x6000011b15f0_0;
    %assign/vec4 v0x6000011b1710_0, 0;
    %jmp T_263.7;
T_263.6 ;
    %load/vec4 v0x6000011b1680_0;
    %load/vec4 v0x6000011b15f0_0;
    %add;
    %assign/vec4 v0x6000011b1710_0, 0;
T_263.7 ;
T_263.4 ;
T_263.1 ;
    %jmp T_263;
    .thread T_263;
    .scope S_0x138fd5500;
T_264 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011b2d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b2eb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b27f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b2760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011b2c70_0, 0;
    %jmp T_264.1;
T_264.0 ;
    %load/vec4 v0x6000011b2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.2, 8;
    %load/vec4 v0x6000011b2e20_0;
    %assign/vec4 v0x6000011b2eb0_0, 0;
T_264.2 ;
    %load/vec4 v0x6000011b29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.4, 8;
    %load/vec4 v0x6000011b26d0_0;
    %assign/vec4 v0x6000011b27f0_0, 0;
    %load/vec4 v0x6000011b27f0_0;
    %assign/vec4 v0x6000011b2760_0, 0;
    %load/vec4 v0x6000011b2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_264.6, 8;
    %load/vec4 v0x6000011b2b50_0;
    %assign/vec4 v0x6000011b2c70_0, 0;
    %jmp T_264.7;
T_264.6 ;
    %load/vec4 v0x6000011b2be0_0;
    %load/vec4 v0x6000011b2b50_0;
    %add;
    %assign/vec4 v0x6000011b2c70_0, 0;
T_264.7 ;
T_264.4 ;
T_264.1 ;
    %jmp T_264;
    .thread T_264;
    .scope S_0x138fd2d40;
T_265 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011ac2d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ac480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b3d50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011b3cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011ac240_0, 0;
    %jmp T_265.1;
T_265.0 ;
    %load/vec4 v0x6000011ac000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.2, 8;
    %load/vec4 v0x6000011ac3f0_0;
    %assign/vec4 v0x6000011ac480_0, 0;
T_265.2 ;
    %load/vec4 v0x6000011b3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.4, 8;
    %load/vec4 v0x6000011b3c30_0;
    %assign/vec4 v0x6000011b3d50_0, 0;
    %load/vec4 v0x6000011b3d50_0;
    %assign/vec4 v0x6000011b3cc0_0, 0;
    %load/vec4 v0x6000011b3de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_265.6, 8;
    %load/vec4 v0x6000011ac120_0;
    %assign/vec4 v0x6000011ac240_0, 0;
    %jmp T_265.7;
T_265.6 ;
    %load/vec4 v0x6000011ac1b0_0;
    %load/vec4 v0x6000011ac120_0;
    %add;
    %assign/vec4 v0x6000011ac240_0, 0;
T_265.7 ;
T_265.4 ;
T_265.1 ;
    %jmp T_265;
    .thread T_265;
    .scope S_0x138fd3020;
T_266 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011ad830_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ad9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ad320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ad290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011ad7a0_0, 0;
    %jmp T_266.1;
T_266.0 ;
    %load/vec4 v0x6000011ad560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.2, 8;
    %load/vec4 v0x6000011ad950_0;
    %assign/vec4 v0x6000011ad9e0_0, 0;
T_266.2 ;
    %load/vec4 v0x6000011ad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.4, 8;
    %load/vec4 v0x6000011ad200_0;
    %assign/vec4 v0x6000011ad320_0, 0;
    %load/vec4 v0x6000011ad320_0;
    %assign/vec4 v0x6000011ad290_0, 0;
    %load/vec4 v0x6000011ad3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_266.6, 8;
    %load/vec4 v0x6000011ad680_0;
    %assign/vec4 v0x6000011ad7a0_0, 0;
    %jmp T_266.7;
T_266.6 ;
    %load/vec4 v0x6000011ad710_0;
    %load/vec4 v0x6000011ad680_0;
    %add;
    %assign/vec4 v0x6000011ad7a0_0, 0;
T_266.7 ;
T_266.4 ;
T_266.1 ;
    %jmp T_266;
    .thread T_266;
    .scope S_0x138fd0860;
T_267 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011aed90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011aef40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ae880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000011ae7f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011aed00_0, 0;
    %jmp T_267.1;
T_267.0 ;
    %load/vec4 v0x6000011aeac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.2, 8;
    %load/vec4 v0x6000011aeeb0_0;
    %assign/vec4 v0x6000011aef40_0, 0;
T_267.2 ;
    %load/vec4 v0x6000011aea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.4, 8;
    %load/vec4 v0x6000011ae760_0;
    %assign/vec4 v0x6000011ae880_0, 0;
    %load/vec4 v0x6000011ae880_0;
    %assign/vec4 v0x6000011ae7f0_0, 0;
    %load/vec4 v0x6000011ae910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_267.6, 8;
    %load/vec4 v0x6000011aebe0_0;
    %assign/vec4 v0x6000011aed00_0, 0;
    %jmp T_267.7;
T_267.6 ;
    %load/vec4 v0x6000011aec70_0;
    %load/vec4 v0x6000011aebe0_0;
    %add;
    %assign/vec4 v0x6000011aed00_0, 0;
T_267.7 ;
T_267.4 ;
T_267.1 ;
    %jmp T_267;
    .thread T_267;
    .scope S_0x138ff02d0;
T_268 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010414d0_0, 0, 32;
T_268.2 ;
    %load/vec4 v0x6000010414d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000010414d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041440, 0, 4;
    %load/vec4 v0x6000010414d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010414d0_0, 0, 32;
    %jmp T_268.2;
T_268.3 ;
    %jmp T_268.1;
T_268.0 ;
    %load/vec4 v0x6000011a9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_268.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041440, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010414d0_0, 0, 32;
T_268.6 ;
    %load/vec4 v0x6000010414d0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_268.7, 5;
    %load/vec4 v0x6000010414d0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041440, 4;
    %ix/getv/s 3, v0x6000010414d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041440, 0, 4;
    %load/vec4 v0x6000010414d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010414d0_0, 0, 32;
    %jmp T_268.6;
T_268.7 ;
T_268.4 ;
T_268.1 ;
    %jmp T_268;
    .thread T_268;
    .scope S_0x138ff05b0;
T_269 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010415f0_0, 0, 32;
T_269.2 ;
    %load/vec4 v0x6000010415f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000010415f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041560, 0, 4;
    %load/vec4 v0x6000010415f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010415f0_0, 0, 32;
    %jmp T_269.2;
T_269.3 ;
    %jmp T_269.1;
T_269.0 ;
    %load/vec4 v0x6000011a9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_269.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041560, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010415f0_0, 0, 32;
T_269.6 ;
    %load/vec4 v0x6000010415f0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_269.7, 5;
    %load/vec4 v0x6000010415f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041560, 4;
    %ix/getv/s 3, v0x6000010415f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041560, 0, 4;
    %load/vec4 v0x6000010415f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010415f0_0, 0, 32;
    %jmp T_269.6;
T_269.7 ;
T_269.4 ;
T_269.1 ;
    %jmp T_269;
    .thread T_269;
    .scope S_0x138ff0890;
T_270 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001041710_0, 0, 32;
T_270.2 ;
    %load/vec4 v0x600001041710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600001041710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041680, 0, 4;
    %load/vec4 v0x600001041710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041710_0, 0, 32;
    %jmp T_270.2;
T_270.3 ;
    %jmp T_270.1;
T_270.0 ;
    %load/vec4 v0x6000011a9290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_270.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a9320, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041680, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600001041710_0, 0, 32;
T_270.6 ;
    %load/vec4 v0x600001041710_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_270.7, 5;
    %load/vec4 v0x600001041710_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600001041680, 4;
    %ix/getv/s 3, v0x600001041710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600001041680, 0, 4;
    %load/vec4 v0x600001041710_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001041710_0, 0, 32;
    %jmp T_270.6;
T_270.7 ;
T_270.4 ;
T_270.1 ;
    %jmp T_270;
    .thread T_270;
    .scope S_0x138fc9750;
T_271 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_271.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a98c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a8fc0_0, 0;
    %jmp T_271.1;
T_271.0 ;
    %load/vec4 v0x6000011a9950_0;
    %assign/vec4 v0x6000011a98c0_0, 0;
    %load/vec4 v0x6000011a9050_0;
    %assign/vec4 v0x6000011a8fc0_0, 0;
T_271.1 ;
    %jmp T_271;
    .thread T_271;
    .scope S_0x138fc9750;
T_272 ;
    %wait E_0x6000038e8b80;
    %load/vec4 v0x6000011a98c0_0;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %load/vec4 v0x6000011a8fc0_0;
    %store/vec4 v0x6000011a9050_0, 0, 16;
    %load/vec4 v0x6000011a98c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_272.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_272.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_272.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_272.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_272.4, 6;
    %jmp T_272.5;
T_272.0 ;
    %load/vec4 v0x6000011a9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.6, 8;
    %load/vec4 v0x6000011a9b00_0;
    %flag_set/vec4 8;
    %jmp/0 T_272.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_272.9, 8;
T_272.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_272.9, 8;
 ; End of false expr.
    %blend;
T_272.9;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
T_272.6 ;
    %jmp T_272.5;
T_272.1 ;
    %load/vec4 v0x6000011a9b00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_272.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
T_272.10 ;
    %jmp T_272.5;
T_272.2 ;
    %load/vec4 v0x6000011a8fc0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
    %load/vec4 v0x6000011a8e10_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000011a8fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
T_272.12 ;
    %jmp T_272.5;
T_272.3 ;
    %load/vec4 v0x6000011a8fc0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
    %load/vec4 v0x6000011a9200_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000011a8fc0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_272.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000011a9050_0, 0, 16;
T_272.14 ;
    %jmp T_272.5;
T_272.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000011a9950_0, 0, 3;
    %jmp T_272.5;
T_272.5 ;
    %pop/vec4 1;
    %jmp T_272;
    .thread T_272, $push;
    .scope S_0x138fb28e0;
T_273 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_273.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_273.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_273.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_273.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_273.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_273.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_273.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_273.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.11, 8;
T_273.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_273.11, 8;
 ; End of false expr.
    %blend;
T_273.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_273.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_273.13, 8;
T_273.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_273.13, 8;
 ; End of false expr.
    %blend;
T_273.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_273.9;
T_273.9 ;
    %pop/vec4 1;
    %jmp T_273;
    .thread T_273, $push;
    .scope S_0x138fb28e0;
T_274 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_274;
    .thread T_274, $push;
    .scope S_0x138fb2a50;
T_275 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_275.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_275.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_275.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_275.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_275.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_275.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_275.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_275.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.11, 8;
T_275.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_275.11, 8;
 ; End of false expr.
    %blend;
T_275.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_275.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_275.13, 8;
T_275.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_275.13, 8;
 ; End of false expr.
    %blend;
T_275.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_275.9;
T_275.9 ;
    %pop/vec4 1;
    %jmp T_275;
    .thread T_275, $push;
    .scope S_0x138fb2a50;
T_276 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_276;
    .thread T_276, $push;
    .scope S_0x138f81b30;
T_277 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_277.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_277.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_277.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_277.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_277.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_277.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_277.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_277.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.11, 8;
T_277.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_277.11, 8;
 ; End of false expr.
    %blend;
T_277.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_277.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_277.13, 8;
T_277.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_277.13, 8;
 ; End of false expr.
    %blend;
T_277.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_277.9;
T_277.9 ;
    %pop/vec4 1;
    %jmp T_277;
    .thread T_277, $push;
    .scope S_0x138f81b30;
T_278 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_278;
    .thread T_278, $push;
    .scope S_0x138f81ca0;
T_279 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_279.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_279.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_279.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_279.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_279.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_279.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_279.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_279.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.11, 8;
T_279.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_279.11, 8;
 ; End of false expr.
    %blend;
T_279.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_279.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_279.13, 8;
T_279.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_279.13, 8;
 ; End of false expr.
    %blend;
T_279.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_279.9;
T_279.9 ;
    %pop/vec4 1;
    %jmp T_279;
    .thread T_279, $push;
    .scope S_0x138f81ca0;
T_280 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_280;
    .thread T_280, $push;
    .scope S_0x138f81e10;
T_281 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_281.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_281.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_281.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_281.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_281.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_281.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_281.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_281.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.11, 8;
T_281.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_281.11, 8;
 ; End of false expr.
    %blend;
T_281.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_281.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_281.13, 8;
T_281.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_281.13, 8;
 ; End of false expr.
    %blend;
T_281.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_281.9;
T_281.9 ;
    %pop/vec4 1;
    %jmp T_281;
    .thread T_281, $push;
    .scope S_0x138f81e10;
T_282 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_282;
    .thread T_282, $push;
    .scope S_0x138f81f80;
T_283 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_283.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_283.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_283.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_283.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_283.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_283.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_283.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_283.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.11, 8;
T_283.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_283.11, 8;
 ; End of false expr.
    %blend;
T_283.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_283.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_283.13, 8;
T_283.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_283.13, 8;
 ; End of false expr.
    %blend;
T_283.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_283.9;
T_283.9 ;
    %pop/vec4 1;
    %jmp T_283;
    .thread T_283, $push;
    .scope S_0x138f81f80;
T_284 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_284;
    .thread T_284, $push;
    .scope S_0x138f82be0;
T_285 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_285.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_285.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_285.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_285.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_285.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_285.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_285.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_285.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.11, 8;
T_285.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_285.11, 8;
 ; End of false expr.
    %blend;
T_285.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_285.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_285.13, 8;
T_285.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_285.13, 8;
 ; End of false expr.
    %blend;
T_285.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_285.9;
T_285.9 ;
    %pop/vec4 1;
    %jmp T_285;
    .thread T_285, $push;
    .scope S_0x138f82be0;
T_286 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_286;
    .thread T_286, $push;
    .scope S_0x138f82d50;
T_287 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_287.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_287.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_287.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_287.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_287.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_287.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_287.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_287.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.11, 8;
T_287.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_287.11, 8;
 ; End of false expr.
    %blend;
T_287.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_287.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_287.13, 8;
T_287.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_287.13, 8;
 ; End of false expr.
    %blend;
T_287.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_287.9;
T_287.9 ;
    %pop/vec4 1;
    %jmp T_287;
    .thread T_287, $push;
    .scope S_0x138f82d50;
T_288 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_288;
    .thread T_288, $push;
    .scope S_0x138f82ec0;
T_289 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_289.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_289.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_289.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_289.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_289.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_289.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_289.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_289.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.11, 8;
T_289.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_289.11, 8;
 ; End of false expr.
    %blend;
T_289.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_289.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_289.13, 8;
T_289.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_289.13, 8;
 ; End of false expr.
    %blend;
T_289.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_289.9;
T_289.9 ;
    %pop/vec4 1;
    %jmp T_289;
    .thread T_289, $push;
    .scope S_0x138f82ec0;
T_290 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_290;
    .thread T_290, $push;
    .scope S_0x138f83030;
T_291 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_291.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_291.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_291.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_291.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_291.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_291.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_291.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_291.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.11, 8;
T_291.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_291.11, 8;
 ; End of false expr.
    %blend;
T_291.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_291.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_291.13, 8;
T_291.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_291.13, 8;
 ; End of false expr.
    %blend;
T_291.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_291.9;
T_291.9 ;
    %pop/vec4 1;
    %jmp T_291;
    .thread T_291, $push;
    .scope S_0x138f83030;
T_292 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_292;
    .thread T_292, $push;
    .scope S_0x138fb9040;
T_293 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_293.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_293.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_293.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_293.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_293.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_293.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_293.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_293.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.11, 8;
T_293.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_293.11, 8;
 ; End of false expr.
    %blend;
T_293.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_293.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_293.13, 8;
T_293.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_293.13, 8;
 ; End of false expr.
    %blend;
T_293.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_293.9;
T_293.9 ;
    %pop/vec4 1;
    %jmp T_293;
    .thread T_293, $push;
    .scope S_0x138fb9040;
T_294 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_294;
    .thread T_294, $push;
    .scope S_0x138fb91b0;
T_295 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_295.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_295.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_295.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_295.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_295.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_295.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_295.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_295.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.11, 8;
T_295.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_295.11, 8;
 ; End of false expr.
    %blend;
T_295.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_295.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_295.13, 8;
T_295.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_295.13, 8;
 ; End of false expr.
    %blend;
T_295.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_295.9;
T_295.9 ;
    %pop/vec4 1;
    %jmp T_295;
    .thread T_295, $push;
    .scope S_0x138fb91b0;
T_296 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_296;
    .thread T_296, $push;
    .scope S_0x138fb9320;
T_297 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_297.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_297.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_297.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_297.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_297.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_297.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_297.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_297.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.11, 8;
T_297.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_297.11, 8;
 ; End of false expr.
    %blend;
T_297.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_297.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_297.13, 8;
T_297.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_297.13, 8;
 ; End of false expr.
    %blend;
T_297.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_297.9;
T_297.9 ;
    %pop/vec4 1;
    %jmp T_297;
    .thread T_297, $push;
    .scope S_0x138fb9320;
T_298 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_298;
    .thread T_298, $push;
    .scope S_0x138fb3240;
T_299 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_299.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_299.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_299.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_299.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_299.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_299.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_299.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_299.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.11, 8;
T_299.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_299.11, 8;
 ; End of false expr.
    %blend;
T_299.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_299.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_299.13, 8;
T_299.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_299.13, 8;
 ; End of false expr.
    %blend;
T_299.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_299.9;
T_299.9 ;
    %pop/vec4 1;
    %jmp T_299;
    .thread T_299, $push;
    .scope S_0x138fb3240;
T_300 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_300;
    .thread T_300, $push;
    .scope S_0x138fb33b0;
T_301 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_301.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_301.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_301.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_301.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_301.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_301.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_301.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_301.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.11, 8;
T_301.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_301.11, 8;
 ; End of false expr.
    %blend;
T_301.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_301.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_301.13, 8;
T_301.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_301.13, 8;
 ; End of false expr.
    %blend;
T_301.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_301.9;
T_301.9 ;
    %pop/vec4 1;
    %jmp T_301;
    .thread T_301, $push;
    .scope S_0x138fb33b0;
T_302 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_302;
    .thread T_302, $push;
    .scope S_0x138fb3520;
T_303 ;
    %wait E_0x6000038ebe00;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_303.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_303.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_303.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_303.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_303.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_303.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_303.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_303.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a6010, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.11, 8;
T_303.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_303.11, 8;
 ; End of false expr.
    %blend;
T_303.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_303.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_303.13, 8;
T_303.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %jmp/0 T_303.13, 8;
 ; End of false expr.
    %blend;
T_303.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.7 ;
    %load/vec4 v0x6000011a5e60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000011a60a0, 4, 0;
    %jmp T_303.9;
T_303.9 ;
    %pop/vec4 1;
    %jmp T_303;
    .thread T_303, $push;
    .scope S_0x138fb3520;
T_304 ;
    %wait E_0x6000038ebdc0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a60a0, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000011a58c0_0, 4, 16;
    %jmp T_304;
    .thread T_304, $push;
    .scope S_0x138fbf970;
T_305 ;
    %wait E_0x6000038ebd00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011a5ef0_0, 0, 32;
T_305.0 ;
    %load/vec4 v0x6000011a5ef0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_305.1, 5;
    %ix/getv/s 4, v0x6000011a5ef0_0;
    %load/vec4a v0x6000011a5f80, 4;
    %ix/getv/s 4, v0x6000011a5ef0_0;
    %store/vec4a v0x6000011a62e0, 4, 0;
    %load/vec4 v0x6000011a5ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011a5ef0_0, 0, 32;
    %jmp T_305.0;
T_305.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000011a69a0_0, 0, 32;
T_305.2 ;
    %load/vec4 v0x6000011a69a0_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_305.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011a5ef0_0, 0, 32;
T_305.4 ;
    %load/vec4 v0x6000011a5ef0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000011a69a0_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_305.5, 5;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_305.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_305.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_305.8, 6;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %load/vec4 v0x6000011a69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000011a62e0, 4, 0;
    %jmp T_305.10;
T_305.6 ;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %add;
    %load/vec4 v0x6000011a69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000011a62e0, 4, 0;
    %jmp T_305.10;
T_305.7 ;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.11, 8;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %jmp/1 T_305.12, 8;
T_305.11 ; End of true expr.
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %jmp/0 T_305.12, 8;
 ; End of false expr.
    %blend;
T_305.12;
    %load/vec4 v0x6000011a69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000011a62e0, 4, 0;
    %jmp T_305.10;
T_305.8 ;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_305.13, 8;
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %jmp/1 T_305.14, 8;
T_305.13 ; End of true expr.
    %load/vec4 v0x6000011a69a0_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000011a62e0, 4;
    %jmp/0 T_305.14, 8;
 ; End of false expr.
    %blend;
T_305.14;
    %load/vec4 v0x6000011a69a0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000011a5ef0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000011a62e0, 4, 0;
    %jmp T_305.10;
T_305.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000011a5ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011a5ef0_0, 0, 32;
    %jmp T_305.4;
T_305.5 ;
    %load/vec4 v0x6000011a69a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011a69a0_0, 0, 32;
    %jmp T_305.2;
T_305.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000011a62e0, 4;
    %store/vec4 v0x6000011a6250_0, 0, 16;
    %jmp T_305;
    .thread T_305, $push;
    .scope S_0x138fbf970;
T_306 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a6370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000011a5b90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a5dd0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000011a5830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a5d40_0, 0;
    %jmp T_306.1;
T_306.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a6910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a6640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a5d40_0, 0;
    %load/vec4 v0x6000011a6a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_306.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_306.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_306.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_306.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_306.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_306.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.9;
T_306.2 ;
    %load/vec4 v0x6000011a5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.10, 8;
    %load/vec4 v0x6000011a59e0_0;
    %assign/vec4 v0x6000011a5b90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
T_306.10 ;
    %jmp T_306.9;
T_306.3 ;
    %load/vec4 v0x6000011a5cb0_0;
    %assign/vec4 v0x6000011a5dd0_0, 0;
    %load/vec4 v0x6000011a6130_0;
    %assign/vec4 v0x6000011a5830_0, 0;
    %load/vec4 v0x6000011a6ac0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_306.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_306.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_306.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_306.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_306.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a6640_0, 0;
    %load/vec4 v0x6000011a6130_0;
    %assign/vec4 v0x6000011a6490_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a6910_0, 0;
    %load/vec4 v0x6000011a6130_0;
    %assign/vec4 v0x6000011a6490_0, 0;
    %load/vec4 v0x6000011a6d00_0;
    %assign/vec4 v0x6000011a67f0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.18;
T_306.18 ;
    %pop/vec4 1;
    %jmp T_306.9;
T_306.4 ;
    %load/vec4 v0x6000011a58c0_0;
    %load/vec4 v0x6000011a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011a6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.9;
T_306.5 ;
    %load/vec4 v0x6000011a66d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_306.19, 8;
    %load/vec4 v0x6000011a6ac0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_306.21, 4;
    %load/vec4 v0x6000011a6520_0;
    %load/vec4 v0x6000011a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011a6be0, 0, 4;
T_306.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
T_306.19 ;
    %jmp T_306.9;
T_306.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000011a6250_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000011a6b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011a6be0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.9;
T_306.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a5d40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a6a30_0, 0;
    %jmp T_306.9;
T_306.9 ;
    %pop/vec4 1;
T_306.1 ;
    %jmp T_306;
    .thread T_306;
    .scope S_0x138ffcc50;
T_307 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x600001045b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600001045440_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001045b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001045560_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001045950_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001045a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044fc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001045050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600001045cb0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001046010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001046130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001045e60_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000010443f0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600001044000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010446c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010442d0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600001044c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010457a0_0, 0;
    %jmp T_307.1;
T_307.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001046130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001045e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010457a0_0, 0;
    %load/vec4 v0x600001046250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_307.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_307.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_307.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_307.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_307.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_307.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_307.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_307.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_307.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_307.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_307.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.14;
T_307.2 ;
    %load/vec4 v0x6000010454d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.15, 8;
    %load/vec4 v0x600001045290_0;
    %assign/vec4 v0x600001045440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.15 ;
    %jmp T_307.14;
T_307.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001045b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001045560_0, 0;
    %load/vec4 v0x6000010458c0_0;
    %assign/vec4 v0x600001045950_0, 0;
    %load/vec4 v0x6000010459e0_0;
    %assign/vec4 v0x600001045a70_0, 0;
    %load/vec4 v0x6000010450e0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_307.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_307.18, 8;
T_307.17 ; End of true expr.
    %load/vec4 v0x6000010450e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_307.18, 8;
 ; End of false expr.
    %blend;
T_307.18;
    %pad/u 8;
    %assign/vec4 v0x600001045050_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044fc0_0, 0;
    %load/vec4 v0x6000010462e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.22;
T_307.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.22;
T_307.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.22;
T_307.22 ;
    %pop/vec4 1;
    %jmp T_307.14;
T_307.4 ;
    %load/vec4 v0x600001045950_0;
    %assign/vec4 v0x600001044000_0, 0;
    %load/vec4 v0x600001045050_0;
    %assign/vec4 v0x600001044120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010442d0_0, 0;
    %load/vec4 v0x6000010441b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.25, 9;
    %load/vec4 v0x6000010442d0_0;
    %and;
T_307.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010442d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001044ab0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.23 ;
    %jmp T_307.14;
T_307.5 ;
    %load/vec4 v0x600001044b40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.28, 9;
    %load/vec4 v0x600001044ab0_0;
    %and;
T_307.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.26, 8;
    %load/vec4 v0x600001044900_0;
    %assign/vec4 v0x6000010455f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.26 ;
    %jmp T_307.14;
T_307.6 ;
    %load/vec4 v0x600001045a70_0;
    %assign/vec4 v0x600001045cb0_0, 0;
    %load/vec4 v0x6000010455f0_0;
    %assign/vec4 v0x600001046010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001046130_0, 0;
    %load/vec4 v0x600001045ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.29, 8;
    %load/vec4 v0x600001045a70_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001045a70_0, 0;
    %load/vec4 v0x600001045560_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001045560_0, 0;
    %load/vec4 v0x600001044fc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600001044fc0_0, 0;
    %load/vec4 v0x600001045050_0;
    %load/vec4 v0x600001044fc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044ab0_0, 0;
    %load/vec4 v0x6000010450e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001045560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.34;
T_307.33 ;
    %load/vec4 v0x600001045950_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001045950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044fc0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.34 ;
    %jmp T_307.32;
T_307.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.32 ;
T_307.29 ;
    %jmp T_307.14;
T_307.7 ;
    %load/vec4 v0x600001045a70_0;
    %assign/vec4 v0x600001045cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001045e60_0, 0;
    %load/vec4 v0x600001045ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.35, 8;
    %load/vec4 v0x600001045d40_0;
    %assign/vec4 v0x6000010455f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.35 ;
    %jmp T_307.14;
T_307.8 ;
    %load/vec4 v0x600001045950_0;
    %assign/vec4 v0x6000010443f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600001044510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010446c0_0, 0;
    %load/vec4 v0x6000010445a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.39, 9;
    %load/vec4 v0x6000010446c0_0;
    %and;
T_307.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010446c0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.37 ;
    %jmp T_307.14;
T_307.9 ;
    %load/vec4 v0x6000010455f0_0;
    %assign/vec4 v0x600001044c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001044d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600001044f30_0, 0;
    %load/vec4 v0x600001044e10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_307.42, 9;
    %load/vec4 v0x600001044f30_0;
    %and;
T_307.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600001044d80_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.40 ;
    %jmp T_307.14;
T_307.10 ;
    %load/vec4 v0x600001044870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_307.43, 8;
    %load/vec4 v0x600001045950_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600001045950_0, 0;
    %load/vec4 v0x600001045a70_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600001045a70_0, 0;
    %load/vec4 v0x600001045560_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001045560_0, 0;
    %load/vec4 v0x6000010450e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001045560_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.46;
T_307.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
T_307.46 ;
T_307.43 ;
    %jmp T_307.14;
T_307.11 ;
    %load/vec4 v0x600001045b00_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600001045b00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600001045560_0, 0;
    %load/vec4 v0x600001045170_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600001045b00_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_307.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.48;
T_307.47 ;
    %load/vec4 v0x6000010458c0_0;
    %load/vec4 v0x600001045b00_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000010461c0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600001045950_0, 0;
    %load/vec4 v0x6000010459e0_0;
    %load/vec4 v0x600001045b00_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600001045830_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600001045a70_0, 0;
    %load/vec4 v0x6000010462e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_307.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_307.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.52;
T_307.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.52;
T_307.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.52;
T_307.52 ;
    %pop/vec4 1;
T_307.48 ;
    %jmp T_307.14;
T_307.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010457a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600001046250_0, 0;
    %jmp T_307.14;
T_307.14 ;
    %pop/vec4 1;
T_307.1 ;
    %jmp T_307;
    .thread T_307;
    .scope S_0x138fff950;
T_308 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011aa010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.0, 8;
    %load/vec4 v0x6000011a9f80_0;
    %load/vec4 v0x6000011a9c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011a9dd0, 0, 4;
T_308.0 ;
    %load/vec4 v0x6000011a9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_308.2, 8;
    %load/vec4 v0x6000011a9c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011a9dd0, 4;
    %assign/vec4 v0x6000011a9e60_0, 0;
T_308.2 ;
    %jmp T_308;
    .thread T_308;
    .scope S_0x138fff950;
T_309 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011a9d40_0, 0, 32;
T_309.0 ;
    %load/vec4 v0x6000011a9d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_309.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011a9d40_0;
    %store/vec4a v0x6000011a9dd0, 4, 0;
    %load/vec4 v0x6000011a9d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011a9d40_0, 0, 32;
    %jmp T_309.0;
T_309.1 ;
    %end;
    .thread T_309;
    .scope S_0x138fffc30;
T_310 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011aa520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.0, 8;
    %load/vec4 v0x6000011aa490_0;
    %load/vec4 v0x6000011aa130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011aa2e0, 0, 4;
T_310.0 ;
    %load/vec4 v0x6000011aa400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_310.2, 8;
    %load/vec4 v0x6000011aa130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011aa2e0, 4;
    %assign/vec4 v0x6000011aa370_0, 0;
T_310.2 ;
    %jmp T_310;
    .thread T_310;
    .scope S_0x138fffc30;
T_311 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011aa250_0, 0, 32;
T_311.0 ;
    %load/vec4 v0x6000011aa250_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_311.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011aa250_0;
    %store/vec4a v0x6000011aa2e0, 4, 0;
    %load/vec4 v0x6000011aa250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011aa250_0, 0, 32;
    %jmp T_311.0;
T_311.1 ;
    %end;
    .thread T_311;
    .scope S_0x138ffea60;
T_312 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011aaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.0, 8;
    %load/vec4 v0x6000011aa9a0_0;
    %load/vec4 v0x6000011aa640_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011aa7f0, 0, 4;
T_312.0 ;
    %load/vec4 v0x6000011aa910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_312.2, 8;
    %load/vec4 v0x6000011aa640_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011aa7f0, 4;
    %assign/vec4 v0x6000011aa880_0, 0;
T_312.2 ;
    %jmp T_312;
    .thread T_312;
    .scope S_0x138ffea60;
T_313 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011aa760_0, 0, 32;
T_313.0 ;
    %load/vec4 v0x6000011aa760_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_313.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011aa760_0;
    %store/vec4a v0x6000011aa7f0, 4, 0;
    %load/vec4 v0x6000011aa760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011aa760_0, 0, 32;
    %jmp T_313.0;
T_313.1 ;
    %end;
    .thread T_313;
    .scope S_0x138ffed40;
T_314 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011aaf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.0, 8;
    %load/vec4 v0x6000011aaeb0_0;
    %load/vec4 v0x6000011aab50_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011aad00, 0, 4;
T_314.0 ;
    %load/vec4 v0x6000011aae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_314.2, 8;
    %load/vec4 v0x6000011aab50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000011aad00, 4;
    %assign/vec4 v0x6000011aad90_0, 0;
T_314.2 ;
    %jmp T_314;
    .thread T_314;
    .scope S_0x138ffed40;
T_315 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011aac70_0, 0, 32;
T_315.0 ;
    %load/vec4 v0x6000011aac70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_315.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011aac70_0;
    %store/vec4a v0x6000011aad00, 4, 0;
    %load/vec4 v0x6000011aac70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011aac70_0, 0, 32;
    %jmp T_315.0;
T_315.1 ;
    %end;
    .thread T_315;
    .scope S_0x138fc2d00;
T_316 ;
    %wait E_0x6000038eb000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011ab210_0, 0, 32;
T_316.0 ;
    %load/vec4 v0x6000011ab210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_316.1, 5;
    %load/vec4 v0x6000011a4900_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.2, 8;
    %load/vec4 v0x6000011ab600_0;
    %pad/u 32;
    %load/vec4 v0x6000011ab210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.2;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4bd0_0, 4, 1;
    %load/vec4 v0x6000011a43f0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.3, 8;
    %load/vec4 v0x6000011ab450_0;
    %pad/u 32;
    %load/vec4 v0x6000011ab210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.3;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4ab0_0, 4, 1;
    %load/vec4 v0x6000011a46c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_316.4, 8;
    %load/vec4 v0x6000011ab570_0;
    %pad/u 32;
    %load/vec4 v0x6000011ab210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.4;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4b40_0, 4, 1;
    %load/vec4 v0x6000011a50e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.6, 8;
    %load/vec4 v0x6000011a4f30_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.6;
    %flag_get/vec4 8;
    %jmp/0 T_316.5, 8;
    %load/vec4 v0x6000011ab840_0;
    %pad/u 32;
    %load/vec4 v0x6000011ab210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.5;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4c60_0, 4, 1;
    %load/vec4 v0x6000011abe70_0;
    %flag_set/vec4 8;
    %jmp/1 T_316.8, 8;
    %load/vec4 v0x6000011abcc0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_316.8;
    %flag_get/vec4 8;
    %jmp/0 T_316.7, 8;
    %load/vec4 v0x6000011ab330_0;
    %pad/u 32;
    %load/vec4 v0x6000011ab210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_316.7;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4a20_0, 4, 1;
    %load/vec4 v0x6000011ab210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011ab210_0, 0, 32;
    %jmp T_316.0;
T_316.1 ;
    %jmp T_316;
    .thread T_316, $push;
    .scope S_0x138fc2d00;
T_317 ;
    %wait E_0x6000038eafc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011ab210_0, 0, 32;
T_317.0 ;
    %load/vec4 v0x6000011ab210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_317.1, 5;
    %load/vec4 v0x6000011a4bd0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4120_0, 4, 1;
    %load/vec4 v0x6000011a4ab0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.2, 8;
    %load/vec4 v0x6000011a4bd0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.2;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4000_0, 4, 1;
    %load/vec4 v0x6000011a4b40_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.4, 9;
    %load/vec4 v0x6000011a4bd0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.3, 8;
    %load/vec4 v0x6000011a4ab0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.3;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a4090_0, 4, 1;
    %load/vec4 v0x6000011a4c60_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.7, 10;
    %load/vec4 v0x6000011a4bd0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.6, 9;
    %load/vec4 v0x6000011a4ab0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.5, 8;
    %load/vec4 v0x6000011a4b40_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.5;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011a41b0_0, 4, 1;
    %load/vec4 v0x6000011a4a20_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_317.11, 11;
    %load/vec4 v0x6000011a4bd0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_317.10, 10;
    %load/vec4 v0x6000011a4ab0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_317.9, 9;
    %load/vec4 v0x6000011a4b40_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_317.8, 8;
    %load/vec4 v0x6000011a4c60_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %nor/r;
    %and;
T_317.8;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011abf00_0, 4, 1;
    %load/vec4 v0x6000011a4120_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.12, 8;
    %load/vec4 v0x6000011a5320_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
    %jmp T_317.13;
T_317.12 ;
    %load/vec4 v0x6000011a4000_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.14, 8;
    %load/vec4 v0x6000011a5200_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
    %jmp T_317.15;
T_317.14 ;
    %load/vec4 v0x6000011a4090_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.16, 8;
    %load/vec4 v0x6000011a5290_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %load/vec4 v0x6000011a4630_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
    %jmp T_317.17;
T_317.16 ;
    %load/vec4 v0x6000011a41b0_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.18, 8;
    %load/vec4 v0x6000011a53b0_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %load/vec4 v0x6000011a5050_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %load/vec4 v0x6000011a50e0_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %load/vec4 v0x6000011a4f30_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
    %jmp T_317.19;
T_317.18 ;
    %load/vec4 v0x6000011abf00_0;
    %load/vec4 v0x6000011ab210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_317.20, 8;
    %load/vec4 v0x6000011a5170_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %load/vec4 v0x6000011abde0_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %load/vec4 v0x6000011abe70_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %load/vec4 v0x6000011abcc0_0;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
    %jmp T_317.21;
T_317.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab2a0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4a v0x6000011ab960, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab9f0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000011ab210_0;
    %store/vec4 v0x6000011ab7b0_0, 4, 1;
T_317.21 ;
T_317.19 ;
T_317.17 ;
T_317.15 ;
T_317.13 ;
    %load/vec4 v0x6000011ab210_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000011ab210_0, 0, 32;
    %jmp T_317.0;
T_317.1 ;
    %jmp T_317;
    .thread T_317, $push;
    .scope S_0x138fc2d00;
T_318 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011ab600_0;
    %assign/vec4 v0x6000011ab690_0, 0;
    %load/vec4 v0x6000011ab450_0;
    %assign/vec4 v0x6000011ab4e0_0, 0;
    %load/vec4 v0x6000011ab840_0;
    %assign/vec4 v0x6000011ab8d0_0, 0;
    %load/vec4 v0x6000011ab330_0;
    %assign/vec4 v0x6000011ab3c0_0, 0;
    %jmp T_318;
    .thread T_318;
    .scope S_0x138fc2d00;
T_319 ;
    %wait E_0x6000038eaf40;
    %load/vec4 v0x6000011ab690_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011ab720, 4;
    %store/vec4 v0x6000011a4870_0, 0, 256;
    %load/vec4 v0x6000011ab4e0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011ab720, 4;
    %store/vec4 v0x6000011a4360_0, 0, 256;
    %load/vec4 v0x6000011ab8d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011ab720, 4;
    %store/vec4 v0x6000011a4ea0_0, 0, 256;
    %load/vec4 v0x6000011ab3c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000011ab720, 4;
    %store/vec4 v0x6000011abc30_0, 0, 256;
    %jmp T_319;
    .thread T_319, $push;
    .scope S_0x138ffcae0;
T_320 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000011a0ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a0f30_0, 0;
    %jmp T_320.1;
T_320.0 ;
    %load/vec4 v0x6000011a1200_0;
    %assign/vec4 v0x6000011a0f30_0, 0;
    %load/vec4 v0x6000011a1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_320.2, 8;
    %load/vec4 v0x6000011a10e0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000011a0e10, 4;
    %assign/vec4 v0x6000011a0ea0_0, 0;
T_320.2 ;
T_320.1 ;
    %jmp T_320;
    .thread T_320;
    .scope S_0x138ffcae0;
T_321 ;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x6000011a2880_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_321.3, 10;
    %load/vec4 v0x6000011a27f0_0;
    %and;
T_321.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_321.2, 9;
    %load/vec4 v0x6000011a2760_0;
    %and;
T_321.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_321.0, 8;
    %load/vec4 v0x6000011a26d0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000011a2640_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000011a0e10, 0, 4;
T_321.0 ;
    %jmp T_321;
    .thread T_321;
    .scope S_0x138ffcae0;
T_322 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_322.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a3720_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000011a3690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a7c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a21c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000011a7ba0_0, 0;
    %jmp T_322.1;
T_322.0 ;
    %load/vec4 v0x6000011a2250_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000011a3720_0, 0;
    %load/vec4 v0x6000011a1950_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000011a3690_0, 0;
    %load/vec4 v0x6000011a2250_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000011a7c30_0, 0;
    %load/vec4 v0x6000011a7c30_0;
    %assign/vec4 v0x6000011a7cc0_0, 0;
    %load/vec4 v0x6000011a2130_0;
    %assign/vec4 v0x6000011a21c0_0, 0;
    %load/vec4 v0x6000011a15f0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000011a7ba0_0, 0;
T_322.1 ;
    %jmp T_322;
    .thread T_322;
    .scope S_0x138ffcae0;
T_323 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000011a2b50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a19e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a1ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000011a1950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a2130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a1f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a1a70_0, 0;
    %jmp T_323.1;
T_323.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a2130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a1a70_0, 0;
    %load/vec4 v0x6000011a2eb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_323.5, 10;
    %load/vec4 v0x6000011a1d40_0;
    %and;
T_323.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_323.4, 9;
    %load/vec4 v0x6000011a2250_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_323.6, 4;
    %load/vec4 v0x6000011a2250_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_323.6;
    %and;
T_323.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.2, 8;
    %load/vec4 v0x6000011a1ef0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000011a1ef0_0, 0;
T_323.2 ;
    %load/vec4 v0x6000011a2250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_323.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_323.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_323.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_323.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_323.11, 6;
    %jmp T_323.12;
T_323.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a1f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a1ef0_0, 0;
    %load/vec4 v0x6000011a13b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000011a1f80_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000011a1950_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
T_323.13 ;
    %jmp T_323.12;
T_323.8 ;
    %load/vec4 v0x6000011a2520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.15, 8;
    %load/vec4 v0x6000011a1950_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000011a1950_0, 0;
    %load/vec4 v0x6000011a1950_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a2130_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000011a19e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
T_323.17 ;
T_323.15 ;
    %jmp T_323.12;
T_323.9 ;
    %load/vec4 v0x6000011a1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.19, 8;
    %load/vec4 v0x6000011a19e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000011a19e0_0, 0;
T_323.19 ;
    %load/vec4 v0x6000011a2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_323.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
T_323.21 ;
    %jmp T_323.12;
T_323.10 ;
    %load/vec4 v0x6000011a1ef0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_323.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
T_323.23 ;
    %jmp T_323.12;
T_323.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000011a1a70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000011a2250_0, 0;
    %jmp T_323.12;
T_323.12 ;
    %pop/vec4 1;
T_323.1 ;
    %jmp T_323;
    .thread T_323;
    .scope S_0x138feb700;
T_324 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010c3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000103cc60_0, 0;
    %jmp T_324.1;
T_324.0 ;
    %load/vec4 v0x6000010c39f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_324.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x60000103cc60_0, 0;
    %jmp T_324.3;
T_324.2 ;
    %load/vec4 v0x60000103cc60_0;
    %load/vec4 v0x60000103cbd0_0;
    %or;
    %assign/vec4 v0x60000103cc60_0, 0;
T_324.3 ;
T_324.1 ;
    %jmp T_324;
    .thread T_324;
    .scope S_0x138feb700;
T_325 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010c3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000010c3720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010c37b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c3f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c3e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c6c0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x60000103ccf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c3ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c3c30_0, 0;
    %fork t_9, S_0x138fe90b0;
    %jmp t_8;
    .scope S_0x138fe90b0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c25b0_0, 0, 32;
T_325.2 ;
    %load/vec4 v0x6000010c25b0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000010c25b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103ce10, 0, 4;
    %load/vec4 v0x6000010c25b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010c25b0_0, 0, 32;
    %jmp T_325.2;
T_325.3 ;
    %end;
    .scope S_0x138feb700;
t_8 %join;
    %jmp T_325.1;
T_325.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c39f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c3e70_0, 0;
    %load/vec4 v0x6000010c3600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.6, 9;
    %load/vec4 v0x6000010c3ba0_0;
    %and;
T_325.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c3c30_0, 0;
T_325.4 ;
    %load/vec4 v0x6000010c3840_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_325.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_325.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_325.9, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
    %jmp T_325.11;
T_325.7 ;
    %load/vec4 v0x60000103c1b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.14, 9;
    %load/vec4 v0x60000103c990_0;
    %and;
T_325.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103c120_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103c870_0, 0;
    %load/vec4 v0x60000103c000_0;
    %assign/vec4 v0x6000010c3720_0, 0;
    %load/vec4 v0x60000103c000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.17, 6;
    %load/vec4 v0x60000103c000_0;
    %cmpi/u 256, 0, 12;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_325.20, 5;
    %fork t_11, S_0x138fe6a60;
    %jmp t_10;
    .scope S_0x138fe6a60;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c2640_0, 0, 32;
T_325.22 ;
    %load/vec4 v0x6000010c2640_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.23, 5;
    %load/vec4 v0x60000103c000_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000010c2640_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.24, 4;
    %load/vec4 v0x60000103c750_0;
    %parti/s 20, 0, 2;
    %ix/getv/s 3, v0x6000010c2640_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000103ce10, 0, 4;
T_325.24 ;
    %load/vec4 v0x6000010c2640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010c2640_0, 0, 32;
    %jmp T_325.22;
T_325.23 ;
    %end;
    .scope S_0x138feb700;
t_10 %join;
T_325.20 ;
    %jmp T_325.19;
T_325.15 ;
    %load/vec4 v0x60000103c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c39f0_0, 0;
T_325.26 ;
    %load/vec4 v0x60000103c750_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x60000103ccf0_0, 0;
    %jmp T_325.19;
T_325.16 ;
    %load/vec4 v0x60000103c750_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x6000010c3ba0_0, 0;
    %jmp T_325.19;
T_325.17 ;
    %load/vec4 v0x60000103c750_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c3c30_0, 0;
T_325.28 ;
    %jmp T_325.19;
T_325.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
    %jmp T_325.13;
T_325.12 ;
    %load/vec4 v0x6000010c3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c3e70_0, 0;
    %load/vec4 v0x6000010c3d50_0;
    %assign/vec4 v0x6000010c3720_0, 0;
    %load/vec4 v0x6000010c3d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_325.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_325.33, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_325.34, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_325.35, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000010c37b0_0, 0;
    %fork t_13, S_0x138fe4410;
    %jmp t_12;
    .scope S_0x138fe4410;
t_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c26d0_0, 0, 32;
T_325.38 ;
    %load/vec4 v0x6000010c26d0_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_325.39, 5;
    %load/vec4 v0x6000010c3d50_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000010c26d0_0;
    %muli 16, 0, 32;
    %add;
    %cmp/e;
    %jmp/0xz  T_325.40, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 4, v0x6000010c26d0_0;
    %load/vec4a v0x60000103ce10, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000010c37b0_0, 0;
T_325.40 ;
    %load/vec4 v0x6000010c3d50_0;
    %pad/u 32;
    %pushi/vec4 256, 0, 32;
    %load/vec4 v0x6000010c26d0_0;
    %muli 16, 0, 32;
    %add;
    %addi 4, 0, 32;
    %cmp/e;
    %jmp/0xz  T_325.42, 4;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x60000103cd80_0;
    %load/vec4 v0x6000010c26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000103cc60_0;
    %load/vec4 v0x6000010c26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x60000103cb40_0;
    %load/vec4 v0x6000010c26d0_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000010c37b0_0, 0;
T_325.42 ;
    %load/vec4 v0x6000010c26d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010c26d0_0, 0, 32;
    %jmp T_325.38;
T_325.39 ;
    %end;
    .scope S_0x138feb700;
t_12 %join;
    %jmp T_325.37;
T_325.32 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x60000103ccf0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x6000010c37b0_0, 0;
    %jmp T_325.37;
T_325.33 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0x6000010c3600_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000103cd80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000103cc60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x60000103cb40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0x6000010c37b0_0, 0;
    %jmp T_325.37;
T_325.34 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x6000010c3ba0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000010c37b0_0, 0;
    %jmp T_325.37;
T_325.35 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x6000010c3c30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000010c37b0_0, 0;
    %jmp T_325.37;
T_325.37 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
T_325.30 ;
T_325.13 ;
    %jmp T_325.11;
T_325.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103c3f0_0, 0;
    %load/vec4 v0x60000103c240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.46, 9;
    %load/vec4 v0x60000103c3f0_0;
    %and;
T_325.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.44, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c3f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
T_325.44 ;
    %jmp T_325.11;
T_325.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000103c6c0_0, 0;
    %load/vec4 v0x60000103c510_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_325.49, 9;
    %load/vec4 v0x60000103c6c0_0;
    %and;
T_325.49;
    %flag_set/vec4 8;
    %jmp/0xz  T_325.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000103c6c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000010c3840_0, 0;
T_325.47 ;
    %jmp T_325.11;
T_325.11 ;
    %pop/vec4 1;
T_325.1 ;
    %jmp T_325;
    .thread T_325;
    .scope S_0x138feb700;
T_326 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x6000010c3cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c38d0_0, 0;
    %jmp T_326.1;
T_326.0 ;
    %load/vec4 v0x6000010c3690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_326.4, 9;
    %load/vec4 v0x6000010c38d0_0;
    %nor/r;
    %and;
T_326.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000010c38d0_0, 0;
    %jmp T_326.3;
T_326.2 ;
    %load/vec4 v0x6000010c38d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_326.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000010c38d0_0, 0;
T_326.5 ;
T_326.3 ;
T_326.1 ;
    %jmp T_326;
    .thread T_326;
    .scope S_0x138f6e4f0;
T_327 ;
    %wait E_0x6000038f8380;
    %load/vec4 v0x60000119def0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000119c7e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000119c6c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000119c870_0, 0;
    %jmp T_327.1;
T_327.0 ;
    %load/vec4 v0x60000119c870_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_327.4, 9;
    %load/vec4 v0x60000119c750_0;
    %and;
T_327.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.2, 8;
    %fork t_15, S_0x138fc8740;
    %jmp t_14;
    .scope S_0x138fc8740;
t_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000010c7180_0, 0, 32;
T_327.5 ;
    %load/vec4 v0x6000010c7180_0;
    %pad/s 64;
    %cmpi/s 4, 0, 64;
    %jmp/0xz T_327.6, 5;
    %load/vec4 v0x60000119ddd0_0;
    %load/vec4 v0x60000119c7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000010c7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/1 T_327.9, 8;
    %load/vec4 v0x60000119de60_0;
    %load/vec4 v0x60000119c7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000010c7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %part/u 1;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.9;
    %jmp/0xz  T_327.7, 8;
    %load/vec4 v0x60000119c7e0_0;
    %pad/u 64;
    %load/vec4 v0x6000010c7180_0;
    %pad/u 64;
    %add;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000119c6c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000119c870_0, 0;
T_327.7 ;
    %load/vec4 v0x6000010c7180_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000010c7180_0, 0, 32;
    %jmp T_327.5;
T_327.6 ;
    %end;
    .scope S_0x138f6e4f0;
t_14 %join;
    %jmp T_327.3;
T_327.2 ;
    %load/vec4 v0x60000119c870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_327.10, 8;
    %load/vec4 v0x60000119d440_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_327.15, 9;
    %load/vec4 v0x60000119d320_0;
    %and;
T_327.15;
    %flag_set/vec4 8;
    %jmp/1 T_327.14, 8;
    %load/vec4 v0x60000119d7a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_327.17, 11;
    %load/vec4 v0x60000119d5f0_0;
    %and;
T_327.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_327.16, 10;
    %load/vec4 v0x60000119d680_0;
    %and;
T_327.16;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_327.14;
    %jmp/0xz  T_327.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000119c870_0, 0;
    %load/vec4 v0x60000119c6c0_0;
    %pad/u 64;
    %addi 1, 0, 64;
    %pushi/vec4 4, 0, 64;
    %mod;
    %pad/u 2;
    %assign/vec4 v0x60000119c7e0_0, 0;
T_327.12 ;
T_327.10 ;
T_327.3 ;
T_327.1 ;
    %jmp T_327;
    .thread T_327;
    .scope S_0x13985f420;
T_328 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000119f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198bd0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001198e10_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198f30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000011993b0_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x6000011994d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001199560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198fc0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x600001198c60_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001199200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198990_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000011982d0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000011983f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000119fcc0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x6000011985a0_0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600001198510_0, 0, 256;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600001198750_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600001198630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000011987e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
    %end;
    .thread T_328, $init;
    .scope S_0x13985f420;
T_329 ;
    %delay 5000, 0;
    %load/vec4 v0x60000119f8d0_0;
    %inv;
    %store/vec4 v0x60000119f8d0_0, 0, 1;
    %jmp T_329;
    .thread T_329;
    .scope S_0x13985f420;
T_330 ;
    %vpi_call/w 3 180 "$display", "\000" {0 0 0};
    %vpi_call/w 3 181 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 182 "$display", "\342\225\221        Tensor Accelerator Top-Level Integration Test       \342\225\221" {0 0 0};
    %vpi_call/w 3 183 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600001198bd0_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "[TEST 1] Reset State" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000010c6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff7790;
    %join;
    %load/vec4 v0x600001198b40_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_330.0, 4;
    %vpi_call/w 3 192 "$display", "  PASS: All TPCs idle (busy=0)" {0 0 0};
    %jmp T_330.1;
T_330.0 ;
    %vpi_call/w 3 193 "$display", "  FAIL: status=%h", v0x600001198b40_0 {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.1 ;
    %vpi_call/w 3 196 "$display", "\000" {0 0 0};
    %vpi_call/w 3 197 "$display", "[TEST 2] GCP CTRL Register" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff7790;
    %join;
    %load/vec4 v0x600001198b40_0;
    %parti/s 8, 8, 5;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_330.2, 4;
    %vpi_call/w 3 202 "$display", "  PASS: TPC enable = 0x0F" {0 0 0};
    %jmp T_330.3;
T_330.2 ;
    %vpi_call/w 3 203 "$display", "  FAIL: expected 0F00, got %h", v0x600001198b40_0 {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.3 ;
    %vpi_call/w 3 206 "$display", "\000" {0 0 0};
    %vpi_call/w 3 207 "$display", "[TEST 3] Pre-load Instructions" {0 0 0};
    %fork TD_tb_top.preload_instructions, S_0x1398401c0;
    %join;
    %vpi_call/w 3 209 "$display", "  PASS: Instructions loaded" {0 0 0};
    %vpi_call/w 3 212 "$display", "\000" {0 0 0};
    %vpi_call/w 3 213 "$display", "[TEST 4] Single TPC Execution (TPC0)" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x60000119f7b0_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x138fb3ca0;
    %join;
    %load/vec4 v0x60000119f840_0;
    %store/vec4 v0x6000011995f0_0, 0, 1;
    %load/vec4 v0x6000011995f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.4, 8;
    %vpi_call/w 3 219 "$display", "  PASS: TPC0 completed (%0d cycles)", v0x600001199680_0 {0 0 0};
    %jmp T_330.5;
T_330.4 ;
    %vpi_call/w 3 220 "$display", "  FAIL: TPC0 timeout, status=%h", v0x600001198b40_0 {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.5 ;
    %delay 200000, 0;
    %vpi_call/w 3 225 "$display", "\000" {0 0 0};
    %vpi_call/w 3 226 "$display", "[TEST 5] All TPCs Parallel Execution" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 3840, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 3841, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x60000119f7b0_0, 0, 4;
    %fork TD_tb_top.wait_done, S_0x138fb3ca0;
    %join;
    %load/vec4 v0x60000119f840_0;
    %store/vec4 v0x6000011995f0_0, 0, 1;
    %load/vec4 v0x6000011995f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.6, 8;
    %vpi_call/w 3 232 "$display", "  PASS: All 4 TPCs completed (%0d cycles)", v0x600001199680_0 {0 0 0};
    %jmp T_330.7;
T_330.6 ;
    %vpi_call/w 3 233 "$display", "  FAIL: Not all done, status=%h", v0x600001198b40_0 {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.7 ;
    %delay 200000, 0;
    %vpi_call/w 3 238 "$display", "\000" {0 0 0};
    %vpi_call/w 3 239 "$display", "[TEST 6] IRQ Generation" {0 0 0};
    %pushi/vec4 8, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600001199680_0, 0, 32;
T_330.8 ;
    %load/vec4 v0x60000119f9f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_330.10, 9;
    %load/vec4 v0x600001199680_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_330.10;
    %flag_set/vec4 8;
    %jmp/0xz T_330.9, 8;
    %wait E_0x6000038ff9c0;
    %load/vec4 v0x600001199680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600001199680_0, 0, 32;
    %jmp T_330.8;
T_330.9 ;
    %load/vec4 v0x60000119f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_330.11, 8;
    %vpi_call/w 3 248 "$display", "  PASS: IRQ asserted" {0 0 0};
    %jmp T_330.12;
T_330.11 ;
    %vpi_call/w 3 249 "$display", "  FAIL: No IRQ" {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.12 ;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v0x6000010c7060_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000010c70f0_0, 0, 32;
    %fork TD_tb_top.axi_write, S_0x138fb2e40;
    %join;
    %delay 50000, 0;
    %vpi_call/w 3 256 "$display", "\000" {0 0 0};
    %vpi_call/w 3 257 "$display", "[TEST 7] Error-Free Execution" {0 0 0};
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x6000010c6fd0_0, 0, 12;
    %fork TD_tb_top.axi_read, S_0x138ff7790;
    %join;
    %load/vec4 v0x600001198b40_0;
    %parti/s 4, 16, 6;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_330.13, 4;
    %vpi_call/w 3 260 "$display", "  PASS: No TPC errors" {0 0 0};
    %jmp T_330.14;
T_330.13 ;
    %vpi_call/w 3 261 "$display", "  FAIL: Errors=%h", &PV<v0x600001198b40_0, 16, 4> {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000119f960_0, 0, 32;
T_330.14 ;
    %vpi_call/w 3 264 "$display", "\000" {0 0 0};
    %vpi_call/w 3 265 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 266 "$display", "Tests: 7, Errors: %0d", v0x60000119f960_0 {0 0 0};
    %load/vec4 v0x60000119f960_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_330.15, 4;
    %vpi_call/w 3 267 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_330.16;
T_330.15 ;
    %vpi_call/w 3 268 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_330.16 ;
    %vpi_call/w 3 269 "$display", "\000" {0 0 0};
    %vpi_call/w 3 270 "$finish" {0 0 0};
    %end;
    .thread T_330;
    .scope S_0x13985f420;
T_331 ;
    %vpi_call/w 3 273 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 3 273 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13985f420 {0 0 0};
    %end;
    .thread T_331;
    .scope S_0x13985f420;
T_332 ;
    %delay 500000000, 0;
    %vpi_call/w 3 274 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 274 "$finish" {0 0 0};
    %end;
    .thread T_332;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_top.v";
    "rtl/top/tensor_accelerator_top.v";
    "rtl/control/global_cmd_processor.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
