[09/03 14:20:17      0s] 
[09/03 14:20:17      0s] Cadence Innovus(TM) Implementation System.
[09/03 14:20:17      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/03 14:20:17      0s] 
[09/03 14:20:17      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[09/03 14:20:17      0s] Options:	
[09/03 14:20:17      0s] Date:		Tue Sep  3 14:20:17 2024
[09/03 14:20:17      0s] Host:		vlsilab01.nitdelhi.ac.in (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[09/03 14:20:17      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[09/03 14:20:17      0s] 
[09/03 14:20:17      0s] License:
[09/03 14:20:17      0s] 		[14:20:17.496505] Configured Lic search path (21.01-s002): 5280@10.10.12.55

[09/03 14:20:17      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[09/03 14:20:17      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/03 14:20:29     11s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:20:31     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[09/03 14:20:31     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:20:31     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[09/03 14:20:31     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[09/03 14:20:31     13s] @(#)CDS: CPE v21.15-s076
[09/03 14:20:31     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[09/03 14:20:31     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[09/03 14:20:31     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/03 14:20:31     13s] @(#)CDS: RCDB 11.15.0
[09/03 14:20:31     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[09/03 14:20:31     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[09/03 14:20:31     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11226_vlsilab01.nitdelhi.ac.in_vlsi_39_Xp2YTE.

[09/03 14:20:31     13s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[09/03 14:20:32     15s] 
[09/03 14:20:32     15s] **INFO:  MMMC transition support version v31-84 
[09/03 14:20:32     15s] 
[09/03 14:20:32     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/03 14:20:32     15s] <CMD> suppressMessage ENCEXT-2799
[09/03 14:20:33     15s] <CMD> getVersion
[09/03 14:20:33     15s] [INFO] Loading PVS 22.20 fill procedures
[09/03 14:20:33     15s] <CMD> win
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library VS at path /home/vlsi_39/Desktop/VS: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Vn at path /home/vlsi_39/Desktop/Vn: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita at path /home/vlsi_39/Desktop/amita: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library amita1 at path /home/vlsi_39/Desktop/amita1: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library am at path /home/vlsi_39/Desktop/am: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library DanishVCO at path /home/vlsi_39/Desktop/DanishVCO: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library Ankita_vco at path /home/vlsi_39/Desktop/Ankita_vco: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library danish_diffamp at path /home/vlsi_39/Desktop/danish_diffamp: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library a at path /home/vlsi_39/Desktop/a: Invalid Lib Path..
[09/03 14:20:38     16s] **WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsi_39/cds.lib - Unable to open library ra_exam at path /home/vlsi_39/Desktop/ra_exam: Invalid Lib Path..
[09/03 14:20:47     16s] <CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
[09/03 14:20:47     16s] <CMD> set dbgDualViewAwareXTree 1
[09/03 14:20:47     16s] <CMD> set defHierChar /
[09/03 14:20:47     16s] <CMD> set distributed_client_message_echo 1
[09/03 14:20:47     16s] <CMD> set distributed_mmmc_disable_reports_auto_redirection 0
[09/03 14:20:47     16s] <CMD> set enable_ilm_dual_view_gui_and_attribute 1
[09/03 14:20:47     16s] <CMD> set enc_enable_print_mode_command_reset_options 1
[09/03 14:20:47     16s] <CMD> set init_gnd_net VSS
[09/03 14:20:47     16s] <CMD> set init_lef_file {../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef}
[09/03 14:20:47     16s] <CMD> set init_mmmc_file Default.view
[09/03 14:20:47     16s] <CMD> set init_original_verilog_files WA_32-net.v
[09/03 14:20:47     16s] <CMD> set init_pwr_net VDD
[09/03 14:20:47     16s] <CMD> set init_verilog WA_32-net.v
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> set latch_time_borrow_mode max_borrow
[09/03 14:20:47     16s] <CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
[09/03 14:20:47     16s] <CMD> set pegDefaultResScaleFactor 1
[09/03 14:20:47     16s] <CMD> set pegDetailResScaleFactor 1
[09/03 14:20:47     16s] <CMD> set pegEnableDualViewForTQuantus 1
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
[09/03 14:20:47     16s] <CMD> set spgUnflattenIlmInCheckPlace 2
[09/03 14:20:47     16s] <CMD> set timing_library_ca_derate_data_consistency 0
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> get_message -id GLOBAL-100 -suppress
[09/03 14:20:47     16s] <CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
[09/03 14:20:47     16s] <CMD> set defStreamOutCheckUncolored false
[09/03 14:20:47     16s] <CMD> set init_verilog_tolerate_port_mismatch 0
[09/03 14:20:47     16s] <CMD> set lefdefInputCheckColoredShape 0
[09/03 14:20:47     16s] <CMD> set load_netlist_ignore_undefined_cell 1
[09/03 14:20:48     16s] <CMD> init_design
[09/03 14:20:48     16s] #% Begin Load MMMC data ... (date=09/03 14:20:48, mem=818.4M)
[09/03 14:20:48     16s] #% End Load MMMC data ... (date=09/03 14:20:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=818.8M, current mem=818.8M)
[09/03 14:20:48     16s] 
[09/03 14:20:48     16s] Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[09/03 14:20:48     16s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/03 14:20:48     16s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 14:20:48     16s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/03 14:20:48     16s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 14:20:48     16s] Set DBUPerIGU to M2 pitch 580.
[09/03 14:20:48     17s] 
[09/03 14:20:48     17s] Loading LEF file ../../../../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated_ref.lef ...
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Oxide' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Nhvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Nimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Phvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Pimp' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Nzvt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'SiProt' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Cont' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-119):	LAYER 'Metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-119' for more detail.
[09/03 14:20:48     17s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[09/03 14:20:48     17s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA1_2X2CUT' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2X' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2H' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2V' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2XR90' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2TOS_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_N' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_S' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_E' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **ERROR: (IMPLF-223):	The LEF via 'VIA2_2CUT_W' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
[09/03 14:20:48     17s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[09/03 14:20:48     17s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA1ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA2ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA3ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA4ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA5ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA6ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA7ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'VIA8ARRAY' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M9_M8v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M8_M7v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M7_M6v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M6_M5v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M5_M4v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M4_M3v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M3_M2v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M2_M1v' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M1_POv' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M1_DIFF' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M1_PSUB' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (IMPLF-151):	The viaRule 'M1_PIMP' has been defined, the content will be skipped.
[09/03 14:20:48     17s] **WARN: (EMS-27):	Message (IMPLF-151) has exceeded the current message display limit of 20.
[09/03 14:20:48     17s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:20:48     17s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[09/03 14:20:48     17s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 14:20:48     17s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[09/03 14:20:48     17s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'OA22X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'NAND3X8' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'SDFFRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'TLATSRX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'OAI2BB1X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'DLY4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'ADDFX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'CLKAND2X12' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'MXI3XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'NAND3X6' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'SDFFRX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'MX3X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'SDFFSRHQX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'OAI33XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'TLATSRX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'DFFHQX4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'AOI221X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'ADDFX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-58):	MACRO 'AOI22XL' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-58' for more detail.
[09/03 14:20:48     17s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[09/03 14:20:48     17s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:20:48     17s] **WARN: (IMPLF-61):	487 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[09/03 14:20:48     17s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[09/03 14:20:48     17s] Type 'man IMPLF-61' for more detail.
[09/03 14:20:48     17s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[09/03 14:20:48     17s] Type 'man IMPLF-200' for more detail.
[09/03 14:20:48     17s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[09/03 14:20:48     17s] Loading view definition file from Default.view
[09/03 14:20:48     17s] Reading max_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[09/03 14:20:49     17s] Read 479 cells in library 'slow' 
[09/03 14:20:49     17s] Reading min_timing timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[09/03 14:20:49     17s] Read 479 cells in library 'fast' 
[09/03 14:20:49     17s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=895.5M, current mem=838.8M)
[09/03 14:20:49     17s] *** End library_loading (cpu=0.01min, real=0.02min, mem=19.0M, fe_cpu=0.30min, fe_real=0.53min, fe_mem=1026.8M) ***
[09/03 14:20:49     17s] #% Begin Load netlist data ... (date=09/03 14:20:49, mem=838.8M)
[09/03 14:20:49     17s] *** Begin netlist parsing (mem=1026.8M) ***
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[09/03 14:20:49     17s] Type 'man IMPVL-159' for more detail.
[09/03 14:20:49     17s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[09/03 14:20:49     17s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:20:49     17s] Created 479 new cells from 2 timing libraries.
[09/03 14:20:49     17s] Reading netlist ...
[09/03 14:20:49     17s] Backslashed names will retain backslash and a trailing blank character.
[09/03 14:20:49     17s] Reading verilog netlist 'WA_32-net.v'
[09/03 14:20:49     17s] 
[09/03 14:20:49     17s] *** Memory Usage v#1 (Current mem = 1027.773M, initial mem = 476.031M) ***
[09/03 14:20:49     17s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1027.8M) ***
[09/03 14:20:49     17s] #% End Load netlist data ... (date=09/03 14:20:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=849.6M, current mem=849.6M)
[09/03 14:20:49     17s] Top level cell is WA_32.
[09/03 14:20:49     17s] Hooked 958 DB cells to tlib cells.
[09/03 14:20:49     17s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=861.6M, current mem=861.6M)
[09/03 14:20:49     17s] Starting recursive module instantiation check.
[09/03 14:20:49     17s] No recursion found.
[09/03 14:20:49     17s] Building hierarchical netlist for Cell WA_32 ...
[09/03 14:20:49     17s] *** Netlist is unique.
[09/03 14:20:49     17s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[09/03 14:20:49     17s] ** info: there are 967 modules.
[09/03 14:20:49     17s] ** info: there are 4652 stdCell insts.
[09/03 14:20:49     17s] 
[09/03 14:20:49     17s] *** Memory Usage v#1 (Current mem = 1085.199M, initial mem = 476.031M) ***
[09/03 14:20:49     17s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:20:49     17s] Type 'man IMPFP-3961' for more detail.
[09/03 14:20:49     17s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:20:49     17s] Type 'man IMPFP-3961' for more detail.
[09/03 14:20:49     17s] Horizontal Layer M1 offset = 290 (derived)
[09/03 14:20:49     17s] Vertical Layer M2 offset = 290 (derived)
[09/03 14:20:49     17s] Start create_tracks
[09/03 14:20:49     17s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 14:20:49     18s] Extraction setup Started 
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] Trim Metal Layers:
[09/03 14:20:49     18s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[09/03 14:20:49     18s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2773' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.35 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[09/03 14:20:49     18s] Type 'man IMPEXT-2776' for more detail.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.08 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.06 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.02 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[09/03 14:20:49     18s] Summary of Active RC-Corners : 
[09/03 14:20:49     18s]  
[09/03 14:20:49     18s]  Analysis View: setup
[09/03 14:20:49     18s]     RC-Corner Name        : default_rc_corner
[09/03 14:20:49     18s]     RC-Corner Index       : 0
[09/03 14:20:49     18s]     RC-Corner Temperature : 25 Celsius
[09/03 14:20:49     18s]     RC-Corner Cap Table   : ''
[09/03 14:20:49     18s]     RC-Corner PreRoute Res Factor         : 1
[09/03 14:20:49     18s]     RC-Corner PreRoute Cap Factor         : 1
[09/03 14:20:49     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/03 14:20:49     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/03 14:20:49     18s]  
[09/03 14:20:49     18s]  Analysis View: hold
[09/03 14:20:49     18s]     RC-Corner Name        : default_rc_corner
[09/03 14:20:49     18s]     RC-Corner Index       : 0
[09/03 14:20:49     18s]     RC-Corner Temperature : 25 Celsius
[09/03 14:20:49     18s]     RC-Corner Cap Table   : ''
[09/03 14:20:49     18s]     RC-Corner PreRoute Res Factor         : 1
[09/03 14:20:49     18s]     RC-Corner PreRoute Cap Factor         : 1
[09/03 14:20:49     18s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/03 14:20:49     18s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[09/03 14:20:49     18s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/03 14:20:49     18s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] Trim Metal Layers:
[09/03 14:20:49     18s] LayerId::1 widthSet size::1
[09/03 14:20:49     18s] LayerId::2 widthSet size::1
[09/03 14:20:49     18s] LayerId::3 widthSet size::1
[09/03 14:20:49     18s] LayerId::4 widthSet size::1
[09/03 14:20:49     18s] LayerId::5 widthSet size::1
[09/03 14:20:49     18s] LayerId::6 widthSet size::1
[09/03 14:20:49     18s] LayerId::7 widthSet size::1
[09/03 14:20:49     18s] LayerId::8 widthSet size::1
[09/03 14:20:49     18s] LayerId::9 widthSet size::1
[09/03 14:20:49     18s] Updating RC grid for preRoute extraction ...
[09/03 14:20:49     18s] eee: pegSigSF::1.070000
[09/03 14:20:49     18s] Initializing multi-corner resistance tables ...
[09/03 14:20:49     18s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/03 14:20:49     18s] {RT default_rc_corner 0 9 9 {8 0} 1}
[09/03 14:20:49     18s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[09/03 14:20:49     18s] *Info: initialize multi-corner CTS.
[09/03 14:20:49     18s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.2M, current mem=882.2M)
[09/03 14:20:49     18s] Reading timing constraints file 'WA_32-sdc.sdc' ...
[09/03 14:20:49     18s] Current (total cpu=0:00:18.1, real=0:00:32.0, peak res=1136.9M, current mem=1136.9M)
[09/03 14:20:49     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File WA_32-sdc.sdc, Line 9).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File WA_32-sdc.sdc, Line 10).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 81).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 82).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 83).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 84).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 85).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 86).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 87).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 88).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 89).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 90).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 91).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 92).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 93).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 94).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 95).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 96).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 97).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 98).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 99).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1535):	set_input_delay command specified without '-clock' option. (File WA_32-sdc.sdc, Line 100).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] Message <TCLCMD-1535> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File WA_32-sdc.sdc, Line 101).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 145).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 146).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 147).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 148).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 149).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 150).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 151).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 152).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 153).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 154).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 155).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 156).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 157).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 158).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 159).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 160).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 161).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 162).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 163).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] **WARN: (TCLCMD-1178):	set_output_delay command specified without '-clock' option. Command will be ignored for timing analysis. (File WA_32-sdc.sdc, Line 164).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] Message <TCLCMD-1178> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit. (File WA_32-sdc.sdc, Line 165).
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] INFO (CTE): Reading of timing constraints file WA_32-sdc.sdc completed, with 42 WARNING
[09/03 14:20:49     18s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.5M, current mem=1157.5M)
[09/03 14:20:49     18s] Current (total cpu=0:00:18.1, real=0:00:32.0, peak res=1157.5M, current mem=1157.5M)
[09/03 14:20:49     18s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[09/03 14:20:49     18s] Summary for sequential cells identification: 
[09/03 14:20:49     18s]   Identified SBFF number: 112
[09/03 14:20:49     18s]   Identified MBFF number: 0
[09/03 14:20:49     18s]   Identified SB Latch number: 0
[09/03 14:20:49     18s]   Identified MB Latch number: 0
[09/03 14:20:49     18s]   Not identified SBFF number: 8
[09/03 14:20:49     18s]   Not identified MBFF number: 0
[09/03 14:20:49     18s]   Not identified SB Latch number: 0
[09/03 14:20:49     18s]   Not identified MB Latch number: 0
[09/03 14:20:49     18s]   Number of sequential cells which are not FFs: 32
[09/03 14:20:49     18s] Total number of combinational cells: 317
[09/03 14:20:49     18s] Total number of sequential cells: 152
[09/03 14:20:49     18s] Total number of tristate cells: 10
[09/03 14:20:49     18s] Total number of level shifter cells: 0
[09/03 14:20:49     18s] Total number of power gating cells: 0
[09/03 14:20:49     18s] Total number of isolation cells: 0
[09/03 14:20:49     18s] Total number of power switch cells: 0
[09/03 14:20:49     18s] Total number of pulse generator cells: 0
[09/03 14:20:49     18s] Total number of always on buffers: 0
[09/03 14:20:49     18s] Total number of retention cells: 0
[09/03 14:20:49     18s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[09/03 14:20:49     18s] Total number of usable buffers: 16
[09/03 14:20:49     18s] List of unusable buffers:
[09/03 14:20:49     18s] Total number of unusable buffers: 0
[09/03 14:20:49     18s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[09/03 14:20:49     18s] Total number of usable inverters: 19
[09/03 14:20:49     18s] List of unusable inverters:
[09/03 14:20:49     18s] Total number of unusable inverters: 0
[09/03 14:20:49     18s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[09/03 14:20:49     18s] Total number of identified usable delay cells: 8
[09/03 14:20:49     18s] List of identified unusable delay cells:
[09/03 14:20:49     18s] Total number of identified unusable delay cells: 0
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Deleting Cell Server Begin ...
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Deleting Cell Server End ...
[09/03 14:20:49     18s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.7M, current mem=1179.7M)
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/03 14:20:49     18s] Summary for sequential cells identification: 
[09/03 14:20:49     18s]   Identified SBFF number: 112
[09/03 14:20:49     18s]   Identified MBFF number: 0
[09/03 14:20:49     18s]   Identified SB Latch number: 0
[09/03 14:20:49     18s]   Identified MB Latch number: 0
[09/03 14:20:49     18s]   Not identified SBFF number: 8
[09/03 14:20:49     18s]   Not identified MBFF number: 0
[09/03 14:20:49     18s]   Not identified SB Latch number: 0
[09/03 14:20:49     18s]   Not identified MB Latch number: 0
[09/03 14:20:49     18s]   Number of sequential cells which are not FFs: 32
[09/03 14:20:49     18s]  Visiting view : setup
[09/03 14:20:49     18s]    : PowerDomain = none : Weighted F : unweighted  = 35.90 (1.000) with rcCorner = 0
[09/03 14:20:49     18s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[09/03 14:20:49     18s]  Visiting view : hold
[09/03 14:20:49     18s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[09/03 14:20:49     18s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[09/03 14:20:49     18s] TLC MultiMap info (StdDelay):
[09/03 14:20:49     18s]   : min_delay + min_timing + 1 + no RcCorner := 11ps
[09/03 14:20:49     18s]   : min_delay + min_timing + 1 + default_rc_corner := 12.1ps
[09/03 14:20:49     18s]   : max_delay + max_timing + 1 + no RcCorner := 33ps
[09/03 14:20:49     18s]   : max_delay + max_timing + 1 + default_rc_corner := 35.9ps
[09/03 14:20:49     18s]  Setting StdDelay to: 35.9ps
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Deleting Cell Server Begin ...
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] TimeStamp Deleting Cell Server End ...
[09/03 14:20:49     18s] 
[09/03 14:20:49     18s] *** Summary of all messages that are not suppressed in this session:
[09/03 14:20:49     18s] Severity  ID               Count  Summary                                  
[09/03 14:20:49     18s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/03 14:20:49     18s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/03 14:20:49     18s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/03 14:20:49     18s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/03 14:20:49     18s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[09/03 14:20:49     18s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/03 14:20:49     18s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/03 14:20:49     18s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[09/03 14:20:49     18s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/03 14:20:49     18s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/03 14:20:49     18s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/03 14:20:49     18s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/03 14:20:49     18s] WARNING   TCLCMD-1178         65  set_output_delay command specified witho...
[09/03 14:20:49     18s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/03 14:20:49     18s] WARNING   TCLCMD-1535         64  set_input_delay command specified withou...
[09/03 14:20:49     18s] *** Message Summary: 1670 warning(s), 103 error(s)
[09/03 14:20:49     18s] 
[09/03 14:20:53     18s] <CMD> getIoFlowFlag
[09/03 14:21:09     19s] <CMD> setIoFlowFlag 0
[09/03 14:21:09     19s] <CMD> floorPlan -site gsclib090site -r 0.7 0.7 10 10 10 10
[09/03 14:21:09     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:21:09     19s] Type 'man IMPFP-3961' for more detail.
[09/03 14:21:09     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:21:09     19s] Type 'man IMPFP-3961' for more detail.
[09/03 14:21:09     19s] Horizontal Layer M1 offset = 290 (derived)
[09/03 14:21:09     19s] Vertical Layer M2 offset = 290 (derived)
[09/03 14:21:09     19s] Start create_tracks
[09/03 14:21:09     19s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 14:21:09     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/03 14:21:09     19s] <CMD> uiSetTool select
[09/03 14:21:09     19s] <CMD> getIoFlowFlag
[09/03 14:21:09     19s] <CMD> fit
[09/03 14:21:10     19s] <CMD> setIoFlowFlag 0
[09/03 14:21:10     19s] <CMD> floorPlan -site gsclib090site -r 0.699136868064 0.699274 10.15 10.15 10.15 10.15
[09/03 14:21:10     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:21:10     19s] Type 'man IMPFP-3961' for more detail.
[09/03 14:21:10     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[09/03 14:21:10     19s] Type 'man IMPFP-3961' for more detail.
[09/03 14:21:10     19s] Horizontal Layer M1 offset = 290 (derived)
[09/03 14:21:10     19s] Vertical Layer M2 offset = 290 (derived)
[09/03 14:21:10     19s] Start create_tracks
[09/03 14:21:10     19s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[09/03 14:21:10     19s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[09/03 14:21:10     19s] <CMD> uiSetTool select
[09/03 14:21:10     19s] <CMD> getIoFlowFlag
[09/03 14:21:10     19s] <CMD> fit
[09/03 14:21:26     20s] <CMD> saveDesign floorplan.enc
[09/03 14:21:26     20s] #% Begin save design ... (date=09/03 14:21:26, mem=1357.7M)
[09/03 14:21:26     20s] % Begin Save ccopt configuration ... (date=09/03 14:21:26, mem=1357.7M)
[09/03 14:21:26     20s] % End Save ccopt configuration ... (date=09/03 14:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.5M, current mem=1358.5M)
[09/03 14:21:26     20s] % Begin Save netlist data ... (date=09/03 14:21:26, mem=1358.5M)
[09/03 14:21:26     20s] Writing Binary DB to floorplan.enc.dat/WA_32.v.bin in single-threaded mode...
[09/03 14:21:26     20s] % End Save netlist data ... (date=09/03 14:21:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.6M, current mem=1358.6M)
[09/03 14:21:26     20s] Saving symbol-table file ...
[09/03 14:21:27     20s] Saving congestion map file floorplan.enc.dat/WA_32.route.congmap.gz ...
[09/03 14:21:27     20s] % Begin Save AAE data ... (date=09/03 14:21:27, mem=1359.3M)
[09/03 14:21:27     20s] Saving AAE Data ...
[09/03 14:21:27     20s] % End Save AAE data ... (date=09/03 14:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1359.3M, current mem=1359.3M)
[09/03 14:21:27     20s] Saving preference file floorplan.enc.dat/gui.pref.tcl ...
[09/03 14:21:27     20s] Saving mode setting ...
[09/03 14:21:27     20s] Saving global file ...
[09/03 14:21:27     20s] % Begin Save floorplan data ... (date=09/03 14:21:27, mem=1362.4M)
[09/03 14:21:27     20s] Saving floorplan file ...
[09/03 14:21:27     20s] % End Save floorplan data ... (date=09/03 14:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.4M, current mem=1362.4M)
[09/03 14:21:27     20s] Saving Drc markers ...
[09/03 14:21:27     20s] ... No Drc file written since there is no markers found.
[09/03 14:21:27     20s] % Begin Save placement data ... (date=09/03 14:21:27, mem=1362.5M)
[09/03 14:21:27     20s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 14:21:27     20s] Save Adaptive View Pruning View Names to Binary file
[09/03 14:21:27     20s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1670.2M) ***
[09/03 14:21:27     20s] % End Save placement data ... (date=09/03 14:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.6M, current mem=1362.6M)
[09/03 14:21:27     20s] % Begin Save routing data ... (date=09/03 14:21:27, mem=1362.6M)
[09/03 14:21:27     20s] Saving route file ...
[09/03 14:21:27     20s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1667.2M) ***
[09/03 14:21:27     20s] % End Save routing data ... (date=09/03 14:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1362.8M, current mem=1362.8M)
[09/03 14:21:27     20s] Saving property file floorplan.enc.dat/WA_32.prop
[09/03 14:21:27     20s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1670.2M) ***
[09/03 14:21:27     20s] % Begin Save power constraints data ... (date=09/03 14:21:27, mem=1363.5M)
[09/03 14:21:27     20s] % End Save power constraints data ... (date=09/03 14:21:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=1363.6M, current mem=1363.6M)
[09/03 14:21:27     20s] 'couldn't execute "cp": not owner'.
[09/03 14:21:27     20s] #% End save design ... (date=09/03 14:21:27, total cpu=0:00:00.2, real=0:00:01.0, peak res=1393.2M, current mem=1364.1M)
[09/03 14:21:27     20s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:21:27     20s] 
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:29     20s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:21:44     21s] 
[09/03 14:21:44     21s] viaInitial starts at Tue Sep  3 14:21:44 2024
viaInitial ends at Tue Sep  3 14:21:44 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/03 14:21:45     22s] The ring targets are set to core/block ring wires.
[09/03 14:21:45     22s] addRing command will consider rows while creating rings.
[09/03 14:21:45     22s] addRing command will disallow rings to go over rows.
[09/03 14:21:45     22s] addRing command will ignore shorts while creating rings.
[09/03 14:21:45     22s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/03 14:21:45     22s] 
[09/03 14:21:45     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.2M)
[09/03 14:21:45     22s] Ring generation is complete.
[09/03 14:21:45     22s] vias are now being generated.
[09/03 14:21:45     22s] addRing created 8 wires.
[09/03 14:21:45     22s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/03 14:21:45     22s] +--------+----------------+----------------+
[09/03 14:21:45     22s] |  Layer |     Created    |     Deleted    |
[09/03 14:21:45     22s] +--------+----------------+----------------+
[09/03 14:21:45     22s] | Metal8 |        4       |       NA       |
[09/03 14:21:45     22s] |  Via8  |        8       |        0       |
[09/03 14:21:45     22s] | Metal9 |        4       |       NA       |
[09/03 14:21:45     22s] +--------+----------------+----------------+
[09/03 14:21:46     22s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/03 14:21:46     22s] The ring targets are set to core/block ring wires.
[09/03 14:21:46     22s] addRing command will consider rows while creating rings.
[09/03 14:21:46     22s] addRing command will disallow rings to go over rows.
[09/03 14:21:46     22s] addRing command will ignore shorts while creating rings.
[09/03 14:21:46     22s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/03 14:21:46     22s] 
[09/03 14:21:46     22s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1683.2M)
[09/03 14:21:46     22s] Ring generation is complete.
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingOffset 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingThreshold 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeRingLayers {}
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeWidth 10.0
[09/03 14:21:50     22s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/03 14:22:06     23s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 14:22:06     23s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 14:22:06     23s] 
[09/03 14:22:06     23s] Stripes will stop at the boundary of the specified area.
[09/03 14:22:06     23s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 14:22:06     23s] Stripes will not extend to closest target.
[09/03 14:22:06     23s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 14:22:06     23s] Stripes will not be created over regions without power planning wires.
[09/03 14:22:06     23s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 14:22:06     23s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 14:22:06     23s] Offset for stripe breaking is set to 0.
[09/03 14:22:06     23s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 14:22:06     23s] 
[09/03 14:22:06     23s] Initialize fgc environment(mem: 1688.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:06     23s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:06     23s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:06     23s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:06     23s] Starting stripe generation ...
[09/03 14:22:06     23s] Non-Default Mode Option Settings :
[09/03 14:22:06     23s]   NONE
[09/03 14:22:06     23s] Stripe generation is complete.
[09/03 14:22:06     23s] vias are now being generated.
[09/03 14:22:06     23s] addStripe created 10 wires.
[09/03 14:22:06     23s] ViaGen created 20 vias, deleted 0 via to avoid violation.
[09/03 14:22:06     23s] +--------+----------------+----------------+
[09/03 14:22:06     23s] |  Layer |     Created    |     Deleted    |
[09/03 14:22:06     23s] +--------+----------------+----------------+
[09/03 14:22:06     23s] |  Via8  |       20       |        0       |
[09/03 14:22:06     23s] | Metal9 |       10       |       NA       |
[09/03 14:22:06     23s] +--------+----------------+----------------+
[09/03 14:22:20     24s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 14:22:20     24s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 14:22:20     24s] 
[09/03 14:22:20     24s] Stripes will stop at the boundary of the specified area.
[09/03 14:22:20     24s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 14:22:20     24s] Stripes will not extend to closest target.
[09/03 14:22:20     24s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 14:22:20     24s] Stripes will not be created over regions without power planning wires.
[09/03 14:22:20     24s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 14:22:20     24s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 14:22:20     24s] Offset for stripe breaking is set to 0.
[09/03 14:22:20     24s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 7 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 14:22:20     24s] 
[09/03 14:22:20     24s] Initialize fgc environment(mem: 1688.3M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:20     24s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:20     24s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:20     24s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1688.3M)
[09/03 14:22:20     24s] Starting stripe generation ...
[09/03 14:22:20     24s] Non-Default Mode Option Settings :
[09/03 14:22:20     24s]   NONE
[09/03 14:22:20     24s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.025000 92.205002 254.725006 92.205002 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[09/03 14:22:20     24s] Type 'man IMPPP-354' for more detail.
[09/03 14:22:20     24s] **WARN: (IMPPP-354):	The power planner did not generate the horizontal stripe at 3.025000 171.059998 254.725006 171.059998 with width 1.800000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[09/03 14:22:20     24s] Type 'man IMPPP-354' for more detail.
[09/03 14:22:20     24s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (5.325000, 11.050000) (254.225006, 11.050000) because same wire already exists.
[09/03 14:22:20     24s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (3.025000, 13.350000) (256.524994, 13.350000) because same wire already exists.
[09/03 14:22:20     24s] Stripe generation is complete.
[09/03 14:22:20     24s] vias are now being generated.
[09/03 14:22:20     24s] addStripe created 10 wires.
[09/03 14:22:20     24s] ViaGen created 20 vias, deleted 4 vias to avoid violation.
[09/03 14:22:20     24s] +--------+----------------+----------------+
[09/03 14:22:20     24s] |  Layer |     Created    |     Deleted    |
[09/03 14:22:20     24s] +--------+----------------+----------------+
[09/03 14:22:20     24s] |  Via8  |       20       |        4       |
[09/03 14:22:20     24s] | Metal9 |       10       |       NA       |
[09/03 14:22:20     24s] +--------+----------------+----------------+
[09/03 14:22:28     25s] <CMD> undo
[09/03 14:22:45     26s] <CMD> encMessage warning 0
[09/03 14:22:45     26s] Suppress "**WARN ..." messages.
[09/03 14:22:45     26s] <CMD> encMessage debug 0
[09/03 14:22:45     26s] <CMD> is_common_ui_mode
[09/03 14:22:45     26s] <CMD> restoreDesign floorplan.enc.dat WA_32
[09/03 14:22:45     26s] #% Begin load design ... (date=09/03 14:22:45, mem=1385.6M)
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s] ERROR: **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s] **ERROR: (IMPIMEX-7031):	#CUI#restoreDesign#read_db# more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s]     while executing
[09/03 14:22:45     26s] "error $catchMsg"
[09/03 14:22:45     26s]     (procedure "restoreDesign" line 33)
[09/03 14:22:45     26s] 
[09/03 14:22:45     26s] **ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.
[09/03 14:22:45     26s] 
[09/03 14:22:47     26s] <CMD> encMessage warning 1
[09/03 14:22:47     26s] Un-suppress "**WARN ..." messages.
[09/03 14:22:47     26s] <CMD> encMessage debug 0
[09/03 14:23:07     28s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 14:23:07     28s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 14:23:07     28s] 
[09/03 14:23:07     28s] Stripes will stop at the boundary of the specified area.
[09/03 14:23:07     28s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 14:23:07     28s] Stripes will not extend to closest target.
[09/03 14:23:07     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 14:23:07     28s] Stripes will not be created over regions without power planning wires.
[09/03 14:23:07     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 14:23:07     28s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 14:23:07     28s] Offset for stripe breaking is set to 0.
[09/03 14:23:07     28s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 14:23:07     28s] 
[09/03 14:23:07     28s] Initialize fgc environment(mem: 1692.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:07     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:07     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:07     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:07     28s] Starting stripe generation ...
[09/03 14:23:07     28s] Non-Default Mode Option Settings :
[09/03 14:23:07     28s]   NONE
[09/03 14:23:07     28s] Stripe generation is complete.
[09/03 14:23:07     28s] vias are now being generated.
[09/03 14:23:07     28s] addStripe created 10 wires.
[09/03 14:23:07     28s] ViaGen created 70 vias, deleted 0 via to avoid violation.
[09/03 14:23:07     28s] +--------+----------------+----------------+
[09/03 14:23:07     28s] |  Layer |     Created    |     Deleted    |
[09/03 14:23:07     28s] +--------+----------------+----------------+
[09/03 14:23:07     28s] | Metal8 |       10       |       NA       |
[09/03 14:23:07     28s] |  Via8  |       70       |        0       |
[09/03 14:23:07     28s] +--------+----------------+----------------+
[09/03 14:23:08     28s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/03 14:23:08     28s] addStripe will allow jog to connect padcore ring and block ring.
[09/03 14:23:08     28s] 
[09/03 14:23:08     28s] Stripes will stop at the boundary of the specified area.
[09/03 14:23:08     28s] When breaking rings, the power planner will consider the existence of blocks.
[09/03 14:23:08     28s] Stripes will not extend to closest target.
[09/03 14:23:08     28s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/03 14:23:08     28s] Stripes will not be created over regions without power planning wires.
[09/03 14:23:08     28s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/03 14:23:08     28s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/03 14:23:08     28s] Offset for stripe breaking is set to 0.
[09/03 14:23:08     28s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 5 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/03 14:23:08     28s] 
[09/03 14:23:08     28s] Initialize fgc environment(mem: 1692.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:08     28s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:08     28s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:08     28s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1692.5M)
[09/03 14:23:08     28s] Starting stripe generation ...
[09/03 14:23:08     28s] Non-Default Mode Option Settings :
[09/03 14:23:08     28s]   NONE
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (11.050000, 5.325000) (11.050000, 176.794998) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.834999, 5.325000) (69.834999, 176.794998) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (128.619995, 5.325000) (128.619995, 176.794998) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (187.404999, 5.325000) (187.404999, 176.794998) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (246.190002, 5.325000) (246.190002, 176.794998) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.350000, 3.025000) (13.350000, 179.095001) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (72.135002, 3.025000) (72.135002, 179.095001) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (130.919998, 3.025000) (130.919998, 179.095001) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (189.705002, 3.025000) (189.705002, 179.095001) because same wire already exists.
[09/03 14:23:08     28s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (248.490005, 3.025000) (248.490005, 179.095001) because same wire already exists.
[09/03 14:23:08     28s] Stripe generation is complete.
[09/03 14:23:20     29s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/03 14:23:20     29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[09/03 14:23:20     29s] *** Begin SPECIAL ROUTE on Tue Sep  3 14:23:20 2024 ***
[09/03 14:23:20     29s] SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/WA_32/pd
[09/03 14:23:20     29s] SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.61Ghz)
[09/03 14:23:20     29s] 
[09/03 14:23:20     29s] Begin option processing ...
[09/03 14:23:20     29s] srouteConnectPowerBump set to false
[09/03 14:23:20     29s] routeSelectNet set to "VDD VSS"
[09/03 14:23:20     29s] routeSpecial set to true
[09/03 14:23:20     29s] srouteBlockPin set to "useLef"
[09/03 14:23:20     29s] srouteBottomLayerLimit set to 1
[09/03 14:23:20     29s] srouteBottomTargetLayerLimit set to 1
[09/03 14:23:20     29s] srouteConnectConverterPin set to false
[09/03 14:23:20     29s] srouteCrossoverViaBottomLayer set to 1
[09/03 14:23:20     29s] srouteCrossoverViaTopLayer set to 9
[09/03 14:23:20     29s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/03 14:23:20     29s] srouteFollowCorePinEnd set to 3
[09/03 14:23:20     29s] srouteJogControl set to "preferWithChanges differentLayer"
[09/03 14:23:20     29s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/03 14:23:20     29s] sroutePadPinAllPorts set to true
[09/03 14:23:20     29s] sroutePreserveExistingRoutes set to true
[09/03 14:23:20     29s] srouteRoutePowerBarPortOnBothDir set to true
[09/03 14:23:20     29s] srouteStopBlockPin set to "nearestTarget"
[09/03 14:23:20     29s] srouteTopLayerLimit set to 9
[09/03 14:23:20     29s] srouteTopTargetLayerLimit set to 9
[09/03 14:23:20     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3134.00 megs.
[09/03 14:23:20     29s] 
[09/03 14:23:20     29s] Reading DB technology information...
[09/03 14:23:21     29s] Finished reading DB technology information.
[09/03 14:23:21     29s] Reading floorplan and netlist information...
[09/03 14:23:21     29s] Finished reading floorplan and netlist information.
[09/03 14:23:21     29s] Read in 19 layers, 9 routing layers, 1 overlap layer
[09/03 14:23:21     29s] Read in 2 nondefault rules, 0 used
[09/03 14:23:21     29s] Read in 487 macros, 21 used
[09/03 14:23:21     29s] Read in 20 components
[09/03 14:23:21     29s]   20 core components: 20 unplaced, 0 placed, 0 fixed
[09/03 14:23:21     29s] Read in 129 logical pins
[09/03 14:23:21     29s] Read in 129 nets
[09/03 14:23:21     29s] Read in 2 special nets, 2 routed
[09/03 14:23:21     29s] 2 nets selected.
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] Begin power routing ...
[09/03 14:23:21     29s] #create default rule from bind_ndr_rule rule=0x7fc5c3bb7be0 0x7fc5a90aaff0
[09/03 14:23:21     29s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 14:23:21     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[09/03 14:23:21     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 14:23:21     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 14:23:21     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 14:23:21     29s] Type 'man IMPSR-1256' for more detail.
[09/03 14:23:21     29s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 14:23:21     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[09/03 14:23:21     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 14:23:21     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 14:23:21     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 14:23:21     29s] Type 'man IMPSR-1256' for more detail.
[09/03 14:23:21     29s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] CPU time for VDD FollowPin 0 seconds
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] CPU time for VSS FollowPin 0 seconds
[09/03 14:23:21     29s]   Number of IO ports routed: 0
[09/03 14:23:21     29s]   Number of Block ports routed: 0
[09/03 14:23:21     29s]   Number of Stripe ports routed: 4
[09/03 14:23:21     29s]   Number of Core ports routed: 126
[09/03 14:23:21     29s]   Number of Pad ports routed: 0
[09/03 14:23:21     29s]   Number of Power Bump ports routed: 0
[09/03 14:23:21     29s]   Number of Followpin connections: 63
[09/03 14:23:21     29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3155.00 megs.
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s]  Begin updating DB with routing results ...
[09/03 14:23:21     29s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[09/03 14:23:21     29s] Pin and blockage extraction finished
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] 
sroute post-processing starts at Tue Sep  3 14:23:21 2024
The viaGen is rebuilding shadow vias for net VDD.
[09/03 14:23:21     29s] sroute post-processing ends at Tue Sep  3 14:23:21 2024
sroute created 199 wires.
[09/03 14:23:21     29s] ViaGen created 888 vias, deleted 0 via to avoid violation.
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:21     29s] |  Layer |     Created    |     Deleted    |
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:21     29s] | Metal1 |       189      |       NA       |
[09/03 14:23:21     29s] |  Via1  |       126      |        0       |
[09/03 14:23:21     29s] |  Via2  |       126      |        0       |
[09/03 14:23:21     29s] |  Via3  |       126      |        0       |
[09/03 14:23:21     29s] |  Via4  |       126      |        0       |
[09/03 14:23:21     29s] |  Via5  |       126      |        0       |
[09/03 14:23:21     29s] |  Via6  |       126      |        0       |
[09/03 14:23:21     29s] |  Via7  |       126      |        0       |
[09/03 14:23:21     29s] | Metal8 |        8       |       NA       |
[09/03 14:23:21     29s] |  Via8  |        6       |        0       |
[09/03 14:23:21     29s] | Metal9 |        2       |       NA       |
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:21     29s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[09/03 14:23:21     29s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[09/03 14:23:21     29s] *** Begin SPECIAL ROUTE on Tue Sep  3 14:23:21 2024 ***
[09/03 14:23:21     29s] SPECIAL ROUTE ran on directory: /home/vlsi_39/Desktop/Rohit_Bhatt/Pj/WA_32/pd
[09/03 14:23:21     29s] SPECIAL ROUTE ran on machine: vlsilab01.nitdelhi.ac.in (Linux 3.10.0-1160.el7.x86_64 x86_64 2.47Ghz)
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] Begin option processing ...
[09/03 14:23:21     29s] srouteConnectPowerBump set to false
[09/03 14:23:21     29s] routeSelectNet set to "VDD VSS"
[09/03 14:23:21     29s] routeSpecial set to true
[09/03 14:23:21     29s] srouteBlockPin set to "useLef"
[09/03 14:23:21     29s] srouteBottomLayerLimit set to 1
[09/03 14:23:21     29s] srouteBottomTargetLayerLimit set to 1
[09/03 14:23:21     29s] srouteConnectConverterPin set to false
[09/03 14:23:21     29s] srouteCrossoverViaBottomLayer set to 1
[09/03 14:23:21     29s] srouteCrossoverViaTopLayer set to 9
[09/03 14:23:21     29s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/03 14:23:21     29s] srouteFollowCorePinEnd set to 3
[09/03 14:23:21     29s] srouteJogControl set to "preferWithChanges differentLayer"
[09/03 14:23:21     29s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[09/03 14:23:21     29s] sroutePadPinAllPorts set to true
[09/03 14:23:21     29s] sroutePreserveExistingRoutes set to true
[09/03 14:23:21     29s] srouteRoutePowerBarPortOnBothDir set to true
[09/03 14:23:21     29s] srouteStopBlockPin set to "nearestTarget"
[09/03 14:23:21     29s] srouteTopLayerLimit set to 9
[09/03 14:23:21     29s] srouteTopTargetLayerLimit set to 9
[09/03 14:23:21     29s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3155.00 megs.
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] Reading DB technology information...
[09/03 14:23:21     29s] Finished reading DB technology information.
[09/03 14:23:21     29s] Reading floorplan and netlist information...
[09/03 14:23:21     29s] Finished reading floorplan and netlist information.
[09/03 14:23:21     29s] Read in 19 layers, 9 routing layers, 1 overlap layer
[09/03 14:23:21     29s] Read in 2 nondefault rules, 0 used
[09/03 14:23:21     29s] Read in 487 macros, 21 used
[09/03 14:23:21     29s] Read in 20 components
[09/03 14:23:21     29s]   20 core components: 20 unplaced, 0 placed, 0 fixed
[09/03 14:23:21     29s] Read in 129 logical pins
[09/03 14:23:21     29s] Read in 129 nets
[09/03 14:23:21     29s] Read in 2 special nets, 2 routed
[09/03 14:23:21     29s] 2 nets selected.
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] Begin power routing ...
[09/03 14:23:21     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[09/03 14:23:21     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 14:23:21     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 14:23:21     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 14:23:21     29s] Type 'man IMPSR-1256' for more detail.
[09/03 14:23:21     29s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 14:23:21     29s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[09/03 14:23:21     29s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[09/03 14:23:21     29s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/03 14:23:21     29s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/03 14:23:21     29s] Type 'man IMPSR-1256' for more detail.
[09/03 14:23:21     29s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] CPU time for VDD FollowPin 0 seconds
[09/03 14:23:21     29s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[09/03 14:23:21     29s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[09/03 14:23:21     29s] CPU time for VSS FollowPin 0 seconds
[09/03 14:23:21     29s]   Number of IO ports routed: 0
[09/03 14:23:21     29s]   Number of Block ports routed: 0
[09/03 14:23:21     29s]   Number of Stripe ports routed: 2
[09/03 14:23:21     29s]   Number of Core ports routed: 0
[09/03 14:23:21     29s]   Number of Pad ports routed: 0
[09/03 14:23:21     29s]   Number of Power Bump ports routed: 0
[09/03 14:23:21     29s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3155.00 megs.
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s] 
[09/03 14:23:21     29s]  Begin updating DB with routing results ...
[09/03 14:23:21     29s]  Updating DB with 0 via definition ...
[09/03 14:23:21     29s] sroute created 4 wires.
[09/03 14:23:21     29s] ViaGen created 0 via, deleted 0 via to avoid violation.
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:21     29s] |  Layer |     Created    |     Deleted    |
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:21     29s] | Metal8 |        4       |       NA       |
[09/03 14:23:21     29s] +--------+----------------+----------------+
[09/03 14:23:33     30s] <CMD> saveDesign powerplan.enc
[09/03 14:23:33     30s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[09/03 14:23:33     30s] % Begin save design ... (date=09/03 14:23:33, mem=1402.7M)
[09/03 14:23:33     30s] % Begin Save ccopt configuration ... (date=09/03 14:23:33, mem=1402.7M)
[09/03 14:23:33     30s] % End Save ccopt configuration ... (date=09/03 14:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1402.9M, current mem=1402.9M)
[09/03 14:23:33     30s] % Begin Save netlist data ... (date=09/03 14:23:33, mem=1402.9M)
[09/03 14:23:33     30s] Writing Binary DB to powerplan.enc.dat/WA_32.v.bin in single-threaded mode...
[09/03 14:23:33     30s] % End Save netlist data ... (date=09/03 14:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.0M, current mem=1403.0M)
[09/03 14:23:33     30s] Saving symbol-table file ...
[09/03 14:23:33     30s] Saving congestion map file powerplan.enc.dat/WA_32.route.congmap.gz ...
[09/03 14:23:33     30s] % Begin Save AAE data ... (date=09/03 14:23:33, mem=1403.1M)
[09/03 14:23:33     30s] Saving AAE Data ...
[09/03 14:23:33     30s] % End Save AAE data ... (date=09/03 14:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.1M, current mem=1403.1M)
[09/03 14:23:33     30s] Saving preference file powerplan.enc.dat/gui.pref.tcl ...
[09/03 14:23:33     30s] Saving mode setting ...
[09/03 14:23:33     30s] Saving global file ...
[09/03 14:23:33     30s] % Begin Save floorplan data ... (date=09/03 14:23:33, mem=1403.4M)
[09/03 14:23:33     30s] Saving floorplan file ...
[09/03 14:23:33     30s] % End Save floorplan data ... (date=09/03 14:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.4M, current mem=1403.4M)
[09/03 14:23:33     30s] Saving Drc markers ...
[09/03 14:23:33     30s] ... No Drc file written since there is no markers found.
[09/03 14:23:33     30s] % Begin Save placement data ... (date=09/03 14:23:33, mem=1403.4M)
[09/03 14:23:33     30s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 14:23:33     30s] Save Adaptive View Pruning View Names to Binary file
[09/03 14:23:33     30s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1703.9M) ***
[09/03 14:23:33     30s] % End Save placement data ... (date=09/03 14:23:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.4M, current mem=1403.4M)
[09/03 14:23:33     30s] % Begin Save routing data ... (date=09/03 14:23:33, mem=1403.4M)
[09/03 14:23:33     30s] Saving route file ...
[09/03 14:23:34     30s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1700.9M) ***
[09/03 14:23:34     30s] % End Save routing data ... (date=09/03 14:23:34, total cpu=0:00:00.0, real=0:00:01.0, peak res=1403.5M, current mem=1403.5M)
[09/03 14:23:34     30s] Saving property file powerplan.enc.dat/WA_32.prop
[09/03 14:23:34     30s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1703.9M) ***
[09/03 14:23:34     30s] % Begin Save power constraints data ... (date=09/03 14:23:34, mem=1403.5M)
[09/03 14:23:34     30s] % End Save power constraints data ... (date=09/03 14:23:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.5M, current mem=1403.5M)
[09/03 14:23:34     30s] 'couldn't execute "cp": not owner'.
[09/03 14:23:34     30s] % End save design ... (date=09/03 14:23:34, total cpu=0:00:00.2, real=0:00:01.0, peak res=1433.7M, current mem=1403.5M)
[09/03 14:23:34     30s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:23:34     30s] 
[09/03 14:23:48     31s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[09/03 14:23:48     31s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/03 14:23:48     31s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 14:23:48     31s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 14:23:48     31s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/03 14:23:48     31s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 14:23:48     31s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 14:23:48     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/03 14:23:48     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/03 14:23:48     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/03 14:23:48     31s] # Resetting pin-track-align track data.
[09/03 14:23:48     31s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1711.1M, EPOCH TIME: 1725353628.908258
[09/03 14:23:48     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1711.1M, EPOCH TIME: 1725353628.908331
[09/03 14:23:48     31s] Processing tracks to init pin-track alignment.
[09/03 14:23:48     31s] z: 2, totalTracks: 1
[09/03 14:23:48     31s] z: 4, totalTracks: 1
[09/03 14:23:48     31s] z: 6, totalTracks: 1
[09/03 14:23:48     31s] z: 8, totalTracks: 1
[09/03 14:23:48     31s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:23:48     31s] All LLGs are deleted
[09/03 14:23:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1711.1M, EPOCH TIME: 1725353628.947871
[09/03 14:23:48     31s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725353628.948054
[09/03 14:23:48     31s] # Building WA_32 llgBox search-tree.
[09/03 14:23:48     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1711.1M, EPOCH TIME: 1725353628.948162
[09/03 14:23:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1711.1M, EPOCH TIME: 1725353628.948271
[09/03 14:23:48     31s] Max number of tech site patterns supported in site array is 256.
[09/03 14:23:48     31s] Core basic site is gsclib090site
[09/03 14:23:48     31s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1711.1M, EPOCH TIME: 1725353628.953456
[09/03 14:23:48     31s] After signature check, allow fast init is false, keep pre-filter is false.
[09/03 14:23:48     31s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:23:48     31s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725353628.953608
[09/03 14:23:48     31s] Use non-trimmed site array because memory saving is not enough.
[09/03 14:23:48     31s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:23:48     31s] SiteArray: use 319,488 bytes
[09/03 14:23:48     31s] SiteArray: current memory after site array memory allocation 1711.4M
[09/03 14:23:48     31s] SiteArray: FP blocked sites are writable
[09/03 14:23:48     31s] Estimated cell power/ground rail width = 0.408 um
[09/03 14:23:48     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:23:48     31s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1711.4M, EPOCH TIME: 1725353628.954368
[09/03 14:23:48     31s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725353628.954490
[09/03 14:23:48     31s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:23:48     31s] Atter site array init, number of instance map data is 0.
[09/03 14:23:48     31s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1711.4M, EPOCH TIME: 1725353628.955694
[09/03 14:23:48     31s] 
[09/03 14:23:48     31s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:23:48     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1711.4M, EPOCH TIME: 1725353628.956058
[09/03 14:23:48     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1711.4M, EPOCH TIME: 1725353628.956082
[09/03 14:23:48     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725353628.956114
[09/03 14:23:48     31s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1711.4MB).
[09/03 14:23:48     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.048, MEM:1711.4M, EPOCH TIME: 1725353628.956573
[09/03 14:23:48     31s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.050, REAL:0.048, MEM:1711.4M, EPOCH TIME: 1725353628.956589
[09/03 14:23:48     31s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1711.4M, EPOCH TIME: 1725353628.956774
[09/03 14:23:48     31s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725353628.956888
[09/03 14:23:48     31s] Minimum row-size in sites for endcap insertion = 5.
[09/03 14:23:48     31s] Minimum number of sites for row blockage       = 1.
[09/03 14:23:48     31s] Inserted 62 pre-endcap <FILL2> cells (prefix ENDCAP).
[09/03 14:23:48     31s] Inserted 62 post-endcap <FILL2> cells (prefix ENDCAP).
[09/03 14:23:48     31s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1711.4M, EPOCH TIME: 1725353628.957888
[09/03 14:23:48     31s] For 124 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1711.4M, EPOCH TIME: 1725353628.957976
[09/03 14:23:48     31s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1711.4M, EPOCH TIME: 1725353628.958000
[09/03 14:23:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:124).
[09/03 14:23:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] All LLGs are deleted
[09/03 14:23:48     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:48     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1711.4M, EPOCH TIME: 1725353628.959060
[09/03 14:23:48     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1711.1M, EPOCH TIME: 1725353628.959223
[09/03 14:23:48     31s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1702.1M, EPOCH TIME: 1725353628.960152
[09/03 14:23:49     31s] <CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
[09/03 14:23:49     31s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[09/03 14:23:49     31s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 14:23:49     31s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 14:23:49     31s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[09/03 14:23:49     31s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[09/03 14:23:49     31s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[09/03 14:23:49     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[09/03 14:23:49     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[09/03 14:23:49     31s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[09/03 14:23:49     31s] # Resetting pin-track-align track data.
[09/03 14:23:49     31s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1712.3M, EPOCH TIME: 1725353629.270093
[09/03 14:23:49     31s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1712.3M, EPOCH TIME: 1725353629.270163
[09/03 14:23:49     31s] Processing tracks to init pin-track alignment.
[09/03 14:23:49     31s] z: 2, totalTracks: 1
[09/03 14:23:49     31s] z: 4, totalTracks: 1
[09/03 14:23:49     31s] z: 6, totalTracks: 1
[09/03 14:23:49     31s] z: 8, totalTracks: 1
[09/03 14:23:49     31s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:23:49     31s] All LLGs are deleted
[09/03 14:23:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1712.3M, EPOCH TIME: 1725353629.272433
[09/03 14:23:49     31s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1712.3M, EPOCH TIME: 1725353629.272638
[09/03 14:23:49     31s] # Building WA_32 llgBox search-tree.
[09/03 14:23:49     31s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1712.3M, EPOCH TIME: 1725353629.272745
[09/03 14:23:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1712.3M, EPOCH TIME: 1725353629.272871
[09/03 14:23:49     31s] Max number of tech site patterns supported in site array is 256.
[09/03 14:23:49     31s] Core basic site is gsclib090site
[09/03 14:23:49     31s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1712.3M, EPOCH TIME: 1725353629.278270
[09/03 14:23:49     31s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:23:49     31s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:23:49     31s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1712.3M, EPOCH TIME: 1725353629.278470
[09/03 14:23:49     31s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:23:49     31s] SiteArray: use 319,488 bytes
[09/03 14:23:49     31s] SiteArray: current memory after site array memory allocation 1712.6M
[09/03 14:23:49     31s] SiteArray: FP blocked sites are writable
[09/03 14:23:49     31s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:23:49     31s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1712.6M, EPOCH TIME: 1725353629.279192
[09/03 14:23:49     31s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1712.6M, EPOCH TIME: 1725353629.279340
[09/03 14:23:49     31s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:23:49     31s] Atter site array init, number of instance map data is 0.
[09/03 14:23:49     31s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.000, REAL:0.007, MEM:1712.6M, EPOCH TIME: 1725353629.280151
[09/03 14:23:49     31s] 
[09/03 14:23:49     31s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:23:49     31s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1712.6M, EPOCH TIME: 1725353629.280652
[09/03 14:23:49     31s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1712.6M, EPOCH TIME: 1725353629.280678
[09/03 14:23:49     31s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1712.6M, EPOCH TIME: 1725353629.280704
[09/03 14:23:49     31s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1712.6MB).
[09/03 14:23:49     31s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1712.6M, EPOCH TIME: 1725353629.280900
[09/03 14:23:49     31s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.011, MEM:1712.6M, EPOCH TIME: 1725353629.280922
[09/03 14:23:49     31s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1712.6M, EPOCH TIME: 1725353629.281153
[09/03 14:23:49     31s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1712.6M, EPOCH TIME: 1725353629.281266
[09/03 14:23:49     31s] Minimum row-size in sites for endcap insertion = 5.
[09/03 14:23:49     31s] Minimum number of sites for row blockage       = 1.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 10.150).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 10.150).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 12.760).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 12.760).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 15.370).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 15.370).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 17.980).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 17.980).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 20.590).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 20.590).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 23.200).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 23.200).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 25.810).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 25.810).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 28.420).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 28.420).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 31.030).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 31.030).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL2) at (10.150, 33.640).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (248.820, 33.640).
[09/03 14:23:49     31s] Type 'man IMPSP-5119' for more detail.
[09/03 14:23:49     31s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[09/03 14:23:49     31s] To increase the message display limit, refer to the product command reference manual.
[09/03 14:23:49     31s] Inserted 0 pre-endcap <FILL2> cells (prefix ENDCAP).
[09/03 14:23:49     31s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[09/03 14:23:49     31s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/03 14:23:49     31s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[09/03 14:23:49     31s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1712.6M, EPOCH TIME: 1725353629.281896
[09/03 14:23:49     31s] For 0 new insts, *** Applied 0 GNC rules.
[09/03 14:23:49     31s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1712.6M, EPOCH TIME: 1725353629.281968
[09/03 14:23:49     31s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1712.6M, EPOCH TIME: 1725353629.281990
[09/03 14:23:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:124).
[09/03 14:23:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] All LLGs are deleted
[09/03 14:23:49     31s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:23:49     31s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1712.6M, EPOCH TIME: 1725353629.282965
[09/03 14:23:49     31s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1712.3M, EPOCH TIME: 1725353629.283140
[09/03 14:23:49     31s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1702.3M, EPOCH TIME: 1725353629.283819
[09/03 14:24:06     32s] <CMD> addWellTap -cell FILL2 -cellInterval 50 -prefix WELLTAP
[09/03 14:24:06     32s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1712.5M, EPOCH TIME: 1725353646.263196
[09/03 14:24:06     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1712.5M, EPOCH TIME: 1725353646.263270
[09/03 14:24:06     32s] Processing tracks to init pin-track alignment.
[09/03 14:24:06     32s] z: 2, totalTracks: 1
[09/03 14:24:06     32s] z: 4, totalTracks: 1
[09/03 14:24:06     32s] z: 6, totalTracks: 1
[09/03 14:24:06     32s] z: 8, totalTracks: 1
[09/03 14:24:06     32s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:06     32s] All LLGs are deleted
[09/03 14:24:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1712.5M, EPOCH TIME: 1725353646.265461
[09/03 14:24:06     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1712.5M, EPOCH TIME: 1725353646.265652
[09/03 14:24:06     32s] # Building WA_32 llgBox search-tree.
[09/03 14:24:06     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1712.5M, EPOCH TIME: 1725353646.265751
[09/03 14:24:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1712.5M, EPOCH TIME: 1725353646.265861
[09/03 14:24:06     32s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:06     32s] Core basic site is gsclib090site
[09/03 14:24:06     32s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1712.5M, EPOCH TIME: 1725353646.270909
[09/03 14:24:06     32s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:06     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:24:06     32s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1712.5M, EPOCH TIME: 1725353646.271052
[09/03 14:24:06     32s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:24:06     32s] SiteArray: use 319,488 bytes
[09/03 14:24:06     32s] SiteArray: current memory after site array memory allocation 1712.8M
[09/03 14:24:06     32s] SiteArray: FP blocked sites are writable
[09/03 14:24:06     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:06     32s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1712.8M, EPOCH TIME: 1725353646.271680
[09/03 14:24:06     32s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1712.8M, EPOCH TIME: 1725353646.271796
[09/03 14:24:06     32s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:24:06     32s] Atter site array init, number of instance map data is 0.
[09/03 14:24:06     32s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1712.8M, EPOCH TIME: 1725353646.272543
[09/03 14:24:06     32s] 
[09/03 14:24:06     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:06     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.007, MEM:1712.8M, EPOCH TIME: 1725353646.273006
[09/03 14:24:06     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1712.8M, EPOCH TIME: 1725353646.273031
[09/03 14:24:06     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1712.8M, EPOCH TIME: 1725353646.273057
[09/03 14:24:06     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1712.8MB).
[09/03 14:24:06     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1712.8M, EPOCH TIME: 1725353646.273299
[09/03 14:24:06     32s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.010, MEM:1712.8M, EPOCH TIME: 1725353646.273330
[09/03 14:24:06     32s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.880 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[09/03 14:24:06     32s] Type 'man IMPSP-5134' for more detail.
[09/03 14:24:06     32s] For 372 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1712.9M, EPOCH TIME: 1725353646.275324
[09/03 14:24:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:496).
[09/03 14:24:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] All LLGs are deleted
[09/03 14:24:06     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:06     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1712.9M, EPOCH TIME: 1725353646.276271
[09/03 14:24:06     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1712.6M, EPOCH TIME: 1725353646.276424
[09/03 14:24:06     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1702.6M, EPOCH TIME: 1725353646.277224
[09/03 14:24:06     32s] Inserted 372 well-taps <FILL2> cells (prefix WELLTAP).
[09/03 14:24:07     32s] <CMD> addWellTap -cell FILL2 -cellInterval 50 -prefix WELLTAP
[09/03 14:24:07     32s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1712.7M, EPOCH TIME: 1725353647.022551
[09/03 14:24:07     32s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1712.7M, EPOCH TIME: 1725353647.022642
[09/03 14:24:07     32s] Processing tracks to init pin-track alignment.
[09/03 14:24:07     32s] z: 2, totalTracks: 1
[09/03 14:24:07     32s] z: 4, totalTracks: 1
[09/03 14:24:07     32s] z: 6, totalTracks: 1
[09/03 14:24:07     32s] z: 8, totalTracks: 1
[09/03 14:24:07     32s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:07     32s] All LLGs are deleted
[09/03 14:24:07     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1712.7M, EPOCH TIME: 1725353647.024972
[09/03 14:24:07     32s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1712.7M, EPOCH TIME: 1725353647.025183
[09/03 14:24:07     32s] # Building WA_32 llgBox search-tree.
[09/03 14:24:07     32s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1712.7M, EPOCH TIME: 1725353647.025293
[09/03 14:24:07     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1712.7M, EPOCH TIME: 1725353647.025430
[09/03 14:24:07     32s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:07     32s] Core basic site is gsclib090site
[09/03 14:24:07     32s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1712.7M, EPOCH TIME: 1725353647.030698
[09/03 14:24:07     32s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:07     32s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:24:07     32s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1712.7M, EPOCH TIME: 1725353647.030876
[09/03 14:24:07     32s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:24:07     32s] SiteArray: use 319,488 bytes
[09/03 14:24:07     32s] SiteArray: current memory after site array memory allocation 1713.0M
[09/03 14:24:07     32s] SiteArray: FP blocked sites are writable
[09/03 14:24:07     32s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:07     32s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1713.0M, EPOCH TIME: 1725353647.031564
[09/03 14:24:07     32s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1713.0M, EPOCH TIME: 1725353647.031720
[09/03 14:24:07     32s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:24:07     32s] Atter site array init, number of instance map data is 0.
[09/03 14:24:07     32s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1713.0M, EPOCH TIME: 1725353647.032526
[09/03 14:24:07     32s] 
[09/03 14:24:07     32s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:07     32s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1713.0M, EPOCH TIME: 1725353647.033153
[09/03 14:24:07     32s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1713.0M, EPOCH TIME: 1725353647.033177
[09/03 14:24:07     32s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1713.0M, EPOCH TIME: 1725353647.033196
[09/03 14:24:07     32s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1713.0MB).
[09/03 14:24:07     32s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.011, MEM:1713.0M, EPOCH TIME: 1725353647.033385
[09/03 14:24:07     32s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.010, REAL:0.011, MEM:1713.0M, EPOCH TIME: 1725353647.033404
[09/03 14:24:07     32s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.880 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[09/03 14:24:07     32s] Type 'man IMPSP-5134' for more detail.
[09/03 14:24:07     32s] For 558 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1713.1M, EPOCH TIME: 1725353647.036227
[09/03 14:24:07     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1054).
[09/03 14:24:07     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] All LLGs are deleted
[09/03 14:24:07     32s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:07     32s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1713.1M, EPOCH TIME: 1725353647.037168
[09/03 14:24:07     32s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1712.8M, EPOCH TIME: 1725353647.037351
[09/03 14:24:07     32s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:1702.8M, EPOCH TIME: 1725353647.037993
[09/03 14:24:07     32s] Inserted 558 well-taps <FILL2> cells (prefix WELLTAP).
[09/03 14:24:23     34s] <CMD> saveDesign preplacement.enc
[09/03 14:24:23     34s] % Begin save design ... (date=09/03 14:24:23, mem=1409.2M)
[09/03 14:24:23     34s] % Begin Save ccopt configuration ... (date=09/03 14:24:23, mem=1409.2M)
[09/03 14:24:23     34s] % End Save ccopt configuration ... (date=09/03 14:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.2M, current mem=1409.1M)
[09/03 14:24:23     34s] % Begin Save netlist data ... (date=09/03 14:24:23, mem=1409.1M)
[09/03 14:24:23     34s] Writing Binary DB to preplacement.enc.dat/WA_32.v.bin in single-threaded mode...
[09/03 14:24:23     34s] % End Save netlist data ... (date=09/03 14:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.1M, current mem=1409.1M)
[09/03 14:24:23     34s] Saving symbol-table file ...
[09/03 14:24:23     34s] Saving congestion map file preplacement.enc.dat/WA_32.route.congmap.gz ...
[09/03 14:24:23     34s] % Begin Save AAE data ... (date=09/03 14:24:23, mem=1409.2M)
[09/03 14:24:23     34s] Saving AAE Data ...
[09/03 14:24:23     34s] % End Save AAE data ... (date=09/03 14:24:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.2M, current mem=1409.2M)
[09/03 14:24:23     34s] Saving preference file preplacement.enc.dat/gui.pref.tcl ...
[09/03 14:24:23     34s] Saving mode setting ...
[09/03 14:24:23     34s] Saving global file ...
[09/03 14:24:24     34s] % Begin Save floorplan data ... (date=09/03 14:24:23, mem=1409.6M)
[09/03 14:24:24     34s] Saving floorplan file ...
[09/03 14:24:24     34s] % End Save floorplan data ... (date=09/03 14:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.6M, current mem=1409.6M)
[09/03 14:24:24     34s] Saving Drc markers ...
[09/03 14:24:24     34s] ... No Drc file written since there is no markers found.
[09/03 14:24:24     34s] % Begin Save placement data ... (date=09/03 14:24:24, mem=1409.6M)
[09/03 14:24:24     34s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 14:24:24     34s] Save Adaptive View Pruning View Names to Binary file
[09/03 14:24:24     34s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1707.5M) ***
[09/03 14:24:24     34s] % End Save placement data ... (date=09/03 14:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.6M, current mem=1409.6M)
[09/03 14:24:24     34s] % Begin Save routing data ... (date=09/03 14:24:24, mem=1409.6M)
[09/03 14:24:24     34s] Saving route file ...
[09/03 14:24:24     34s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1704.5M) ***
[09/03 14:24:24     34s] % End Save routing data ... (date=09/03 14:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.6M, current mem=1409.6M)
[09/03 14:24:24     34s] Saving property file preplacement.enc.dat/WA_32.prop
[09/03 14:24:24     34s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1707.5M) ***
[09/03 14:24:24     34s] % Begin Save power constraints data ... (date=09/03 14:24:24, mem=1409.8M)
[09/03 14:24:24     34s] % End Save power constraints data ... (date=09/03 14:24:24, total cpu=0:00:00.0, real=0:00:00.0, peak res=1409.8M, current mem=1409.8M)
[09/03 14:24:24     34s] 'couldn't execute "cp": not owner'.
[09/03 14:24:24     34s] % End save design ... (date=09/03 14:24:24, total cpu=0:00:00.2, real=0:00:01.0, peak res=1440.3M, current mem=1409.8M)
[09/03 14:24:24     34s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:24:24     34s] 
[09/03 14:24:34     34s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/03 14:24:34     34s] <CMD> setEndCapMode -reset
[09/03 14:24:34     34s] <CMD> setEndCapMode -boundary_tap false
[09/03 14:24:34     34s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/03 14:24:34     34s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[09/03 14:24:34     34s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/03 14:24:34     34s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/03 14:24:34     34s] <CMD> setPlaceMode -reset
[09/03 14:24:34     34s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[09/03 14:24:36     35s] <CMD> setPlaceMode -fp false
[09/03 14:24:36     35s] <CMD> place_design
[09/03 14:24:36     35s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:35.2/0:04:18.6 (0.1), mem = 1714.7M
[09/03 14:24:36     35s] #Start colorize_geometry on Tue Sep  3 14:24:36 2024
[09/03 14:24:36     35s] #
[09/03 14:24:36     35s] ### Time Record (colorize_geometry) is installed.
[09/03 14:24:36     35s] ### Time Record (Pre Callback) is installed.
[09/03 14:24:36     35s] ### Time Record (Pre Callback) is uninstalled.
[09/03 14:24:36     35s] ### Time Record (DB Import) is installed.
[09/03 14:24:36     35s] ### info: trigger incremental cell import ( 487 new cells ).
[09/03 14:24:36     35s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[09/03 14:24:36     35s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=857815800 pin_access=1 inst_pattern=1
[09/03 14:24:36     35s] ### Time Record (DB Import) is uninstalled.
[09/03 14:24:36     35s] ### Time Record (DB Export) is installed.
[09/03 14:24:36     35s] Extracting standard cell pins and blockage ...... 
[09/03 14:24:36     35s] Pin and blockage extraction finished
[09/03 14:24:36     35s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=857815800 pin_access=1 inst_pattern=1
[09/03 14:24:36     35s] ### Time Record (DB Export) is uninstalled.
[09/03 14:24:36     35s] ### Time Record (Post Callback) is installed.
[09/03 14:24:36     35s] ### Time Record (Post Callback) is uninstalled.
[09/03 14:24:36     35s] #
[09/03 14:24:36     35s] #colorize_geometry statistics:
[09/03 14:24:36     35s] #Cpu time = 00:00:00
[09/03 14:24:36     35s] #Elapsed time = 00:00:00
[09/03 14:24:36     35s] #Increased memory = 14.12 (MB)
[09/03 14:24:36     35s] #Total memory = 1437.43 (MB)
[09/03 14:24:36     35s] #Peak memory = 1440.34 (MB)
[09/03 14:24:36     35s] #Number of warnings = 0
[09/03 14:24:36     35s] #Total number of warnings = 0
[09/03 14:24:36     35s] #Number of fails = 0
[09/03 14:24:36     35s] #Total number of fails = 0
[09/03 14:24:36     35s] #Complete colorize_geometry on Tue Sep  3 14:24:36 2024
[09/03 14:24:36     35s] #
[09/03 14:24:36     35s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 14:24:36     35s] ### Time Record (colorize_geometry) is uninstalled.
[09/03 14:24:36     35s] ### 
[09/03 14:24:36     35s] ###   Scalability Statistics
[09/03 14:24:36     35s] ### 
[09/03 14:24:36     35s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:36     35s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/03 14:24:36     35s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:36     35s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:36     35s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:36     35s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:36     35s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:36     35s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:36     35s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:36     35s] ### 
[09/03 14:24:36     35s] *** Starting placeDesign default flow ***
[09/03 14:24:36     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.3 mem=1731.7M
[09/03 14:24:36     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.3 mem=1731.7M
[09/03 14:24:36     35s] *** Start deleteBufferTree ***
[09/03 14:24:36     35s] Info: Detect buffers to remove automatically.
[09/03 14:24:36     35s] Analyzing netlist ...
[09/03 14:24:36     35s] Updating netlist
[09/03 14:24:36     35s] 
[09/03 14:24:36     35s] *summary: 64 instances (buffers/inverters) removed
[09/03 14:24:36     35s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/03 14:24:36     35s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 14:24:36     35s] Set Using Default Delay Limit as 101.
[09/03 14:24:36     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 14:24:36     35s] Set Default Net Delay as 0 ps.
[09/03 14:24:36     35s] Set Default Net Load as 0 pF. 
[09/03 14:24:36     35s] Set Default Input Pin Transition as 1 ps.
[09/03 14:24:37     35s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 14:24:37     35s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 14:24:37     35s] Set Using Default Delay Limit as 1000.
[09/03 14:24:37     35s] Set Default Net Delay as 1000 ps.
[09/03 14:24:37     35s] Set Default Input Pin Transition as 0.1 ps.
[09/03 14:24:37     35s] Set Default Net Load as 0.5 pF. 
[09/03 14:24:37     35s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/03 14:24:37     35s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1785.8M, EPOCH TIME: 1725353677.009276
[09/03 14:24:37     35s] Deleted 0 physical inst  (cell - / prefix -).
[09/03 14:24:37     35s] Did not delete 1054 physical insts as they were marked preplaced.
[09/03 14:24:37     35s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1785.8M, EPOCH TIME: 1725353677.009412
[09/03 14:24:37     35s] INFO: #ExclusiveGroups=0
[09/03 14:24:37     35s] INFO: There are no Exclusive Groups.
[09/03 14:24:37     35s] *** Starting "NanoPlace(TM) placement v#6 (mem=1785.8M)" ...
[09/03 14:24:37     35s] Wait...
[09/03 14:24:37     36s] *** Build Buffered Sizing Timing Model
[09/03 14:24:37     36s] (cpu=0:00:00.8 mem=1801.8M) ***
[09/03 14:24:37     36s] *** Build Virtual Sizing Timing Model
[09/03 14:24:37     36s] (cpu=0:00:00.9 mem=1810.8M) ***
[09/03 14:24:37     36s] No user-set net weight.
[09/03 14:24:37     36s] Net fanout histogram:
[09/03 14:24:37     36s] 2		: 185 (4.0%) nets
[09/03 14:24:37     36s] 3		: 4160 (89.4%) nets
[09/03 14:24:37     36s] 4     -	14	: 243 (5.2%) nets
[09/03 14:24:37     36s] 15    -	39	: 64 (1.4%) nets
[09/03 14:24:37     36s] 40    -	79	: 0 (0.0%) nets
[09/03 14:24:37     36s] 80    -	159	: 0 (0.0%) nets
[09/03 14:24:37     36s] 160   -	319	: 0 (0.0%) nets
[09/03 14:24:37     36s] 320   -	639	: 0 (0.0%) nets
[09/03 14:24:37     36s] 640   -	1279	: 0 (0.0%) nets
[09/03 14:24:37     36s] 1280  -	2559	: 0 (0.0%) nets
[09/03 14:24:37     36s] 2560  -	5119	: 0 (0.0%) nets
[09/03 14:24:37     36s] 5120+		: 0 (0.0%) nets
[09/03 14:24:37     36s] no activity file in design. spp won't run.
[09/03 14:24:37     36s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/03 14:24:37     36s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/03 14:24:37     36s] Define the scan chains before using this option.
[09/03 14:24:37     36s] Type 'man IMPSP-9042' for more detail.
[09/03 14:24:37     36s] Processing tracks to init pin-track alignment.
[09/03 14:24:37     36s] z: 2, totalTracks: 1
[09/03 14:24:37     36s] z: 4, totalTracks: 1
[09/03 14:24:37     36s] z: 6, totalTracks: 1
[09/03 14:24:37     36s] z: 8, totalTracks: 1
[09/03 14:24:37     36s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:37     36s] All LLGs are deleted
[09/03 14:24:37     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:37     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:37     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1815.8M, EPOCH TIME: 1725353677.919340
[09/03 14:24:37     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1815.8M, EPOCH TIME: 1725353677.919538
[09/03 14:24:37     36s] # Building WA_32 llgBox search-tree.
[09/03 14:24:37     36s] #std cell=5642 (1054 fixed + 4588 movable) #buf cell=0 #inv cell=264 #block=0 (0 floating + 0 preplaced)
[09/03 14:24:37     36s] #ioInst=0 #net=4652 #term=15933 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=128
[09/03 14:24:37     36s] stdCell: 5642 single + 0 double + 0 multi
[09/03 14:24:37     36s] Total standard cell length = 10.8611 (mm), area = 0.0283 (mm^2)
[09/03 14:24:37     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1815.8M, EPOCH TIME: 1725353677.920543
[09/03 14:24:37     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:37     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:37     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1815.8M, EPOCH TIME: 1725353677.920665
[09/03 14:24:37     36s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:37     36s] Core basic site is gsclib090site
[09/03 14:24:37     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1815.8M, EPOCH TIME: 1725353677.925920
[09/03 14:24:37     36s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:37     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:24:37     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1815.8M, EPOCH TIME: 1725353677.926117
[09/03 14:24:37     36s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:24:37     36s] SiteArray: use 319,488 bytes
[09/03 14:24:37     36s] SiteArray: current memory after site array memory allocation 1816.1M
[09/03 14:24:37     36s] SiteArray: FP blocked sites are writable
[09/03 14:24:37     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:37     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1816.1M, EPOCH TIME: 1725353677.926825
[09/03 14:24:37     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.926972
[09/03 14:24:37     36s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:24:37     36s] Atter site array init, number of instance map data is 0.
[09/03 14:24:37     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.007, MEM:1816.1M, EPOCH TIME: 1725353677.927781
[09/03 14:24:37     36s] 
[09/03 14:24:37     36s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:37     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.008, MEM:1816.1M, EPOCH TIME: 1725353677.928690
[09/03 14:24:37     36s] 
[09/03 14:24:37     36s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:37     36s] Average module density = 0.721.
[09/03 14:24:37     36s] Density for the design = 0.721.
[09/03 14:24:37     36s]        = stdcell_area 35344 sites (26752 um^2) / alloc_area 49042 sites (37120 um^2).
[09/03 14:24:37     36s] Pin Density = 0.3115.
[09/03 14:24:37     36s]             = total # of pins 15933 / total area 51150.
[09/03 14:24:37     36s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1816.1M, EPOCH TIME: 1725353677.929460
[09/03 14:24:37     36s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.929743
[09/03 14:24:37     36s] OPERPROF: Starting pre-place ADS at level 1, MEM:1816.1M, EPOCH TIME: 1725353677.929845
[09/03 14:24:37     36s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1816.1M, EPOCH TIME: 1725353677.930574
[09/03 14:24:37     36s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1816.1M, EPOCH TIME: 1725353677.930596
[09/03 14:24:37     36s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.930623
[09/03 14:24:37     36s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1816.1M, EPOCH TIME: 1725353677.930852
[09/03 14:24:37     36s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1816.1M, EPOCH TIME: 1725353677.930915
[09/03 14:24:37     36s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.931157
[09/03 14:24:37     36s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1816.1M, EPOCH TIME: 1725353677.931204
[09/03 14:24:37     36s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.931288
[09/03 14:24:37     36s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.931326
[09/03 14:24:37     36s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1816.1M, EPOCH TIME: 1725353677.931382
[09/03 14:24:37     36s] ADSU 0.721 -> 0.752. site 49042.000 -> 47003.600. GS 20.880
[09/03 14:24:37     36s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.010, REAL:0.004, MEM:1816.1M, EPOCH TIME: 1725353677.933446
[09/03 14:24:37     36s] OPERPROF: Starting spMPad at level 1, MEM:1816.1M, EPOCH TIME: 1725353677.933633
[09/03 14:24:37     36s] OPERPROF:   Starting spContextMPad at level 2, MEM:1816.1M, EPOCH TIME: 1725353677.933913
[09/03 14:24:37     36s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.933956
[09/03 14:24:37     36s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.933993
[09/03 14:24:37     36s] Initial padding reaches pin density 0.571 for top
[09/03 14:24:37     36s] InitPadU 0.752 -> 0.851 for top
[09/03 14:24:37     36s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1816.1M, EPOCH TIME: 1725353677.938788
[09/03 14:24:37     36s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1816.1M, EPOCH TIME: 1725353677.939246
[09/03 14:24:37     36s] === lastAutoLevel = 7 
[09/03 14:24:37     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:1816.1M, EPOCH TIME: 1725353677.940457
[09/03 14:24:37     36s] no activity file in design. spp won't run.
[09/03 14:24:37     36s] [spp] 0
[09/03 14:24:37     36s] [adp] 0:1:1:3
[09/03 14:24:38     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.450, REAL:0.443, MEM:1845.1M, EPOCH TIME: 1725353678.383065
[09/03 14:24:38     36s] Clock gating cells determined by native netlist tracing.
[09/03 14:24:38     36s] no activity file in design. spp won't run.
[09/03 14:24:38     36s] no activity file in design. spp won't run.
[09/03 14:24:38     37s] OPERPROF: Starting npMain at level 1, MEM:1847.1M, EPOCH TIME: 1725353678.502881
[09/03 14:24:39     37s] OPERPROF:   Starting npPlace at level 2, MEM:1859.1M, EPOCH TIME: 1725353679.513200
[09/03 14:24:39     37s] Iteration  1: Total net bbox = 8.372e-11 (8.37e-11 0.00e+00)
[09/03 14:24:39     37s]               Est.  stn bbox = 8.693e-11 (8.69e-11 0.00e+00)
[09/03 14:24:39     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1860.1M
[09/03 14:24:39     37s] Iteration  2: Total net bbox = 8.372e-11 (8.37e-11 0.00e+00)
[09/03 14:24:39     37s]               Est.  stn bbox = 8.693e-11 (8.69e-11 0.00e+00)
[09/03 14:24:39     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1860.1M
[09/03 14:24:39     37s] exp_mt_sequential is set from setPlaceMode option to 1
[09/03 14:24:39     37s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/03 14:24:39     37s] place_exp_mt_interval set to default 32
[09/03 14:24:39     37s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/03 14:24:39     37s] Iteration  3: Total net bbox = 2.149e+02 (8.12e+01 1.34e+02)
[09/03 14:24:39     37s]               Est.  stn bbox = 2.503e+02 (9.32e+01 1.57e+02)
[09/03 14:24:39     37s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1868.3M
[09/03 14:24:39     37s] Total number of setup views is 1.
[09/03 14:24:39     37s] Total number of active setup views is 1.
[09/03 14:24:39     37s] Active setup views:
[09/03 14:24:39     37s]     setup
[09/03 14:24:41     38s] Iteration  4: Total net bbox = 4.584e+04 (2.99e+04 1.59e+04)
[09/03 14:24:41     38s]               Est.  stn bbox = 5.930e+04 (3.84e+04 2.09e+04)
[09/03 14:24:41     38s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 1868.3M
[09/03 14:24:42     39s] Iteration  5: Total net bbox = 5.049e+04 (3.08e+04 1.97e+04)
[09/03 14:24:42     39s]               Est.  stn bbox = 6.631e+04 (4.09e+04 2.54e+04)
[09/03 14:24:42     39s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1868.3M
[09/03 14:24:42     39s] OPERPROF:   Finished npPlace at level 2, CPU:2.930, REAL:2.919, MEM:1868.3M, EPOCH TIME: 1725353682.432116
[09/03 14:24:42     39s] OPERPROF: Finished npMain at level 1, CPU:2.940, REAL:3.931, MEM:1868.3M, EPOCH TIME: 1725353682.434118
[09/03 14:24:42     39s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1868.3M, EPOCH TIME: 1725353682.434919
[09/03 14:24:42     39s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:42     39s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1868.3M, EPOCH TIME: 1725353682.435324
[09/03 14:24:42     39s] OPERPROF: Starting npMain at level 1, MEM:1868.3M, EPOCH TIME: 1725353682.435530
[09/03 14:24:42     39s] OPERPROF:   Starting npPlace at level 2, MEM:1868.3M, EPOCH TIME: 1725353682.440877
[09/03 14:24:43     40s] Iteration  6: Total net bbox = 5.065e+04 (3.04e+04 2.02e+04)
[09/03 14:24:43     40s]               Est.  stn bbox = 6.676e+04 (4.08e+04 2.60e+04)
[09/03 14:24:43     40s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1870.0M
[09/03 14:24:43     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.700, REAL:0.695, MEM:1870.0M, EPOCH TIME: 1725353683.135634
[09/03 14:24:43     40s] OPERPROF: Finished npMain at level 1, CPU:0.700, REAL:0.702, MEM:1870.0M, EPOCH TIME: 1725353683.137711
[09/03 14:24:43     40s] Legalizing MH Cells... 0 / 0 (level 4)
[09/03 14:24:43     40s] No instances found in the vector
[09/03 14:24:43     40s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1870.0M, DRC: 0)
[09/03 14:24:43     40s] 0 (out of 0) MH cells were successfully legalized.
[09/03 14:24:43     40s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1870.0M, EPOCH TIME: 1725353683.138060
[09/03 14:24:43     40s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:43     40s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1870.0M, EPOCH TIME: 1725353683.138300
[09/03 14:24:43     40s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1870.0M, EPOCH TIME: 1725353683.138355
[09/03 14:24:43     40s] Starting Early Global Route rough congestion estimation: mem = 1870.0M
[09/03 14:24:43     40s] (I)      ==================== Layers =====================
[09/03 14:24:43     40s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:43     40s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 14:24:43     40s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:43     40s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 14:24:43     40s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 14:24:43     40s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:43     40s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 14:24:43     40s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 14:24:43     40s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 14:24:43     40s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 14:24:43     40s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 14:24:43     40s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 14:24:43     40s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 14:24:43     40s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 14:24:43     40s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 14:24:43     40s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:43     40s] (I)      Started Import and model ( Curr Mem: 1869.98 MB )
[09/03 14:24:43     40s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:43     40s] (I)      == Non-default Options ==
[09/03 14:24:43     40s] (I)      Print mode                                         : 2
[09/03 14:24:43     40s] (I)      Stop if highly congested                           : false
[09/03 14:24:43     40s] (I)      Maximum routing layer                              : 9
[09/03 14:24:43     40s] (I)      Assign partition pins                              : false
[09/03 14:24:43     40s] (I)      Support large GCell                                : true
[09/03 14:24:43     40s] (I)      Number of threads                                  : 1
[09/03 14:24:43     40s] (I)      Number of rows per GCell                           : 5
[09/03 14:24:43     40s] (I)      Max num rows per GCell                             : 32
[09/03 14:24:43     40s] (I)      Method to set GCell size                           : row
[09/03 14:24:43     40s] (I)      Counted 1207 PG shapes. We will not process PG shapes layer by layer.
[09/03 14:24:43     40s] (I)      Use row-based GCell size
[09/03 14:24:43     40s] (I)      Use row-based GCell align
[09/03 14:24:43     40s] (I)      layer 0 area = 280000
[09/03 14:24:43     40s] (I)      layer 1 area = 320000
[09/03 14:24:43     40s] (I)      layer 2 area = 320000
[09/03 14:24:43     40s] (I)      layer 3 area = 320000
[09/03 14:24:43     40s] (I)      layer 4 area = 320000
[09/03 14:24:43     40s] (I)      layer 5 area = 320000
[09/03 14:24:43     40s] (I)      layer 6 area = 320000
[09/03 14:24:43     40s] (I)      layer 7 area = 800000
[09/03 14:24:43     40s] (I)      layer 8 area = 800000
[09/03 14:24:43     40s] (I)      GCell unit size   : 5220
[09/03 14:24:43     40s] (I)      GCell multiplier  : 5
[09/03 14:24:43     40s] (I)      GCell row height  : 5220
[09/03 14:24:43     40s] (I)      Actual row height : 5220
[09/03 14:24:43     40s] (I)      GCell align ref   : 20300 20300
[09/03 14:24:43     40s] [NR-eGR] Track table information for default rule: 
[09/03 14:24:43     40s] [NR-eGR] Metal1 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal2 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal3 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal4 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal5 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal6 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal7 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal8 has single uniform track structure
[09/03 14:24:43     40s] [NR-eGR] Metal9 has single uniform track structure
[09/03 14:24:43     40s] (I)      =============== Default via ================
[09/03 14:24:43     40s] (I)      +---+------------------+-------------------+
[09/03 14:24:43     40s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 14:24:43     40s] (I)      +---+------------------+-------------------+
[09/03 14:24:43     40s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 14:24:43     40s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 14:24:43     40s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 14:24:43     40s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 14:24:43     40s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 14:24:43     40s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 14:24:43     40s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 14:24:43     40s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 14:24:43     40s] (I)      +---+------------------+-------------------+
[09/03 14:24:43     40s] [NR-eGR] Read 1872 PG shapes
[09/03 14:24:43     40s] [NR-eGR] Read 0 clock shapes
[09/03 14:24:43     40s] [NR-eGR] Read 0 other shapes
[09/03 14:24:43     40s] [NR-eGR] #Routing Blockages  : 0
[09/03 14:24:43     40s] [NR-eGR] #Instance Blockages : 0
[09/03 14:24:43     40s] [NR-eGR] #PG Blockages       : 1872
[09/03 14:24:43     40s] [NR-eGR] #Halo Blockages     : 0
[09/03 14:24:43     40s] [NR-eGR] #Boundary Blockages : 0
[09/03 14:24:43     40s] [NR-eGR] #Clock Blockages    : 0
[09/03 14:24:43     40s] [NR-eGR] #Other Blockages    : 0
[09/03 14:24:43     40s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 14:24:43     40s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 14:24:43     40s] [NR-eGR] Read 4588 nets ( ignored 0 )
[09/03 14:24:43     40s] (I)      early_global_route_priority property id does not exist.
[09/03 14:24:43     40s] (I)      Read Num Blocks=1872  Num Prerouted Wires=0  Num CS=0
[09/03 14:24:43     40s] (I)      Layer 1 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 2 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 3 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 4 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 5 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 6 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[09/03 14:24:43     40s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[09/03 14:24:43     40s] (I)      Number of ignored nets                =      0
[09/03 14:24:43     40s] (I)      Number of connected nets              =      0
[09/03 14:24:43     40s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 14:24:43     40s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 14:24:43     40s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 14:24:43     40s] (I)      Ndr track 0 does not exist
[09/03 14:24:43     40s] (I)      ---------------------Grid Graph Info--------------------
[09/03 14:24:43     40s] (I)      Routing area        : (0, 0) - (519100, 364240)
[09/03 14:24:43     40s] (I)      Core area           : (20300, 20300) - (498800, 343940)
[09/03 14:24:43     40s] (I)      Site width          :   580  (dbu)
[09/03 14:24:43     40s] (I)      Row height          :  5220  (dbu)
[09/03 14:24:43     40s] (I)      GCell row height    :  5220  (dbu)
[09/03 14:24:43     40s] (I)      GCell width         : 26100  (dbu)
[09/03 14:24:43     40s] (I)      GCell height        : 26100  (dbu)
[09/03 14:24:43     40s] (I)      Grid                :    20    14     9
[09/03 14:24:43     40s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 14:24:43     40s] (I)      Vertical capacity   :     0 26100     0 26100     0 26100     0 26100     0
[09/03 14:24:43     40s] (I)      Horizontal capacity :     0     0 26100     0 26100     0 26100     0 26100
[09/03 14:24:43     40s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 14:24:43     40s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 14:24:43     40s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 14:24:43     40s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 14:24:43     40s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 14:24:43     40s] (I)      Num tracks per GCell: 54.38 45.00 45.00 45.00 45.00 45.00 45.00 15.00 15.00
[09/03 14:24:43     40s] (I)      Total num of tracks :   628   895   628   895   628   895   628   297   208
[09/03 14:24:43     40s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 14:24:43     40s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 14:24:43     40s] (I)      --------------------------------------------------------
[09/03 14:24:43     40s] 
[09/03 14:24:43     40s] [NR-eGR] ============ Routing rule table ============
[09/03 14:24:43     40s] [NR-eGR] Rule id: 0  Nets: 4588
[09/03 14:24:43     40s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 14:24:43     40s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 14:24:43     40s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 14:24:43     40s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:43     40s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:43     40s] [NR-eGR] ========================================
[09/03 14:24:43     40s] [NR-eGR] 
[09/03 14:24:43     40s] (I)      =============== Blocked Tracks ===============
[09/03 14:24:43     40s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:43     40s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 14:24:43     40s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:43     40s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 14:24:43     40s] (I)      |     2 |   12530 |      406 |         3.24% |
[09/03 14:24:43     40s] (I)      |     3 |   12560 |      504 |         4.01% |
[09/03 14:24:43     40s] (I)      |     4 |   12530 |      406 |         3.24% |
[09/03 14:24:43     40s] (I)      |     5 |   12560 |      504 |         4.01% |
[09/03 14:24:43     40s] (I)      |     6 |   12530 |      406 |         3.24% |
[09/03 14:24:43     40s] (I)      |     7 |   12560 |      504 |         4.01% |
[09/03 14:24:43     40s] (I)      |     8 |    4158 |      634 |        15.25% |
[09/03 14:24:43     40s] (I)      |     9 |    4160 |      922 |        22.16% |
[09/03 14:24:43     40s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:43     40s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1869.98 MB )
[09/03 14:24:43     40s] (I)      Reset routing kernel
[09/03 14:24:43     40s] (I)      numLocalWires=14218  numGlobalNetBranches=2563  numLocalNetBranches=4571
[09/03 14:24:43     40s] (I)      totalPins=15741  totalGlobalPin=6302 (40.04%)
[09/03 14:24:43     40s] (I)      total 2D Cap : 81249 = (40431 H, 40818 V)
[09/03 14:24:43     40s] (I)      
[09/03 14:24:43     40s] (I)      ============  Phase 1a Route ============
[09/03 14:24:43     40s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/03 14:24:43     40s] (I)      Usage: 4830 = (2904 H, 1926 V) = (7.18% H, 4.72% V) = (3.790e+04um H, 2.513e+04um V)
[09/03 14:24:43     40s] (I)      
[09/03 14:24:43     40s] (I)      ============  Phase 1b Route ============
[09/03 14:24:43     40s] (I)      Usage: 4830 = (2904 H, 1926 V) = (7.18% H, 4.72% V) = (3.790e+04um H, 2.513e+04um V)
[09/03 14:24:43     40s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/03 14:24:43     40s] 
[09/03 14:24:43     40s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 14:24:43     40s] Finished Early Global Route rough congestion estimation: mem = 1870.0M
[09/03 14:24:43     40s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.030, REAL:0.029, MEM:1870.0M, EPOCH TIME: 1725353683.167056
[09/03 14:24:43     40s] earlyGlobalRoute rough estimation gcell size 5 row height
[09/03 14:24:43     40s] OPERPROF: Starting CDPad at level 1, MEM:1870.0M, EPOCH TIME: 1725353683.167212
[09/03 14:24:43     40s] CDPadU 0.851 -> 0.851. R=0.752, N=4588, GS=13.050
[09/03 14:24:43     40s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.010, MEM:1870.0M, EPOCH TIME: 1725353683.177422
[09/03 14:24:43     40s] OPERPROF: Starting npMain at level 1, MEM:1870.0M, EPOCH TIME: 1725353683.177924
[09/03 14:24:43     40s] OPERPROF:   Starting npPlace at level 2, MEM:1870.0M, EPOCH TIME: 1725353683.189502
[09/03 14:24:43     40s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.009, MEM:1876.7M, EPOCH TIME: 1725353683.198957
[09/03 14:24:43     40s] OPERPROF: Finished npMain at level 1, CPU:0.030, REAL:0.025, MEM:1876.7M, EPOCH TIME: 1725353683.202433
[09/03 14:24:43     40s] Global placement CDP skipped at cutLevel 7.
[09/03 14:24:43     40s] Iteration  7: Total net bbox = 5.556e+04 (3.19e+04 2.36e+04)
[09/03 14:24:43     40s]               Est.  stn bbox = 7.418e+04 (4.25e+04 3.17e+04)
[09/03 14:24:43     40s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1876.7M
[09/03 14:24:43     41s] 
[09/03 14:24:43     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/03 14:24:43     41s] TLC MultiMap info (StdDelay):
[09/03 14:24:43     41s]   : min_delay + min_timing + 1 + no RcCorner := 11ps
[09/03 14:24:43     41s]   : min_delay + min_timing + 1 + default_rc_corner := 12.1ps
[09/03 14:24:43     41s]   : max_delay + max_timing + 1 + no RcCorner := 33ps
[09/03 14:24:43     41s]   : max_delay + max_timing + 1 + default_rc_corner := 35.9ps
[09/03 14:24:43     41s]  Setting StdDelay to: 35.9ps
[09/03 14:24:43     41s] 
[09/03 14:24:43     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/03 14:24:43     41s] nrCritNet: 0.00% ( 0 / 4652 ) cutoffSlk: 214748364.7ps stdDelay: 35.9ps
[09/03 14:24:44     41s] nrCritNet: 0.00% ( 0 / 4652 ) cutoffSlk: 214748364.7ps stdDelay: 35.9ps
[09/03 14:24:44     41s] Iteration  8: Total net bbox = 5.556e+04 (3.19e+04 2.36e+04)
[09/03 14:24:44     41s]               Est.  stn bbox = 7.418e+04 (4.25e+04 3.17e+04)
[09/03 14:24:44     41s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1876.7M
[09/03 14:24:44     41s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1876.7M, EPOCH TIME: 1725353684.091658
[09/03 14:24:44     41s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:44     41s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1876.7M, EPOCH TIME: 1725353684.092007
[09/03 14:24:44     41s] Legalizing MH Cells... 0 / 0 (level 7)
[09/03 14:24:44     41s] No instances found in the vector
[09/03 14:24:44     41s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1876.7M, DRC: 0)
[09/03 14:24:44     41s] 0 (out of 0) MH cells were successfully legalized.
[09/03 14:24:44     41s] OPERPROF: Starting npMain at level 1, MEM:1876.7M, EPOCH TIME: 1725353684.092379
[09/03 14:24:44     41s] OPERPROF:   Starting npPlace at level 2, MEM:1876.7M, EPOCH TIME: 1725353684.103496
[09/03 14:24:45     42s] GP RA stats: MHOnly 0 nrInst 4588 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/03 14:24:45     43s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1876.7M, EPOCH TIME: 1725353685.713762
[09/03 14:24:45     43s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1876.7M, EPOCH TIME: 1725353685.713848
[09/03 14:24:45     43s] Iteration  9: Total net bbox = 5.242e+04 (2.94e+04 2.30e+04)
[09/03 14:24:45     43s]               Est.  stn bbox = 7.003e+04 (3.90e+04 3.10e+04)
[09/03 14:24:45     43s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1870.7M
[09/03 14:24:45     43s] OPERPROF:   Finished npPlace at level 2, CPU:1.620, REAL:1.611, MEM:1870.7M, EPOCH TIME: 1725353685.714818
[09/03 14:24:45     43s] OPERPROF: Finished npMain at level 1, CPU:1.630, REAL:1.625, MEM:1870.7M, EPOCH TIME: 1725353685.716927
[09/03 14:24:45     43s] Iteration 10: Total net bbox = 5.499e+04 (3.07e+04 2.43e+04)
[09/03 14:24:45     43s]               Est.  stn bbox = 7.262e+04 (4.03e+04 3.23e+04)
[09/03 14:24:45     43s]               cpu = 0:00:01.6 real = 0:00:01.0 mem = 1870.7M
[09/03 14:24:45     43s] Iteration 11: Total net bbox = 5.499e+04 (3.07e+04 2.43e+04)
[09/03 14:24:45     43s]               Est.  stn bbox = 7.262e+04 (4.03e+04 3.23e+04)
[09/03 14:24:45     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.7M
[09/03 14:24:45     43s] [adp] clock
[09/03 14:24:45     43s] [adp] weight, nr nets, wire length
[09/03 14:24:45     43s] [adp]      0        0  0.000000
[09/03 14:24:45     43s] [adp] data
[09/03 14:24:45     43s] [adp] weight, nr nets, wire length
[09/03 14:24:45     43s] [adp]      0     4652  55036.515000
[09/03 14:24:45     43s] [adp] 0.000000|0.000000|0.000000
[09/03 14:24:45     43s] Iteration 12: Total net bbox = 5.499e+04 (3.07e+04 2.43e+04)
[09/03 14:24:45     43s]               Est.  stn bbox = 7.262e+04 (4.03e+04 3.23e+04)
[09/03 14:24:45     43s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1870.7M
[09/03 14:24:45     43s] *** cost = 5.499e+04 (3.07e+04 2.43e+04) (cpu for global=0:00:06.4) real=0:00:07.0***
[09/03 14:24:45     43s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/03 14:24:45     43s] Saved padding area to DB
[09/03 14:24:45     43s] All LLGs are deleted
[09/03 14:24:45     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1054).
[09/03 14:24:45     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1870.7M, EPOCH TIME: 1725353685.724904
[09/03 14:24:45     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.725082
[09/03 14:24:45     43s] Solver runtime cpu: 0:00:05.2 real: 0:00:05.1
[09/03 14:24:45     43s] Core Placement runtime cpu: 0:00:05.3 real: 0:00:06.0
[09/03 14:24:45     43s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/03 14:24:45     43s] Type 'man IMPSP-9025' for more detail.
[09/03 14:24:45     43s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1870.7M, EPOCH TIME: 1725353685.726030
[09/03 14:24:45     43s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1870.7M, EPOCH TIME: 1725353685.726079
[09/03 14:24:45     43s] Processing tracks to init pin-track alignment.
[09/03 14:24:45     43s] z: 2, totalTracks: 1
[09/03 14:24:45     43s] z: 4, totalTracks: 1
[09/03 14:24:45     43s] z: 6, totalTracks: 1
[09/03 14:24:45     43s] z: 8, totalTracks: 1
[09/03 14:24:45     43s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:45     43s] All LLGs are deleted
[09/03 14:24:45     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1870.7M, EPOCH TIME: 1725353685.728235
[09/03 14:24:45     43s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.728388
[09/03 14:24:45     43s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1870.7M, EPOCH TIME: 1725353685.728918
[09/03 14:24:45     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1870.7M, EPOCH TIME: 1725353685.729102
[09/03 14:24:45     43s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:45     43s] Core basic site is gsclib090site
[09/03 14:24:45     43s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1870.7M, EPOCH TIME: 1725353685.734382
[09/03 14:24:45     43s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:45     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 14:24:45     43s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.734659
[09/03 14:24:45     43s] Fast DP-INIT is on for default
[09/03 14:24:45     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:45     43s] Atter site array init, number of instance map data is 0.
[09/03 14:24:45     43s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1870.7M, EPOCH TIME: 1725353685.735745
[09/03 14:24:45     43s] 
[09/03 14:24:45     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:45     43s] OPERPROF:       Starting CMU at level 4, MEM:1870.7M, EPOCH TIME: 1725353685.736791
[09/03 14:24:45     43s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.737082
[09/03 14:24:45     43s] 
[09/03 14:24:45     43s] Bad Lib Cell Checking (CMU) is done! (0)
[09/03 14:24:45     43s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1870.7M, EPOCH TIME: 1725353685.737361
[09/03 14:24:45     43s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1870.7M, EPOCH TIME: 1725353685.737384
[09/03 14:24:45     43s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.737406
[09/03 14:24:45     43s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1870.7MB).
[09/03 14:24:45     43s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1870.7M, EPOCH TIME: 1725353685.738136
[09/03 14:24:45     43s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:1870.7M, EPOCH TIME: 1725353685.738158
[09/03 14:24:45     43s] TDRefine: refinePlace mode is spiral
[09/03 14:24:45     43s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11226.1
[09/03 14:24:45     43s] OPERPROF: Starting RefinePlace at level 1, MEM:1870.7M, EPOCH TIME: 1725353685.738191
[09/03 14:24:45     43s] *** Starting refinePlace (0:00:43.3 mem=1870.7M) ***
[09/03 14:24:45     43s] Total net bbox length = 5.504e+04 (3.071e+04 2.433e+04) (ext = 3.180e+03)
[09/03 14:24:45     43s] 
[09/03 14:24:45     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:45     43s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/03 14:24:45     43s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:45     43s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:45     43s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1870.7M, EPOCH TIME: 1725353685.741773
[09/03 14:24:45     43s] Starting refinePlace ...
[09/03 14:24:45     43s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:45     43s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:45     43s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1870.7M, EPOCH TIME: 1725353685.746724
[09/03 14:24:45     43s] DDP initSite1 nrRow 62 nrJob 62
[09/03 14:24:45     43s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1870.7M, EPOCH TIME: 1725353685.746764
[09/03 14:24:45     43s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.746801
[09/03 14:24:45     43s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1870.7M, EPOCH TIME: 1725353685.746819
[09/03 14:24:45     43s] DDP markSite nrRow 62 nrJob 62
[09/03 14:24:45     43s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.746907
[09/03 14:24:45     43s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.746942
[09/03 14:24:45     43s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1870.7M, EPOCH TIME: 1725353685.747551
[09/03 14:24:45     43s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1870.7M, EPOCH TIME: 1725353685.747573
[09/03 14:24:45     43s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.748002
[09/03 14:24:45     43s] ** Cut row section cpu time 0:00:00.0.
[09/03 14:24:45     43s]  ** Cut row section real time 0:00:00.0.
[09/03 14:24:45     43s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1870.7M, EPOCH TIME: 1725353685.748045
[09/03 14:24:45     43s]   Spread Effort: high, standalone mode, useDDP on.
[09/03 14:24:45     43s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1870.7MB) @(0:00:43.3 - 0:00:43.3).
[09/03 14:24:45     43s] Move report: preRPlace moves 4588 insts, mean move: 0.64 um, max move: 6.96 um 
[09/03 14:24:45     43s] 	Max move on inst (g58376): (208.51, 80.62) --> (210.25, 85.84)
[09/03 14:24:45     43s] 	Length: 11 sites, height: 1 rows, site name: gsclib090site, cell type: XNOR2X1
[09/03 14:24:45     43s] 	Violation at original loc: Placement Blockage Violation
[09/03 14:24:45     43s] wireLenOptFixPriorityInst 0 inst fixed
[09/03 14:24:45     43s] Placement tweakage begins.
[09/03 14:24:45     43s] wire length = 7.011e+04
[09/03 14:24:45     43s] wire length = 6.653e+04
[09/03 14:24:45     43s] Placement tweakage ends.
[09/03 14:24:45     43s] Move report: tweak moves 1042 insts, mean move: 2.56 um, max move: 12.76 um 
[09/03 14:24:45     43s] 	Max move on inst (g59088): (96.28, 70.18) --> (91.35, 62.35)
[09/03 14:24:45     43s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1878.7MB) @(0:00:43.3 - 0:00:43.5).
[09/03 14:24:45     43s] 
[09/03 14:24:45     43s] Running Spiral with 1 thread in Normal Mode  fetchWidth=12 
[09/03 14:24:45     43s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/03 14:24:45     43s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/03 14:24:45     43s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/03 14:24:45     43s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1894.7MB) @(0:00:43.5 - 0:00:43.5).
[09/03 14:24:45     43s] Move report: Detail placement moves 4588 insts, mean move: 0.88 um, max move: 12.76 um 
[09/03 14:24:45     43s] 	Max move on inst (g59463): (116.00, 124.99) --> (126.15, 127.60)
[09/03 14:24:45     43s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1894.7MB
[09/03 14:24:45     43s] Statistics of distance of Instance movement in refine placement:
[09/03 14:24:45     43s]   maximum (X+Y) =        12.76 um
[09/03 14:24:45     43s]   inst (g59463) with max move: (115.996, 124.99) -> (126.15, 127.6)
[09/03 14:24:45     43s]   mean    (X+Y) =         0.88 um
[09/03 14:24:45     43s] Summary Report:
[09/03 14:24:45     43s] Instances move: 4588 (out of 4588 movable)
[09/03 14:24:45     43s] Instances flipped: 0
[09/03 14:24:45     43s] Mean displacement: 0.88 um
[09/03 14:24:45     43s] Max displacement: 12.76 um (Instance: g59463) (115.996, 124.99) -> (126.15, 127.6)
[09/03 14:24:45     43s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[09/03 14:24:45     43s] Total instances moved : 4588
[09/03 14:24:45     43s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.260, REAL:0.254, MEM:1894.7M, EPOCH TIME: 1725353685.995439
[09/03 14:24:45     43s] Total net bbox length = 5.501e+04 (3.006e+04 2.495e+04) (ext = 3.163e+03)
[09/03 14:24:45     43s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1894.7MB
[09/03 14:24:45     43s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1894.7MB) @(0:00:43.3 - 0:00:43.5).
[09/03 14:24:45     43s] *** Finished refinePlace (0:00:43.5 mem=1894.7M) ***
[09/03 14:24:45     43s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11226.1
[09/03 14:24:45     43s] OPERPROF: Finished RefinePlace at level 1, CPU:0.260, REAL:0.258, MEM:1894.7M, EPOCH TIME: 1725353685.996180
[09/03 14:24:45     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1894.7M, EPOCH TIME: 1725353685.996201
[09/03 14:24:45     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5642).
[09/03 14:24:45     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] All LLGs are deleted
[09/03 14:24:45     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:45     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1894.7M, EPOCH TIME: 1725353685.997564
[09/03 14:24:45     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1894.7M, EPOCH TIME: 1725353685.997707
[09/03 14:24:45     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1891.7M, EPOCH TIME: 1725353685.998675
[09/03 14:24:45     43s] *** End of Placement (cpu=0:00:08.0, real=0:00:08.0, mem=1891.7M) ***
[09/03 14:24:45     43s] Processing tracks to init pin-track alignment.
[09/03 14:24:45     43s] z: 2, totalTracks: 1
[09/03 14:24:45     43s] z: 4, totalTracks: 1
[09/03 14:24:45     43s] z: 6, totalTracks: 1
[09/03 14:24:45     43s] z: 8, totalTracks: 1
[09/03 14:24:45     43s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:46     43s] All LLGs are deleted
[09/03 14:24:46     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1891.7M, EPOCH TIME: 1725353686.000807
[09/03 14:24:46     43s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1725353686.000967
[09/03 14:24:46     43s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1891.7M, EPOCH TIME: 1725353686.001437
[09/03 14:24:46     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1891.7M, EPOCH TIME: 1725353686.001544
[09/03 14:24:46     43s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:46     43s] Core basic site is gsclib090site
[09/03 14:24:46     43s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1891.7M, EPOCH TIME: 1725353686.006784
[09/03 14:24:46     43s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:46     43s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 14:24:46     43s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1725353686.007054
[09/03 14:24:46     43s] Fast DP-INIT is on for default
[09/03 14:24:46     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:46     43s] Atter site array init, number of instance map data is 0.
[09/03 14:24:46     43s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1891.7M, EPOCH TIME: 1725353686.008147
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:46     43s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1891.7M, EPOCH TIME: 1725353686.009056
[09/03 14:24:46     43s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1891.7M, EPOCH TIME: 1725353686.009374
[09/03 14:24:46     43s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1891.7M, EPOCH TIME: 1725353686.009752
[09/03 14:24:46     43s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1891.7M, EPOCH TIME: 1725353686.010420
[09/03 14:24:46     43s] default core: bins with density > 0.750 = 48.57 % ( 34 / 70 )
[09/03 14:24:46     43s] Density distribution unevenness ratio = 7.323%
[09/03 14:24:46     43s] Density distribution unevenness ratio (U70) = 7.323%
[09/03 14:24:46     43s] Density distribution unevenness ratio (U80) = 2.918%
[09/03 14:24:46     43s] Density distribution unevenness ratio (U90) = 0.256%
[09/03 14:24:46     43s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:1891.7M, EPOCH TIME: 1725353686.010481
[09/03 14:24:46     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1891.7M, EPOCH TIME: 1725353686.010499
[09/03 14:24:46     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1054).
[09/03 14:24:46     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] All LLGs are deleted
[09/03 14:24:46     43s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:46     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1891.7M, EPOCH TIME: 1725353686.011585
[09/03 14:24:46     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1891.7M, EPOCH TIME: 1725353686.011729
[09/03 14:24:46     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1891.7M, EPOCH TIME: 1725353686.012158
[09/03 14:24:46     43s] *** Free Virtual Timing Model ...(mem=1891.7M)
[09/03 14:24:46     43s] Starting IO pin assignment...
[09/03 14:24:46     43s] The design is not routed. Using placement based method for pin assignment.
[09/03 14:24:46     43s] Completed IO pin assignment.
[09/03 14:24:46     43s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 14:24:46     43s] Set Using Default Delay Limit as 101.
[09/03 14:24:46     43s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 14:24:46     43s] Set Default Net Delay as 0 ps.
[09/03 14:24:46     43s] Set Default Net Load as 0 pF. 
[09/03 14:24:46     43s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 14:24:46     43s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 14:24:46     43s] Set Using Default Delay Limit as 1000.
[09/03 14:24:46     43s] Set Default Net Delay as 1000 ps.
[09/03 14:24:46     43s] Set Default Net Load as 0.5 pF. 
[09/03 14:24:46     43s] Info: Disable timing driven in postCTS congRepair.
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] Starting congRepair ...
[09/03 14:24:46     43s] User Input Parameters:
[09/03 14:24:46     43s] - Congestion Driven    : On
[09/03 14:24:46     43s] - Timing Driven        : Off
[09/03 14:24:46     43s] - Area-Violation Based : On
[09/03 14:24:46     43s] - Start Rollback Level : -5
[09/03 14:24:46     43s] - Legalized            : On
[09/03 14:24:46     43s] - Window Based         : Off
[09/03 14:24:46     43s] - eDen incr mode       : Off
[09/03 14:24:46     43s] - Small incr mode      : Off
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1882.2M, EPOCH TIME: 1725353686.049037
[09/03 14:24:46     43s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:1882.2M, EPOCH TIME: 1725353686.052444
[09/03 14:24:46     43s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1882.2M, EPOCH TIME: 1725353686.052499
[09/03 14:24:46     43s] Starting Early Global Route congestion estimation: mem = 1882.2M
[09/03 14:24:46     43s] (I)      ==================== Layers =====================
[09/03 14:24:46     43s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:46     43s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 14:24:46     43s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:46     43s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 14:24:46     43s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 14:24:46     43s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:46     43s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 14:24:46     43s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 14:24:46     43s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 14:24:46     43s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 14:24:46     43s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 14:24:46     43s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 14:24:46     43s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 14:24:46     43s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 14:24:46     43s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 14:24:46     43s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:46     43s] (I)      Started Import and model ( Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:46     43s] (I)      == Non-default Options ==
[09/03 14:24:46     43s] (I)      Maximum routing layer                              : 9
[09/03 14:24:46     43s] (I)      Number of threads                                  : 1
[09/03 14:24:46     43s] (I)      Use non-blocking free Dbs wires                    : false
[09/03 14:24:46     43s] (I)      Method to set GCell size                           : row
[09/03 14:24:46     43s] (I)      Counted 1207 PG shapes. We will not process PG shapes layer by layer.
[09/03 14:24:46     43s] (I)      Use row-based GCell size
[09/03 14:24:46     43s] (I)      Use row-based GCell align
[09/03 14:24:46     43s] (I)      layer 0 area = 280000
[09/03 14:24:46     43s] (I)      layer 1 area = 320000
[09/03 14:24:46     43s] (I)      layer 2 area = 320000
[09/03 14:24:46     43s] (I)      layer 3 area = 320000
[09/03 14:24:46     43s] (I)      layer 4 area = 320000
[09/03 14:24:46     43s] (I)      layer 5 area = 320000
[09/03 14:24:46     43s] (I)      layer 6 area = 320000
[09/03 14:24:46     43s] (I)      layer 7 area = 800000
[09/03 14:24:46     43s] (I)      layer 8 area = 800000
[09/03 14:24:46     43s] (I)      GCell unit size   : 5220
[09/03 14:24:46     43s] (I)      GCell multiplier  : 1
[09/03 14:24:46     43s] (I)      GCell row height  : 5220
[09/03 14:24:46     43s] (I)      Actual row height : 5220
[09/03 14:24:46     43s] (I)      GCell align ref   : 20300 20300
[09/03 14:24:46     43s] [NR-eGR] Track table information for default rule: 
[09/03 14:24:46     43s] [NR-eGR] Metal1 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal2 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal3 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal4 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal5 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal6 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal7 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal8 has single uniform track structure
[09/03 14:24:46     43s] [NR-eGR] Metal9 has single uniform track structure
[09/03 14:24:46     43s] (I)      =============== Default via ================
[09/03 14:24:46     43s] (I)      +---+------------------+-------------------+
[09/03 14:24:46     43s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 14:24:46     43s] (I)      +---+------------------+-------------------+
[09/03 14:24:46     43s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 14:24:46     43s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 14:24:46     43s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 14:24:46     43s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 14:24:46     43s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 14:24:46     43s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 14:24:46     43s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 14:24:46     43s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 14:24:46     43s] (I)      +---+------------------+-------------------+
[09/03 14:24:46     43s] [NR-eGR] Read 1872 PG shapes
[09/03 14:24:46     43s] [NR-eGR] Read 0 clock shapes
[09/03 14:24:46     43s] [NR-eGR] Read 0 other shapes
[09/03 14:24:46     43s] [NR-eGR] #Routing Blockages  : 0
[09/03 14:24:46     43s] [NR-eGR] #Instance Blockages : 0
[09/03 14:24:46     43s] [NR-eGR] #PG Blockages       : 1872
[09/03 14:24:46     43s] [NR-eGR] #Halo Blockages     : 0
[09/03 14:24:46     43s] [NR-eGR] #Boundary Blockages : 0
[09/03 14:24:46     43s] [NR-eGR] #Clock Blockages    : 0
[09/03 14:24:46     43s] [NR-eGR] #Other Blockages    : 0
[09/03 14:24:46     43s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 14:24:46     43s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 14:24:46     43s] [NR-eGR] Read 4652 nets ( ignored 0 )
[09/03 14:24:46     43s] (I)      early_global_route_priority property id does not exist.
[09/03 14:24:46     43s] (I)      Read Num Blocks=1872  Num Prerouted Wires=0  Num CS=0
[09/03 14:24:46     43s] (I)      Layer 1 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 2 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 3 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 4 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 5 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 6 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[09/03 14:24:46     43s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[09/03 14:24:46     43s] (I)      Number of ignored nets                =      0
[09/03 14:24:46     43s] (I)      Number of connected nets              =      0
[09/03 14:24:46     43s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 14:24:46     43s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 14:24:46     43s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 14:24:46     43s] (I)      Ndr track 0 does not exist
[09/03 14:24:46     43s] (I)      ---------------------Grid Graph Info--------------------
[09/03 14:24:46     43s] (I)      Routing area        : (0, 0) - (519100, 364240)
[09/03 14:24:46     43s] (I)      Core area           : (20300, 20300) - (498800, 343940)
[09/03 14:24:46     43s] (I)      Site width          :   580  (dbu)
[09/03 14:24:46     43s] (I)      Row height          :  5220  (dbu)
[09/03 14:24:46     43s] (I)      GCell row height    :  5220  (dbu)
[09/03 14:24:46     43s] (I)      GCell width         :  5220  (dbu)
[09/03 14:24:46     43s] (I)      GCell height        :  5220  (dbu)
[09/03 14:24:46     43s] (I)      Grid                :    99    69     9
[09/03 14:24:46     43s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 14:24:46     43s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/03 14:24:46     43s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/03 14:24:46     43s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 14:24:46     43s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 14:24:46     43s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 14:24:46     43s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 14:24:46     43s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 14:24:46     43s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/03 14:24:46     43s] (I)      Total num of tracks :   628   895   628   895   628   895   628   297   208
[09/03 14:24:46     43s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 14:24:46     43s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 14:24:46     43s] (I)      --------------------------------------------------------
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] [NR-eGR] ============ Routing rule table ============
[09/03 14:24:46     43s] [NR-eGR] Rule id: 0  Nets: 4652
[09/03 14:24:46     43s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 14:24:46     43s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 14:24:46     43s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 14:24:46     43s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:46     43s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:46     43s] [NR-eGR] ========================================
[09/03 14:24:46     43s] [NR-eGR] 
[09/03 14:24:46     43s] (I)      =============== Blocked Tracks ===============
[09/03 14:24:46     43s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:46     43s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 14:24:46     43s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:46     43s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 14:24:46     43s] (I)      |     2 |   61755 |     1892 |         3.06% |
[09/03 14:24:46     43s] (I)      |     3 |   62172 |      880 |         1.42% |
[09/03 14:24:46     43s] (I)      |     4 |   61755 |     1892 |         3.06% |
[09/03 14:24:46     43s] (I)      |     5 |   62172 |      880 |         1.42% |
[09/03 14:24:46     43s] (I)      |     6 |   61755 |     1892 |         3.06% |
[09/03 14:24:46     43s] (I)      |     7 |   62172 |      880 |         1.42% |
[09/03 14:24:46     43s] (I)      |     8 |   20493 |     3070 |        14.98% |
[09/03 14:24:46     43s] (I)      |     9 |   20592 |     4494 |        21.82% |
[09/03 14:24:46     43s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:46     43s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      Reset routing kernel
[09/03 14:24:46     43s] (I)      Started Global Routing ( Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      totalPins=15933  totalGlobalPin=14563 (91.40%)
[09/03 14:24:46     43s] (I)      total 2D Cap : 401172 = (200486 H, 200686 V)
[09/03 14:24:46     43s] [NR-eGR] Layer group 1: route 4652 net(s) in layer range [2, 9]
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1a Route ============
[09/03 14:24:46     43s] (I)      Usage: 24595 = (13638 H, 10957 V) = (6.80% H, 5.46% V) = (3.560e+04um H, 2.860e+04um V)
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1b Route ============
[09/03 14:24:46     43s] (I)      Usage: 24595 = (13638 H, 10957 V) = (6.80% H, 5.46% V) = (3.560e+04um H, 2.860e+04um V)
[09/03 14:24:46     43s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.419295e+04um
[09/03 14:24:46     43s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/03 14:24:46     43s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1c Route ============
[09/03 14:24:46     43s] (I)      Usage: 24595 = (13638 H, 10957 V) = (6.80% H, 5.46% V) = (3.560e+04um H, 2.860e+04um V)
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1d Route ============
[09/03 14:24:46     43s] (I)      Usage: 24595 = (13638 H, 10957 V) = (6.80% H, 5.46% V) = (3.560e+04um H, 2.860e+04um V)
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1e Route ============
[09/03 14:24:46     43s] (I)      Usage: 24595 = (13638 H, 10957 V) = (6.80% H, 5.46% V) = (3.560e+04um H, 2.860e+04um V)
[09/03 14:24:46     43s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.419295e+04um
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] (I)      ============  Phase 1l Route ============
[09/03 14:24:46     43s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/03 14:24:46     43s] (I)      Layer  2:      60216     15681         0           0       60588    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  3:      60866     13365         0           0       60858    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  4:      60216      2234         0           0       60588    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  5:      60866       528         0           0       60858    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  6:      60216       111         0           0       60588    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  7:      60866        41         0           0       60858    ( 0.00%) 
[09/03 14:24:46     43s] (I)      Layer  8:      17151         0         0        2004       18192    ( 9.92%) 
[09/03 14:24:46     43s] (I)      Layer  9:      15904         0         0        3780       16506    (18.63%) 
[09/03 14:24:46     43s] (I)      Total:        396301     31960         0        5784      399036    ( 1.43%) 
[09/03 14:24:46     43s] (I)      
[09/03 14:24:46     43s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/03 14:24:46     43s] [NR-eGR]                        OverCon            
[09/03 14:24:46     43s] [NR-eGR]                         #Gcell     %Gcell
[09/03 14:24:46     43s] [NR-eGR]        Layer             (1-0)    OverCon
[09/03 14:24:46     43s] [NR-eGR] ----------------------------------------------
[09/03 14:24:46     43s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR] ----------------------------------------------
[09/03 14:24:46     43s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/03 14:24:46     43s] [NR-eGR] 
[09/03 14:24:46     43s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      total 2D Cap : 401433 = (200613 H, 200820 V)
[09/03 14:24:46     43s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 14:24:46     43s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1882.2M
[09/03 14:24:46     43s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.033, MEM:1882.2M, EPOCH TIME: 1725353686.085783
[09/03 14:24:46     43s] OPERPROF: Starting HotSpotCal at level 1, MEM:1882.2M, EPOCH TIME: 1725353686.085815
[09/03 14:24:46     43s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:46     43s] [hotspot] |            |   max hotspot | total hotspot |
[09/03 14:24:46     43s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:46     43s] [hotspot] | normalized |          0.00 |          0.00 |
[09/03 14:24:46     43s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:46     43s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 14:24:46     43s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 14:24:46     43s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1882.2M, EPOCH TIME: 1725353686.086684
[09/03 14:24:46     43s] Skipped repairing congestion.
[09/03 14:24:46     43s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1882.2M, EPOCH TIME: 1725353686.086770
[09/03 14:24:46     43s] Starting Early Global Route wiring: mem = 1882.2M
[09/03 14:24:46     43s] (I)      ============= Track Assignment ============
[09/03 14:24:46     43s] (I)      Started Track Assignment (1T) ( Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[09/03 14:24:46     43s] (I)      Run Multi-thread track assignment
[09/03 14:24:46     43s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] (I)      Started Export ( Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] [NR-eGR]                 Length (um)   Vias 
[09/03 14:24:46     43s] [NR-eGR] -----------------------------------
[09/03 14:24:46     43s] [NR-eGR]  Metal1  (1H)             0  15805 
[09/03 14:24:46     43s] [NR-eGR]  Metal2  (2V)         26125  20121 
[09/03 14:24:46     43s] [NR-eGR]  Metal3  (3H)         34746    842 
[09/03 14:24:46     43s] [NR-eGR]  Metal4  (4V)          5789    156 
[09/03 14:24:46     43s] [NR-eGR]  Metal5  (5H)          1388     22 
[09/03 14:24:46     43s] [NR-eGR]  Metal6  (6V)           312     11 
[09/03 14:24:46     43s] [NR-eGR]  Metal7  (7H)            96      2 
[09/03 14:24:46     43s] [NR-eGR]  Metal8  (8V)             0      0 
[09/03 14:24:46     43s] [NR-eGR]  Metal9  (9H)             0      0 
[09/03 14:24:46     43s] [NR-eGR] -----------------------------------
[09/03 14:24:46     43s] [NR-eGR]          Total        68457  36959 
[09/03 14:24:46     43s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:46     43s] [NR-eGR] Total half perimeter of net bounding box: 54935um
[09/03 14:24:46     43s] [NR-eGR] Total length: 68457um, number of vias: 36959
[09/03 14:24:46     43s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:46     43s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/03 14:24:46     43s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:46     43s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1882.20 MB )
[09/03 14:24:46     43s] Early Global Route wiring runtime: 0.06 seconds, mem = 1882.2M
[09/03 14:24:46     43s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.050, REAL:0.056, MEM:1882.2M, EPOCH TIME: 1725353686.142419
[09/03 14:24:46     43s] Tdgp not successfully inited but do clear! skip clearing
[09/03 14:24:46     43s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/03 14:24:46     43s] *** Finishing placeDesign default flow ***
[09/03 14:24:46     43s] **placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 1875.2M **
[09/03 14:24:46     43s] Tdgp not successfully inited but do clear! skip clearing
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] *** Summary of all messages that are not suppressed in this session:
[09/03 14:24:46     43s] Severity  ID               Count  Summary                                  
[09/03 14:24:46     43s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/03 14:24:46     43s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/03 14:24:46     43s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/03 14:24:46     43s] *** Message Summary: 4 warning(s), 0 error(s)
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] *** placeDesign #1 [finish] : cpu/real = 0:00:08.6/0:00:09.6 (0.9), totSession cpu/real = 0:00:43.7/0:04:28.2 (0.2), mem = 1875.2M
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] =============================================================================================
[09/03 14:24:46     43s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[09/03 14:24:46     43s] =============================================================================================
[09/03 14:24:46     43s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 14:24:46     43s] ---------------------------------------------------------------------------------------------
[09/03 14:24:46     43s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 14:24:46     43s] [ TimingUpdate           ]      4   0:00:00.3  (   2.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/03 14:24:46     43s] [ FullDelayCalc          ]      3   0:00:00.9  (   9.8 % )     0:00:00.9 /  0:00:00.9    1.0
[09/03 14:24:46     43s] [ MISC                   ]          0:00:08.4  (  87.4 % )     0:00:08.4 /  0:00:07.4    0.9
[09/03 14:24:46     43s] ---------------------------------------------------------------------------------------------
[09/03 14:24:46     43s]  placeDesign #1 TOTAL               0:00:09.6  ( 100.0 % )     0:00:09.6 /  0:00:08.6    0.9
[09/03 14:24:46     43s] ---------------------------------------------------------------------------------------------
[09/03 14:24:46     43s] 
[09/03 14:24:46     43s] <CMD> setPlaceMode -fp false
[09/03 14:24:46     43s] <CMD> place_design
[09/03 14:24:46     43s] *** placeDesign #2 [begin] : totSession cpu/real = 0:00:43.8/0:04:28.9 (0.2), mem = 1885.4M
[09/03 14:24:46     43s] #Start colorize_geometry on Tue Sep  3 14:24:46 2024
[09/03 14:24:46     43s] #
[09/03 14:24:46     43s] ### Time Record (colorize_geometry) is installed.
[09/03 14:24:46     43s] ### Time Record (Pre Callback) is installed.
[09/03 14:24:46     43s] ### Time Record (Pre Callback) is uninstalled.
[09/03 14:24:46     43s] ### Time Record (DB Import) is installed.
[09/03 14:24:46     43s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=483129567 pin_access=1 inst_pattern=1
[09/03 14:24:46     43s] ### Time Record (DB Import) is uninstalled.
[09/03 14:24:46     43s] ### Time Record (DB Export) is installed.
[09/03 14:24:46     43s] ### export design design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=483129567 pin_access=1 inst_pattern=1
[09/03 14:24:46     43s] ### Time Record (DB Export) is uninstalled.
[09/03 14:24:46     43s] ### Time Record (Post Callback) is installed.
[09/03 14:24:46     43s] ### Time Record (Post Callback) is uninstalled.
[09/03 14:24:46     43s] #
[09/03 14:24:46     43s] #colorize_geometry statistics:
[09/03 14:24:46     43s] #Cpu time = 00:00:00
[09/03 14:24:46     43s] #Elapsed time = 00:00:00
[09/03 14:24:46     43s] #Increased memory = -11.20 (MB)
[09/03 14:24:46     43s] #Total memory = 1553.43 (MB)
[09/03 14:24:46     43s] #Peak memory = 1579.21 (MB)
[09/03 14:24:46     43s] #Number of warnings = 0
[09/03 14:24:46     43s] #Total number of warnings = 0
[09/03 14:24:46     43s] #Number of fails = 0
[09/03 14:24:46     43s] #Total number of fails = 0
[09/03 14:24:46     43s] #Complete colorize_geometry on Tue Sep  3 14:24:46 2024
[09/03 14:24:46     43s] #
[09/03 14:24:46     43s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[09/03 14:24:46     43s] ### Time Record (colorize_geometry) is uninstalled.
[09/03 14:24:46     43s] ### 
[09/03 14:24:46     43s] ###   Scalability Statistics
[09/03 14:24:46     43s] ### 
[09/03 14:24:46     43s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:46     43s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/03 14:24:46     43s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:46     43s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:46     43s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:46     43s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:46     43s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:46     43s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/03 14:24:46     43s] ### ------------------------+----------------+----------------+----------------+
[09/03 14:24:46     43s] ### 
[09/03 14:24:46     43s] *** Starting placeDesign default flow ***
[09/03 14:24:47     43s] ### Creating LA Mngr. totSessionCpu=0:00:43.9 mem=1875.4M
[09/03 14:24:47     43s] ### Creating LA Mngr, finished. totSessionCpu=0:00:43.9 mem=1875.4M
[09/03 14:24:47     43s] *** Start deleteBufferTree ***
[09/03 14:24:47     44s] Info: Detect buffers to remove automatically.
[09/03 14:24:47     44s] Analyzing netlist ...
[09/03 14:24:47     44s] Updating netlist
[09/03 14:24:47     44s] 
[09/03 14:24:47     44s] *summary: 0 instances (buffers/inverters) removed
[09/03 14:24:47     44s] *** Finish deleteBufferTree (0:00:00.2) ***
[09/03 14:24:47     44s] 
[09/03 14:24:47     44s] TimeStamp Deleting Cell Server Begin ...
[09/03 14:24:47     44s] 
[09/03 14:24:47     44s] TimeStamp Deleting Cell Server End ...
[09/03 14:24:47     44s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 14:24:47     44s] Set Using Default Delay Limit as 101.
[09/03 14:24:47     44s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 14:24:47     44s] Set Default Net Delay as 0 ps.
[09/03 14:24:47     44s] Set Default Net Load as 0 pF. 
[09/03 14:24:47     44s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 14:24:47     44s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 14:24:47     44s] Set Using Default Delay Limit as 1000.
[09/03 14:24:47     44s] Set Default Net Delay as 1000 ps.
[09/03 14:24:47     44s] Set Default Net Load as 0.5 pF. 
[09/03 14:24:47     44s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/03 14:24:47     44s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1880.7M, EPOCH TIME: 1725353687.219756
[09/03 14:24:47     44s] Deleted 0 physical inst  (cell - / prefix -).
[09/03 14:24:47     44s] Did not delete 1054 physical insts as they were marked preplaced.
[09/03 14:24:47     44s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353687.219987
[09/03 14:24:47     44s] INFO: #ExclusiveGroups=0
[09/03 14:24:47     44s] INFO: There are no Exclusive Groups.
[09/03 14:24:47     44s] *** Starting "NanoPlace(TM) placement v#6 (mem=1880.7M)" ...
[09/03 14:24:48     45s] *** Build Buffered Sizing Timing Model
[09/03 14:24:48     45s] (cpu=0:00:01.6 mem=1880.7M) ***
[09/03 14:24:48     45s] *** Build Virtual Sizing Timing Model
[09/03 14:24:48     45s] (cpu=0:00:01.7 mem=1880.7M) ***
[09/03 14:24:48     45s] No user-set net weight.
[09/03 14:24:48     45s] Net fanout histogram:
[09/03 14:24:48     45s] 2		: 185 (4.0%) nets
[09/03 14:24:48     45s] 3		: 4160 (89.4%) nets
[09/03 14:24:48     45s] 4     -	14	: 243 (5.2%) nets
[09/03 14:24:48     45s] 15    -	39	: 64 (1.4%) nets
[09/03 14:24:48     45s] 40    -	79	: 0 (0.0%) nets
[09/03 14:24:48     45s] 80    -	159	: 0 (0.0%) nets
[09/03 14:24:48     45s] 160   -	319	: 0 (0.0%) nets
[09/03 14:24:48     45s] 320   -	639	: 0 (0.0%) nets
[09/03 14:24:48     45s] 640   -	1279	: 0 (0.0%) nets
[09/03 14:24:48     45s] 1280  -	2559	: 0 (0.0%) nets
[09/03 14:24:48     45s] 2560  -	5119	: 0 (0.0%) nets
[09/03 14:24:48     45s] 5120+		: 0 (0.0%) nets
[09/03 14:24:48     45s] no activity file in design. spp won't run.
[09/03 14:24:48     45s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/03 14:24:48     45s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[09/03 14:24:48     45s] Define the scan chains before using this option.
[09/03 14:24:48     45s] Type 'man IMPSP-9042' for more detail.
[09/03 14:24:48     45s] Processing tracks to init pin-track alignment.
[09/03 14:24:48     45s] z: 2, totalTracks: 1
[09/03 14:24:48     45s] z: 4, totalTracks: 1
[09/03 14:24:48     45s] z: 6, totalTracks: 1
[09/03 14:24:48     45s] z: 8, totalTracks: 1
[09/03 14:24:48     45s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:48     45s] All LLGs are deleted
[09/03 14:24:48     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:48     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:48     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1880.7M, EPOCH TIME: 1725353688.906924
[09/03 14:24:48     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.907182
[09/03 14:24:48     45s] #std cell=5642 (1054 fixed + 4588 movable) #buf cell=0 #inv cell=264 #block=0 (0 floating + 0 preplaced)
[09/03 14:24:48     45s] #ioInst=0 #net=4652 #term=15933 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=128
[09/03 14:24:48     45s] stdCell: 5642 single + 0 double + 0 multi
[09/03 14:24:48     45s] Total standard cell length = 10.8611 (mm), area = 0.0283 (mm^2)
[09/03 14:24:48     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1880.7M, EPOCH TIME: 1725353688.908481
[09/03 14:24:48     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:48     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:48     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1880.7M, EPOCH TIME: 1725353688.908646
[09/03 14:24:48     45s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:48     45s] Core basic site is gsclib090site
[09/03 14:24:48     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1880.7M, EPOCH TIME: 1725353688.916299
[09/03 14:24:48     45s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:48     45s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:24:48     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.916714
[09/03 14:24:48     45s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:24:48     45s] SiteArray: use 319,488 bytes
[09/03 14:24:48     45s] SiteArray: current memory after site array memory allocation 1880.7M
[09/03 14:24:48     45s] SiteArray: FP blocked sites are writable
[09/03 14:24:48     45s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:48     45s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1880.7M, EPOCH TIME: 1725353688.917940
[09/03 14:24:48     45s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.918104
[09/03 14:24:48     45s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:24:48     45s] Atter site array init, number of instance map data is 0.
[09/03 14:24:48     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1880.7M, EPOCH TIME: 1725353688.919281
[09/03 14:24:48     45s] 
[09/03 14:24:48     45s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:48     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1880.7M, EPOCH TIME: 1725353688.920842
[09/03 14:24:48     45s] 
[09/03 14:24:48     45s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:48     45s] Average module density = 0.721.
[09/03 14:24:48     45s] Density for the design = 0.721.
[09/03 14:24:48     45s]        = stdcell_area 35344 sites (26752 um^2) / alloc_area 49042 sites (37120 um^2).
[09/03 14:24:48     45s] Pin Density = 0.3115.
[09/03 14:24:48     45s]             = total # of pins 15933 / total area 51150.
[09/03 14:24:48     45s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1880.7M, EPOCH TIME: 1725353688.922056
[09/03 14:24:48     45s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.001, MEM:1880.7M, EPOCH TIME: 1725353688.922565
[09/03 14:24:48     45s] OPERPROF: Starting pre-place ADS at level 1, MEM:1880.7M, EPOCH TIME: 1725353688.922757
[09/03 14:24:48     45s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1880.7M, EPOCH TIME: 1725353688.924095
[09/03 14:24:48     45s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1880.7M, EPOCH TIME: 1725353688.924146
[09/03 14:24:48     45s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.924194
[09/03 14:24:48     45s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1880.7M, EPOCH TIME: 1725353688.924232
[09/03 14:24:48     45s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1880.7M, EPOCH TIME: 1725353688.924270
[09/03 14:24:48     45s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.924598
[09/03 14:24:48     45s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1880.7M, EPOCH TIME: 1725353688.924647
[09/03 14:24:48     45s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1880.7M, EPOCH TIME: 1725353688.924732
[09/03 14:24:48     45s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.001, MEM:1880.7M, EPOCH TIME: 1725353688.924770
[09/03 14:24:48     45s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:1880.7M, EPOCH TIME: 1725353688.924837
[09/03 14:24:48     45s] ADSU 0.721 -> 0.740. site 49042.000 -> 47773.600. GS 20.880
[09/03 14:24:48     45s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.004, MEM:1880.7M, EPOCH TIME: 1725353688.926887
[09/03 14:24:48     45s] OPERPROF: Starting spMPad at level 1, MEM:1877.7M, EPOCH TIME: 1725353688.927538
[09/03 14:24:48     45s] OPERPROF:   Starting spContextMPad at level 2, MEM:1877.7M, EPOCH TIME: 1725353688.927808
[09/03 14:24:48     45s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1877.7M, EPOCH TIME: 1725353688.927849
[09/03 14:24:48     45s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1877.7M, EPOCH TIME: 1725353688.927886
[09/03 14:24:48     45s] Initial padding reaches pin density 0.500 for top
[09/03 14:24:48     45s] InitPadU 0.740 -> 0.845 for top
[09/03 14:24:48     45s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1877.7M, EPOCH TIME: 1725353688.933057
[09/03 14:24:48     45s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1877.7M, EPOCH TIME: 1725353688.933523
[09/03 14:24:48     45s] === lastAutoLevel = 7 
[09/03 14:24:48     45s] OPERPROF: Starting spInitNetWt at level 1, MEM:1877.7M, EPOCH TIME: 1725353688.935948
[09/03 14:24:48     45s] no activity file in design. spp won't run.
[09/03 14:24:48     45s] [spp] 0
[09/03 14:24:48     45s] [adp] 0:1:1:3
[09/03 14:24:49     46s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.410, REAL:0.407, MEM:1891.2M, EPOCH TIME: 1725353689.343333
[09/03 14:24:49     46s] Clock gating cells determined by native netlist tracing.
[09/03 14:24:49     46s] no activity file in design. spp won't run.
[09/03 14:24:49     46s] no activity file in design. spp won't run.
[09/03 14:24:49     46s] OPERPROF: Starting npMain at level 1, MEM:1893.2M, EPOCH TIME: 1725353689.462223
[09/03 14:24:49     46s] OPERPROF:   Starting npPlace at level 2, MEM:1898.2M, EPOCH TIME: 1725353689.471934
[09/03 14:24:49     46s] Iteration  1: Total net bbox = 3.198e+04 (1.48e+04 1.72e+04)
[09/03 14:24:49     46s]               Est.  stn bbox = 3.917e+04 (1.58e+04 2.34e+04)
[09/03 14:24:49     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1898.2M
[09/03 14:24:49     46s] Iteration  2: Total net bbox = 3.198e+04 (1.48e+04 1.72e+04)
[09/03 14:24:49     46s]               Est.  stn bbox = 3.917e+04 (1.58e+04 2.34e+04)
[09/03 14:24:49     46s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1898.2M
[09/03 14:24:49     46s] Iteration  3: Total net bbox = 3.514e+04 (1.75e+04 1.76e+04)
[09/03 14:24:49     46s]               Est.  stn bbox = 4.393e+04 (1.94e+04 2.45e+04)
[09/03 14:24:49     46s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1906.3M
[09/03 14:24:49     46s] Total number of setup views is 1.
[09/03 14:24:49     46s] Total number of active setup views is 1.
[09/03 14:24:49     46s] Active setup views:
[09/03 14:24:49     46s]     setup
[09/03 14:24:50     47s] Iteration  4: Total net bbox = 5.156e+04 (3.13e+04 2.02e+04)
[09/03 14:24:50     47s]               Est.  stn bbox = 6.775e+04 (3.99e+04 2.79e+04)
[09/03 14:24:50     47s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1906.3M
[09/03 14:24:50     47s] Iteration  5: Total net bbox = 5.309e+04 (3.16e+04 2.14e+04)
[09/03 14:24:50     47s]               Est.  stn bbox = 7.157e+04 (4.24e+04 2.92e+04)
[09/03 14:24:50     47s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1906.3M
[09/03 14:24:50     47s] OPERPROF:   Finished npPlace at level 2, CPU:1.100, REAL:1.100, MEM:1906.3M, EPOCH TIME: 1725353690.571711
[09/03 14:24:50     47s] OPERPROF: Finished npMain at level 1, CPU:1.120, REAL:1.113, MEM:1906.3M, EPOCH TIME: 1725353690.575592
[09/03 14:24:50     47s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1906.3M, EPOCH TIME: 1725353690.577086
[09/03 14:24:50     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:50     47s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.001, MEM:1906.3M, EPOCH TIME: 1725353690.577798
[09/03 14:24:50     47s] OPERPROF: Starting npMain at level 1, MEM:1906.3M, EPOCH TIME: 1725353690.578143
[09/03 14:24:50     47s] OPERPROF:   Starting npPlace at level 2, MEM:1906.3M, EPOCH TIME: 1725353690.588998
[09/03 14:24:51     48s] Iteration  6: Total net bbox = 5.325e+04 (3.11e+04 2.22e+04)
[09/03 14:24:51     48s]               Est.  stn bbox = 7.209e+04 (4.21e+04 3.00e+04)
[09/03 14:24:51     48s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1908.1M
[09/03 14:24:51     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.670, REAL:0.667, MEM:1908.1M, EPOCH TIME: 1725353691.256143
[09/03 14:24:51     48s] OPERPROF: Finished npMain at level 1, CPU:0.680, REAL:0.682, MEM:1908.1M, EPOCH TIME: 1725353691.260250
[09/03 14:24:51     48s] Legalizing MH Cells... 0 / 0 (level 4)
[09/03 14:24:51     48s] No instances found in the vector
[09/03 14:24:51     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1908.1M, DRC: 0)
[09/03 14:24:51     48s] 0 (out of 0) MH cells were successfully legalized.
[09/03 14:24:51     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1908.1M, EPOCH TIME: 1725353691.260828
[09/03 14:24:51     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:51     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1908.1M, EPOCH TIME: 1725353691.261201
[09/03 14:24:51     48s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1908.1M, EPOCH TIME: 1725353691.261414
[09/03 14:24:51     48s] Starting Early Global Route rough congestion estimation: mem = 1908.1M
[09/03 14:24:51     48s] (I)      ==================== Layers =====================
[09/03 14:24:51     48s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:51     48s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 14:24:51     48s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:51     48s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 14:24:51     48s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 14:24:51     48s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:51     48s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 14:24:51     48s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 14:24:51     48s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 14:24:51     48s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 14:24:51     48s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 14:24:51     48s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 14:24:51     48s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 14:24:51     48s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 14:24:51     48s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 14:24:51     48s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:51     48s] (I)      Started Import and model ( Curr Mem: 1908.07 MB )
[09/03 14:24:51     48s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:51     48s] (I)      == Non-default Options ==
[09/03 14:24:51     48s] (I)      Print mode                                         : 2
[09/03 14:24:51     48s] (I)      Stop if highly congested                           : false
[09/03 14:24:51     48s] (I)      Maximum routing layer                              : 9
[09/03 14:24:51     48s] (I)      Assign partition pins                              : false
[09/03 14:24:51     48s] (I)      Support large GCell                                : true
[09/03 14:24:51     48s] (I)      Number of threads                                  : 1
[09/03 14:24:51     48s] (I)      Number of rows per GCell                           : 5
[09/03 14:24:51     48s] (I)      Max num rows per GCell                             : 32
[09/03 14:24:51     48s] (I)      Method to set GCell size                           : row
[09/03 14:24:51     48s] (I)      Counted 1207 PG shapes. We will not process PG shapes layer by layer.
[09/03 14:24:51     48s] (I)      Use row-based GCell size
[09/03 14:24:51     48s] (I)      Use row-based GCell align
[09/03 14:24:51     48s] (I)      layer 0 area = 280000
[09/03 14:24:51     48s] (I)      layer 1 area = 320000
[09/03 14:24:51     48s] (I)      layer 2 area = 320000
[09/03 14:24:51     48s] (I)      layer 3 area = 320000
[09/03 14:24:51     48s] (I)      layer 4 area = 320000
[09/03 14:24:51     48s] (I)      layer 5 area = 320000
[09/03 14:24:51     48s] (I)      layer 6 area = 320000
[09/03 14:24:51     48s] (I)      layer 7 area = 800000
[09/03 14:24:51     48s] (I)      layer 8 area = 800000
[09/03 14:24:51     48s] (I)      GCell unit size   : 5220
[09/03 14:24:51     48s] (I)      GCell multiplier  : 5
[09/03 14:24:51     48s] (I)      GCell row height  : 5220
[09/03 14:24:51     48s] (I)      Actual row height : 5220
[09/03 14:24:51     48s] (I)      GCell align ref   : 20300 20300
[09/03 14:24:51     48s] [NR-eGR] Track table information for default rule: 
[09/03 14:24:51     48s] [NR-eGR] Metal1 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal2 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal3 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal4 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal5 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal6 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal7 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal8 has single uniform track structure
[09/03 14:24:51     48s] [NR-eGR] Metal9 has single uniform track structure
[09/03 14:24:51     48s] (I)      =============== Default via ================
[09/03 14:24:51     48s] (I)      +---+------------------+-------------------+
[09/03 14:24:51     48s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 14:24:51     48s] (I)      +---+------------------+-------------------+
[09/03 14:24:51     48s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 14:24:51     48s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 14:24:51     48s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 14:24:51     48s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 14:24:51     48s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 14:24:51     48s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 14:24:51     48s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 14:24:51     48s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 14:24:51     48s] (I)      +---+------------------+-------------------+
[09/03 14:24:51     48s] [NR-eGR] Read 1872 PG shapes
[09/03 14:24:51     48s] [NR-eGR] Read 0 clock shapes
[09/03 14:24:51     48s] [NR-eGR] Read 0 other shapes
[09/03 14:24:51     48s] [NR-eGR] #Routing Blockages  : 0
[09/03 14:24:51     48s] [NR-eGR] #Instance Blockages : 0
[09/03 14:24:51     48s] [NR-eGR] #PG Blockages       : 1872
[09/03 14:24:51     48s] [NR-eGR] #Halo Blockages     : 0
[09/03 14:24:51     48s] [NR-eGR] #Boundary Blockages : 0
[09/03 14:24:51     48s] [NR-eGR] #Clock Blockages    : 0
[09/03 14:24:51     48s] [NR-eGR] #Other Blockages    : 0
[09/03 14:24:51     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 14:24:51     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 14:24:51     48s] [NR-eGR] Read 4652 nets ( ignored 0 )
[09/03 14:24:51     48s] (I)      early_global_route_priority property id does not exist.
[09/03 14:24:51     48s] (I)      Read Num Blocks=1872  Num Prerouted Wires=0  Num CS=0
[09/03 14:24:51     48s] (I)      Layer 1 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 2 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 3 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 4 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 5 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 6 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[09/03 14:24:51     48s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[09/03 14:24:51     48s] (I)      Number of ignored nets                =      0
[09/03 14:24:51     48s] (I)      Number of connected nets              =      0
[09/03 14:24:51     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 14:24:51     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 14:24:51     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 14:24:51     48s] (I)      Ndr track 0 does not exist
[09/03 14:24:51     48s] (I)      ---------------------Grid Graph Info--------------------
[09/03 14:24:51     48s] (I)      Routing area        : (0, 0) - (519100, 364240)
[09/03 14:24:51     48s] (I)      Core area           : (20300, 20300) - (498800, 343940)
[09/03 14:24:51     48s] (I)      Site width          :   580  (dbu)
[09/03 14:24:51     48s] (I)      Row height          :  5220  (dbu)
[09/03 14:24:51     48s] (I)      GCell row height    :  5220  (dbu)
[09/03 14:24:51     48s] (I)      GCell width         : 26100  (dbu)
[09/03 14:24:51     48s] (I)      GCell height        : 26100  (dbu)
[09/03 14:24:51     48s] (I)      Grid                :    20    14     9
[09/03 14:24:51     48s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 14:24:51     48s] (I)      Vertical capacity   :     0 26100     0 26100     0 26100     0 26100     0
[09/03 14:24:51     48s] (I)      Horizontal capacity :     0     0 26100     0 26100     0 26100     0 26100
[09/03 14:24:51     48s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 14:24:51     48s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 14:24:51     48s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 14:24:51     48s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 14:24:51     48s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 14:24:51     48s] (I)      Num tracks per GCell: 54.38 45.00 45.00 45.00 45.00 45.00 45.00 15.00 15.00
[09/03 14:24:51     48s] (I)      Total num of tracks :   628   895   628   895   628   895   628   297   208
[09/03 14:24:51     48s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 14:24:51     48s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 14:24:51     48s] (I)      --------------------------------------------------------
[09/03 14:24:51     48s] 
[09/03 14:24:51     48s] [NR-eGR] ============ Routing rule table ============
[09/03 14:24:51     48s] [NR-eGR] Rule id: 0  Nets: 4652
[09/03 14:24:51     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 14:24:51     48s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 14:24:51     48s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 14:24:51     48s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:51     48s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:51     48s] [NR-eGR] ========================================
[09/03 14:24:51     48s] [NR-eGR] 
[09/03 14:24:51     48s] (I)      =============== Blocked Tracks ===============
[09/03 14:24:51     48s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:51     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 14:24:51     48s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:51     48s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 14:24:51     48s] (I)      |     2 |   12530 |      406 |         3.24% |
[09/03 14:24:51     48s] (I)      |     3 |   12560 |      504 |         4.01% |
[09/03 14:24:51     48s] (I)      |     4 |   12530 |      406 |         3.24% |
[09/03 14:24:51     48s] (I)      |     5 |   12560 |      504 |         4.01% |
[09/03 14:24:51     48s] (I)      |     6 |   12530 |      406 |         3.24% |
[09/03 14:24:51     48s] (I)      |     7 |   12560 |      504 |         4.01% |
[09/03 14:24:51     48s] (I)      |     8 |    4158 |      634 |        15.25% |
[09/03 14:24:51     48s] (I)      |     9 |    4160 |      922 |        22.16% |
[09/03 14:24:51     48s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:51     48s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1908.07 MB )
[09/03 14:24:51     48s] (I)      Reset routing kernel
[09/03 14:24:51     48s] (I)      numLocalWires=14349  numGlobalNetBranches=2593  numLocalNetBranches=4605
[09/03 14:24:51     48s] (I)      totalPins=15933  totalGlobalPin=6410 (40.23%)
[09/03 14:24:51     48s] (I)      total 2D Cap : 81249 = (40431 H, 40818 V)
[09/03 14:24:51     48s] (I)      
[09/03 14:24:51     48s] (I)      ============  Phase 1a Route ============
[09/03 14:24:51     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/03 14:24:51     48s] (I)      Usage: 5057 = (2969 H, 2088 V) = (7.34% H, 5.12% V) = (3.875e+04um H, 2.725e+04um V)
[09/03 14:24:51     48s] (I)      
[09/03 14:24:51     48s] (I)      ============  Phase 1b Route ============
[09/03 14:24:51     48s] (I)      Usage: 5057 = (2969 H, 2088 V) = (7.34% H, 5.12% V) = (3.875e+04um H, 2.725e+04um V)
[09/03 14:24:51     48s] (I)      eGR overflow: 0.00% H + 0.00% V
[09/03 14:24:51     48s] 
[09/03 14:24:51     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 14:24:51     48s] Finished Early Global Route rough congestion estimation: mem = 1908.1M
[09/03 14:24:51     48s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.010, REAL:0.016, MEM:1908.1M, EPOCH TIME: 1725353691.277369
[09/03 14:24:51     48s] earlyGlobalRoute rough estimation gcell size 5 row height
[09/03 14:24:51     48s] OPERPROF: Starting CDPad at level 1, MEM:1908.1M, EPOCH TIME: 1725353691.277444
[09/03 14:24:51     48s] CDPadU 0.845 -> 0.845. R=0.740, N=4588, GS=13.050
[09/03 14:24:51     48s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.006, MEM:1908.1M, EPOCH TIME: 1725353691.283294
[09/03 14:24:51     48s] OPERPROF: Starting npMain at level 1, MEM:1908.1M, EPOCH TIME: 1725353691.283560
[09/03 14:24:51     48s] OPERPROF:   Starting npPlace at level 2, MEM:1908.1M, EPOCH TIME: 1725353691.289336
[09/03 14:24:51     48s] OPERPROF:   Finished npPlace at level 2, CPU:0.010, REAL:0.005, MEM:1914.8M, EPOCH TIME: 1725353691.294756
[09/03 14:24:51     48s] OPERPROF: Finished npMain at level 1, CPU:0.010, REAL:0.013, MEM:1914.8M, EPOCH TIME: 1725353691.296831
[09/03 14:24:51     48s] Global placement CDP skipped at cutLevel 7.
[09/03 14:24:51     48s] Iteration  7: Total net bbox = 5.464e+04 (3.19e+04 2.27e+04)
[09/03 14:24:51     48s]               Est.  stn bbox = 7.348e+04 (4.29e+04 3.06e+04)
[09/03 14:24:51     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1914.8M
[09/03 14:24:51     48s] 
[09/03 14:24:51     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/03 14:24:51     48s] TLC MultiMap info (StdDelay):
[09/03 14:24:51     48s]   : min_delay + min_timing + 1 + no RcCorner := 11ps
[09/03 14:24:51     48s]   : min_delay + min_timing + 1 + default_rc_corner := 12.1ps
[09/03 14:24:51     48s]   : max_delay + max_timing + 1 + no RcCorner := 33ps
[09/03 14:24:51     48s]   : max_delay + max_timing + 1 + default_rc_corner := 35.9ps
[09/03 14:24:51     48s]  Setting StdDelay to: 35.9ps
[09/03 14:24:51     48s] 
[09/03 14:24:51     48s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/03 14:24:51     48s] nrCritNet: 0.00% ( 0 / 4652 ) cutoffSlk: 214748364.7ps stdDelay: 35.9ps
[09/03 14:24:51     48s] nrCritNet: 0.00% ( 0 / 4652 ) cutoffSlk: 214748364.7ps stdDelay: 35.9ps
[09/03 14:24:51     48s] Iteration  8: Total net bbox = 5.464e+04 (3.19e+04 2.27e+04)
[09/03 14:24:51     48s]               Est.  stn bbox = 7.348e+04 (4.29e+04 3.06e+04)
[09/03 14:24:51     48s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 1914.8M
[09/03 14:24:51     48s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:1914.8M, EPOCH TIME: 1725353691.798632
[09/03 14:24:51     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/03 14:24:51     48s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:1914.8M, EPOCH TIME: 1725353691.798881
[09/03 14:24:51     48s] Legalizing MH Cells... 0 / 0 (level 7)
[09/03 14:24:51     48s] No instances found in the vector
[09/03 14:24:51     48s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1914.8M, DRC: 0)
[09/03 14:24:51     48s] 0 (out of 0) MH cells were successfully legalized.
[09/03 14:24:51     48s] OPERPROF: Starting npMain at level 1, MEM:1914.8M, EPOCH TIME: 1725353691.799138
[09/03 14:24:51     48s] OPERPROF:   Starting npPlace at level 2, MEM:1914.8M, EPOCH TIME: 1725353691.804671
[09/03 14:24:53     50s] GP RA stats: MHOnly 0 nrInst 4588 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/03 14:24:54     51s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:1914.8M, EPOCH TIME: 1725353694.178552
[09/03 14:24:54     51s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:1914.8M, EPOCH TIME: 1725353694.178629
[09/03 14:24:54     51s] Iteration  9: Total net bbox = 5.271e+04 (2.98e+04 2.29e+04)
[09/03 14:24:54     51s]               Est.  stn bbox = 7.061e+04 (3.99e+04 3.07e+04)
[09/03 14:24:54     51s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 1908.8M
[09/03 14:24:54     51s] OPERPROF:   Finished npPlace at level 2, CPU:2.380, REAL:2.375, MEM:1908.8M, EPOCH TIME: 1725353694.179488
[09/03 14:24:54     51s] OPERPROF: Finished npMain at level 1, CPU:2.400, REAL:2.383, MEM:1908.8M, EPOCH TIME: 1725353694.181672
[09/03 14:24:54     51s] Iteration 10: Total net bbox = 5.511e+04 (3.09e+04 2.42e+04)
[09/03 14:24:54     51s]               Est.  stn bbox = 7.301e+04 (4.10e+04 3.20e+04)
[09/03 14:24:54     51s]               cpu = 0:00:02.4 real = 0:00:03.0 mem = 1908.8M
[09/03 14:24:54     51s] Iteration 11: Total net bbox = 5.511e+04 (3.09e+04 2.42e+04)
[09/03 14:24:54     51s]               Est.  stn bbox = 7.301e+04 (4.10e+04 3.20e+04)
[09/03 14:24:54     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1908.8M
[09/03 14:24:54     51s] [adp] clock
[09/03 14:24:54     51s] [adp] weight, nr nets, wire length
[09/03 14:24:54     51s] [adp]      0        0  0.000000
[09/03 14:24:54     51s] [adp] data
[09/03 14:24:54     51s] [adp] weight, nr nets, wire length
[09/03 14:24:54     51s] [adp]      0     4652  55148.914000
[09/03 14:24:54     51s] [adp] 0.000000|0.000000|0.000000
[09/03 14:24:54     51s] Iteration 12: Total net bbox = 5.511e+04 (3.09e+04 2.42e+04)
[09/03 14:24:54     51s]               Est.  stn bbox = 7.301e+04 (4.10e+04 3.20e+04)
[09/03 14:24:54     51s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1908.8M
[09/03 14:24:54     51s] *** cost = 5.511e+04 (3.09e+04 2.42e+04) (cpu for global=0:00:04.9) real=0:00:05.0***
[09/03 14:24:54     51s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/03 14:24:54     51s] Saved padding area to DB
[09/03 14:24:54     51s] All LLGs are deleted
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1054).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1908.8M, EPOCH TIME: 1725353694.189425
[09/03 14:24:54     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.189599
[09/03 14:24:54     51s] Solver runtime cpu: 0:00:04.0 real: 0:00:04.0
[09/03 14:24:54     51s] Core Placement runtime cpu: 0:00:04.2 real: 0:00:05.0
[09/03 14:24:54     51s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/03 14:24:54     51s] Type 'man IMPSP-9025' for more detail.
[09/03 14:24:54     51s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1908.8M, EPOCH TIME: 1725353694.190248
[09/03 14:24:54     51s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1908.8M, EPOCH TIME: 1725353694.190290
[09/03 14:24:54     51s] Processing tracks to init pin-track alignment.
[09/03 14:24:54     51s] z: 2, totalTracks: 1
[09/03 14:24:54     51s] z: 4, totalTracks: 1
[09/03 14:24:54     51s] z: 6, totalTracks: 1
[09/03 14:24:54     51s] z: 8, totalTracks: 1
[09/03 14:24:54     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:54     51s] All LLGs are deleted
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1908.8M, EPOCH TIME: 1725353694.192313
[09/03 14:24:54     51s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.192454
[09/03 14:24:54     51s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1908.8M, EPOCH TIME: 1725353694.193030
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1908.8M, EPOCH TIME: 1725353694.193224
[09/03 14:24:54     51s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:54     51s] Core basic site is gsclib090site
[09/03 14:24:54     51s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1908.8M, EPOCH TIME: 1725353694.198535
[09/03 14:24:54     51s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:54     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 14:24:54     51s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.198849
[09/03 14:24:54     51s] Fast DP-INIT is on for default
[09/03 14:24:54     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:54     51s] Atter site array init, number of instance map data is 0.
[09/03 14:24:54     51s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.007, MEM:1908.8M, EPOCH TIME: 1725353694.199942
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:54     51s] OPERPROF:       Starting CMU at level 4, MEM:1908.8M, EPOCH TIME: 1725353694.201007
[09/03 14:24:54     51s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.201279
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] Bad Lib Cell Checking (CMU) is done! (0)
[09/03 14:24:54     51s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.009, MEM:1908.8M, EPOCH TIME: 1725353694.201552
[09/03 14:24:54     51s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1908.8M, EPOCH TIME: 1725353694.201575
[09/03 14:24:54     51s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.201596
[09/03 14:24:54     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1908.8MB).
[09/03 14:24:54     51s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:1908.8M, EPOCH TIME: 1725353694.202347
[09/03 14:24:54     51s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:1908.8M, EPOCH TIME: 1725353694.202363
[09/03 14:24:54     51s] TDRefine: refinePlace mode is spiral
[09/03 14:24:54     51s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11226.2
[09/03 14:24:54     51s] OPERPROF: Starting RefinePlace at level 1, MEM:1908.8M, EPOCH TIME: 1725353694.202389
[09/03 14:24:54     51s] *** Starting refinePlace (0:00:51.1 mem=1908.8M) ***
[09/03 14:24:54     51s] Total net bbox length = 5.515e+04 (3.091e+04 2.424e+04) (ext = 2.911e+03)
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:54     51s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/03 14:24:54     51s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:54     51s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:54     51s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1908.8M, EPOCH TIME: 1725353694.205857
[09/03 14:24:54     51s] Starting refinePlace ...
[09/03 14:24:54     51s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:54     51s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:54     51s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:1908.8M, EPOCH TIME: 1725353694.210706
[09/03 14:24:54     51s] DDP initSite1 nrRow 62 nrJob 62
[09/03 14:24:54     51s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:1908.8M, EPOCH TIME: 1725353694.210747
[09/03 14:24:54     51s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.210783
[09/03 14:24:54     51s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:1908.8M, EPOCH TIME: 1725353694.210802
[09/03 14:24:54     51s] DDP markSite nrRow 62 nrJob 62
[09/03 14:24:54     51s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.210887
[09/03 14:24:54     51s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.210906
[09/03 14:24:54     51s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:1908.8M, EPOCH TIME: 1725353694.211431
[09/03 14:24:54     51s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:1908.8M, EPOCH TIME: 1725353694.211453
[09/03 14:24:54     51s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.211865
[09/03 14:24:54     51s] ** Cut row section cpu time 0:00:00.0.
[09/03 14:24:54     51s]  ** Cut row section real time 0:00:00.0.
[09/03 14:24:54     51s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.211908
[09/03 14:24:54     51s]   Spread Effort: high, standalone mode, useDDP on.
[09/03 14:24:54     51s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1908.8MB) @(0:00:51.1 - 0:00:51.1).
[09/03 14:24:54     51s] Move report: preRPlace moves 4588 insts, mean move: 0.58 um, max move: 4.84 um 
[09/03 14:24:54     51s] 	Max move on inst (g56620): (204.53, 46.70) --> (206.77, 49.30)
[09/03 14:24:54     51s] 	Length: 8 sites, height: 1 rows, site name: gsclib090site, cell type: OAI22XL
[09/03 14:24:54     51s] wireLenOptFixPriorityInst 0 inst fixed
[09/03 14:24:54     51s] Placement tweakage begins.
[09/03 14:24:54     51s] wire length = 7.019e+04
[09/03 14:24:54     51s] wire length = 6.664e+04
[09/03 14:24:54     51s] Placement tweakage ends.
[09/03 14:24:54     51s] Move report: tweak moves 1108 insts, mean move: 2.57 um, max move: 11.02 um 
[09/03 14:24:54     51s] 	Max move on inst (g59096): (52.49, 88.45) --> (41.47, 88.45)
[09/03 14:24:54     51s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1908.8MB) @(0:00:51.1 - 0:00:51.3).
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] Running Spiral with 1 thread in Normal Mode  fetchWidth=12 
[09/03 14:24:54     51s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/03 14:24:54     51s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/03 14:24:54     51s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/03 14:24:54     51s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1908.8MB) @(0:00:51.3 - 0:00:51.3).
[09/03 14:24:54     51s] Move report: Detail placement moves 4588 insts, mean move: 0.88 um, max move: 10.43 um 
[09/03 14:24:54     51s] 	Max move on inst (g59096): (51.89, 88.46) --> (41.47, 88.45)
[09/03 14:24:54     51s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1908.8MB
[09/03 14:24:54     51s] Statistics of distance of Instance movement in refine placement:
[09/03 14:24:54     51s]   maximum (X+Y) =        10.43 um
[09/03 14:24:54     51s]   inst (g59096) with max move: (51.8905, 88.4555) -> (41.47, 88.45)
[09/03 14:24:54     51s]   mean    (X+Y) =         0.88 um
[09/03 14:24:54     51s] Summary Report:
[09/03 14:24:54     51s] Instances move: 4588 (out of 4588 movable)
[09/03 14:24:54     51s] Instances flipped: 0
[09/03 14:24:54     51s] Mean displacement: 0.88 um
[09/03 14:24:54     51s] Max displacement: 10.43 um (Instance: g59096) (51.8905, 88.4555) -> (41.47, 88.45)
[09/03 14:24:54     51s] 	Length: 4 sites, height: 1 rows, site name: gsclib090site, cell type: NAND2XL
[09/03 14:24:54     51s] Total instances moved : 4588
[09/03 14:24:54     51s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.240, REAL:0.241, MEM:1908.8M, EPOCH TIME: 1725353694.446838
[09/03 14:24:54     51s] Total net bbox length = 5.458e+04 (3.005e+04 2.453e+04) (ext = 2.864e+03)
[09/03 14:24:54     51s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1908.8MB
[09/03 14:24:54     51s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1908.8MB) @(0:00:51.1 - 0:00:51.3).
[09/03 14:24:54     51s] *** Finished refinePlace (0:00:51.3 mem=1908.8M) ***
[09/03 14:24:54     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11226.2
[09/03 14:24:54     51s] OPERPROF: Finished RefinePlace at level 1, CPU:0.240, REAL:0.245, MEM:1908.8M, EPOCH TIME: 1725353694.447568
[09/03 14:24:54     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1908.8M, EPOCH TIME: 1725353694.447588
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5642).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] All LLGs are deleted
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1908.8M, EPOCH TIME: 1725353694.449292
[09/03 14:24:54     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1908.8M, EPOCH TIME: 1725353694.449448
[09/03 14:24:54     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.003, MEM:1905.8M, EPOCH TIME: 1725353694.450406
[09/03 14:24:54     51s] *** End of Placement (cpu=0:00:07.3, real=0:00:07.0, mem=1905.8M) ***
[09/03 14:24:54     51s] Processing tracks to init pin-track alignment.
[09/03 14:24:54     51s] z: 2, totalTracks: 1
[09/03 14:24:54     51s] z: 4, totalTracks: 1
[09/03 14:24:54     51s] z: 6, totalTracks: 1
[09/03 14:24:54     51s] z: 8, totalTracks: 1
[09/03 14:24:54     51s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:24:54     51s] All LLGs are deleted
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1905.8M, EPOCH TIME: 1725353694.452650
[09/03 14:24:54     51s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1905.8M, EPOCH TIME: 1725353694.452831
[09/03 14:24:54     51s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1905.8M, EPOCH TIME: 1725353694.453378
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1905.8M, EPOCH TIME: 1725353694.453487
[09/03 14:24:54     51s] Max number of tech site patterns supported in site array is 256.
[09/03 14:24:54     51s] Core basic site is gsclib090site
[09/03 14:24:54     51s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1905.8M, EPOCH TIME: 1725353694.458877
[09/03 14:24:54     51s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:24:54     51s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/03 14:24:54     51s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1905.8M, EPOCH TIME: 1725353694.459198
[09/03 14:24:54     51s] Fast DP-INIT is on for default
[09/03 14:24:54     51s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:24:54     51s] Atter site array init, number of instance map data is 0.
[09/03 14:24:54     51s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.007, MEM:1905.8M, EPOCH TIME: 1725353694.460298
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:24:54     51s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1905.8M, EPOCH TIME: 1725353694.461227
[09/03 14:24:54     51s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:1905.8M, EPOCH TIME: 1725353694.461576
[09/03 14:24:54     51s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:1905.8M, EPOCH TIME: 1725353694.461959
[09/03 14:24:54     51s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:1905.8M, EPOCH TIME: 1725353694.462652
[09/03 14:24:54     51s] default core: bins with density > 0.750 = 42.86 % ( 30 / 70 )
[09/03 14:24:54     51s] Density distribution unevenness ratio = 7.457%
[09/03 14:24:54     51s] Density distribution unevenness ratio (U70) = 7.457%
[09/03 14:24:54     51s] Density distribution unevenness ratio (U80) = 3.148%
[09/03 14:24:54     51s] Density distribution unevenness ratio (U90) = 0.232%
[09/03 14:24:54     51s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:1905.8M, EPOCH TIME: 1725353694.462748
[09/03 14:24:54     51s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1905.8M, EPOCH TIME: 1725353694.462768
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1054).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] All LLGs are deleted
[09/03 14:24:54     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:24:54     51s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1905.8M, EPOCH TIME: 1725353694.463899
[09/03 14:24:54     51s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1905.8M, EPOCH TIME: 1725353694.464067
[09/03 14:24:54     51s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1905.8M, EPOCH TIME: 1725353694.464538
[09/03 14:24:54     51s] *** Free Virtual Timing Model ...(mem=1905.8M)
[09/03 14:24:54     51s] Starting IO pin assignment...
[09/03 14:24:54     51s] The design is not routed. Using placement based method for pin assignment.
[09/03 14:24:54     51s] Completed IO pin assignment.
[09/03 14:24:54     51s] **INFO: Enable pre-place timing setting for timing analysis
[09/03 14:24:54     51s] Set Using Default Delay Limit as 101.
[09/03 14:24:54     51s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/03 14:24:54     51s] Set Default Net Delay as 0 ps.
[09/03 14:24:54     51s] Set Default Net Load as 0 pF. 
[09/03 14:24:54     51s] **INFO: Analyzing IO path groups for slack adjustment
[09/03 14:24:54     51s] **INFO: Disable pre-place timing setting for timing analysis
[09/03 14:24:54     51s] Set Using Default Delay Limit as 1000.
[09/03 14:24:54     51s] Set Default Net Delay as 1000 ps.
[09/03 14:24:54     51s] Set Default Net Load as 0.5 pF. 
[09/03 14:24:54     51s] Info: Disable timing driven in postCTS congRepair.
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] Starting congRepair ...
[09/03 14:24:54     51s] User Input Parameters:
[09/03 14:24:54     51s] - Congestion Driven    : On
[09/03 14:24:54     51s] - Timing Driven        : Off
[09/03 14:24:54     51s] - Area-Violation Based : On
[09/03 14:24:54     51s] - Start Rollback Level : -5
[09/03 14:24:54     51s] - Legalized            : On
[09/03 14:24:54     51s] - Window Based         : Off
[09/03 14:24:54     51s] - eDen incr mode       : Off
[09/03 14:24:54     51s] - Small incr mode      : Off
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1896.3M, EPOCH TIME: 1725353694.501058
[09/03 14:24:54     51s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1896.3M, EPOCH TIME: 1725353694.502972
[09/03 14:24:54     51s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1896.3M, EPOCH TIME: 1725353694.503043
[09/03 14:24:54     51s] Starting Early Global Route congestion estimation: mem = 1896.3M
[09/03 14:24:54     51s] (I)      ==================== Layers =====================
[09/03 14:24:54     51s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:54     51s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[09/03 14:24:54     51s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:54     51s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[09/03 14:24:54     51s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[09/03 14:24:54     51s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:54     51s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[09/03 14:24:54     51s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[09/03 14:24:54     51s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[09/03 14:24:54     51s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[09/03 14:24:54     51s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[09/03 14:24:54     51s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[09/03 14:24:54     51s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[09/03 14:24:54     51s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[09/03 14:24:54     51s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[09/03 14:24:54     51s] (I)      +-----+----+---------+---------+--------+-------+
[09/03 14:24:54     51s] (I)      Started Import and model ( Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      Default pattern map key = WA_32_default.
[09/03 14:24:54     51s] (I)      == Non-default Options ==
[09/03 14:24:54     51s] (I)      Maximum routing layer                              : 9
[09/03 14:24:54     51s] (I)      Number of threads                                  : 1
[09/03 14:24:54     51s] (I)      Use non-blocking free Dbs wires                    : false
[09/03 14:24:54     51s] (I)      Method to set GCell size                           : row
[09/03 14:24:54     51s] (I)      Counted 1207 PG shapes. We will not process PG shapes layer by layer.
[09/03 14:24:54     51s] (I)      Use row-based GCell size
[09/03 14:24:54     51s] (I)      Use row-based GCell align
[09/03 14:24:54     51s] (I)      layer 0 area = 280000
[09/03 14:24:54     51s] (I)      layer 1 area = 320000
[09/03 14:24:54     51s] (I)      layer 2 area = 320000
[09/03 14:24:54     51s] (I)      layer 3 area = 320000
[09/03 14:24:54     51s] (I)      layer 4 area = 320000
[09/03 14:24:54     51s] (I)      layer 5 area = 320000
[09/03 14:24:54     51s] (I)      layer 6 area = 320000
[09/03 14:24:54     51s] (I)      layer 7 area = 800000
[09/03 14:24:54     51s] (I)      layer 8 area = 800000
[09/03 14:24:54     51s] (I)      GCell unit size   : 5220
[09/03 14:24:54     51s] (I)      GCell multiplier  : 1
[09/03 14:24:54     51s] (I)      GCell row height  : 5220
[09/03 14:24:54     51s] (I)      Actual row height : 5220
[09/03 14:24:54     51s] (I)      GCell align ref   : 20300 20300
[09/03 14:24:54     51s] [NR-eGR] Track table information for default rule: 
[09/03 14:24:54     51s] [NR-eGR] Metal1 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal2 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal3 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal4 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal5 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal6 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal7 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal8 has single uniform track structure
[09/03 14:24:54     51s] [NR-eGR] Metal9 has single uniform track structure
[09/03 14:24:54     51s] (I)      =============== Default via ================
[09/03 14:24:54     51s] (I)      +---+------------------+-------------------+
[09/03 14:24:54     51s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[09/03 14:24:54     51s] (I)      +---+------------------+-------------------+
[09/03 14:24:54     51s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[09/03 14:24:54     51s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[09/03 14:24:54     51s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[09/03 14:24:54     51s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[09/03 14:24:54     51s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[09/03 14:24:54     51s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[09/03 14:24:54     51s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[09/03 14:24:54     51s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[09/03 14:24:54     51s] (I)      +---+------------------+-------------------+
[09/03 14:24:54     51s] [NR-eGR] Read 1872 PG shapes
[09/03 14:24:54     51s] [NR-eGR] Read 0 clock shapes
[09/03 14:24:54     51s] [NR-eGR] Read 0 other shapes
[09/03 14:24:54     51s] [NR-eGR] #Routing Blockages  : 0
[09/03 14:24:54     51s] [NR-eGR] #Instance Blockages : 0
[09/03 14:24:54     51s] [NR-eGR] #PG Blockages       : 1872
[09/03 14:24:54     51s] [NR-eGR] #Halo Blockages     : 0
[09/03 14:24:54     51s] [NR-eGR] #Boundary Blockages : 0
[09/03 14:24:54     51s] [NR-eGR] #Clock Blockages    : 0
[09/03 14:24:54     51s] [NR-eGR] #Other Blockages    : 0
[09/03 14:24:54     51s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/03 14:24:54     51s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/03 14:24:54     51s] [NR-eGR] Read 4652 nets ( ignored 0 )
[09/03 14:24:54     51s] (I)      early_global_route_priority property id does not exist.
[09/03 14:24:54     51s] (I)      Read Num Blocks=1872  Num Prerouted Wires=0  Num CS=0
[09/03 14:24:54     51s] (I)      Layer 1 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 2 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 3 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 4 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 5 (V) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 6 (H) : #blockages 252 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 7 (V) : #blockages 246 : #preroutes 0
[09/03 14:24:54     51s] (I)      Layer 8 (H) : #blockages 114 : #preroutes 0
[09/03 14:24:54     51s] (I)      Number of ignored nets                =      0
[09/03 14:24:54     51s] (I)      Number of connected nets              =      0
[09/03 14:24:54     51s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of clock nets                  =      0.  Ignored: No
[09/03 14:24:54     51s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/03 14:24:54     51s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/03 14:24:54     51s] (I)      Ndr track 0 does not exist
[09/03 14:24:54     51s] (I)      ---------------------Grid Graph Info--------------------
[09/03 14:24:54     51s] (I)      Routing area        : (0, 0) - (519100, 364240)
[09/03 14:24:54     51s] (I)      Core area           : (20300, 20300) - (498800, 343940)
[09/03 14:24:54     51s] (I)      Site width          :   580  (dbu)
[09/03 14:24:54     51s] (I)      Row height          :  5220  (dbu)
[09/03 14:24:54     51s] (I)      GCell row height    :  5220  (dbu)
[09/03 14:24:54     51s] (I)      GCell width         :  5220  (dbu)
[09/03 14:24:54     51s] (I)      GCell height        :  5220  (dbu)
[09/03 14:24:54     51s] (I)      Grid                :    99    69     9
[09/03 14:24:54     51s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[09/03 14:24:54     51s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[09/03 14:24:54     51s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[09/03 14:24:54     51s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[09/03 14:24:54     51s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[09/03 14:24:54     51s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[09/03 14:24:54     51s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[09/03 14:24:54     51s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[09/03 14:24:54     51s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[09/03 14:24:54     51s] (I)      Total num of tracks :   628   895   628   895   628   895   628   297   208
[09/03 14:24:54     51s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[09/03 14:24:54     51s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[09/03 14:24:54     51s] (I)      --------------------------------------------------------
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] [NR-eGR] ============ Routing rule table ============
[09/03 14:24:54     51s] [NR-eGR] Rule id: 0  Nets: 4652
[09/03 14:24:54     51s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/03 14:24:54     51s] (I)                    Layer    2    3    4    5    6    7     8     9 
[09/03 14:24:54     51s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[09/03 14:24:54     51s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:54     51s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[09/03 14:24:54     51s] [NR-eGR] ========================================
[09/03 14:24:54     51s] [NR-eGR] 
[09/03 14:24:54     51s] (I)      =============== Blocked Tracks ===============
[09/03 14:24:54     51s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:54     51s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/03 14:24:54     51s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:54     51s] (I)      |     1 |       0 |        0 |         0.00% |
[09/03 14:24:54     51s] (I)      |     2 |   61755 |     1892 |         3.06% |
[09/03 14:24:54     51s] (I)      |     3 |   62172 |      880 |         1.42% |
[09/03 14:24:54     51s] (I)      |     4 |   61755 |     1892 |         3.06% |
[09/03 14:24:54     51s] (I)      |     5 |   62172 |      880 |         1.42% |
[09/03 14:24:54     51s] (I)      |     6 |   61755 |     1892 |         3.06% |
[09/03 14:24:54     51s] (I)      |     7 |   62172 |      880 |         1.42% |
[09/03 14:24:54     51s] (I)      |     8 |   20493 |     3070 |        14.98% |
[09/03 14:24:54     51s] (I)      |     9 |   20592 |     4494 |        21.82% |
[09/03 14:24:54     51s] (I)      +-------+---------+----------+---------------+
[09/03 14:24:54     51s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      Reset routing kernel
[09/03 14:24:54     51s] (I)      Started Global Routing ( Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      totalPins=15933  totalGlobalPin=14589 (91.56%)
[09/03 14:24:54     51s] (I)      total 2D Cap : 401172 = (200486 H, 200686 V)
[09/03 14:24:54     51s] [NR-eGR] Layer group 1: route 4652 net(s) in layer range [2, 9]
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1a Route ============
[09/03 14:24:54     51s] (I)      Usage: 24624 = (13952 H, 10672 V) = (6.96% H, 5.32% V) = (3.641e+04um H, 2.785e+04um V)
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1b Route ============
[09/03 14:24:54     51s] (I)      Usage: 24624 = (13952 H, 10672 V) = (6.96% H, 5.32% V) = (3.641e+04um H, 2.785e+04um V)
[09/03 14:24:54     51s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.426864e+04um
[09/03 14:24:54     51s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/03 14:24:54     51s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1c Route ============
[09/03 14:24:54     51s] (I)      Usage: 24624 = (13952 H, 10672 V) = (6.96% H, 5.32% V) = (3.641e+04um H, 2.785e+04um V)
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1d Route ============
[09/03 14:24:54     51s] (I)      Usage: 24624 = (13952 H, 10672 V) = (6.96% H, 5.32% V) = (3.641e+04um H, 2.785e+04um V)
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1e Route ============
[09/03 14:24:54     51s] (I)      Usage: 24624 = (13952 H, 10672 V) = (6.96% H, 5.32% V) = (3.641e+04um H, 2.785e+04um V)
[09/03 14:24:54     51s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.426864e+04um
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] (I)      ============  Phase 1l Route ============
[09/03 14:24:54     51s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/03 14:24:54     51s] (I)      Layer  2:      60216     15624         0           0       60588    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  3:      60866     13766         0           0       60858    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  4:      60216      1961         0           0       60588    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  5:      60866       416         0           0       60858    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  6:      60216       101         0           0       60588    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  7:      60866         3         0           0       60858    ( 0.00%) 
[09/03 14:24:54     51s] (I)      Layer  8:      17151         0         0        2004       18192    ( 9.92%) 
[09/03 14:24:54     51s] (I)      Layer  9:      15904         0         0        3780       16506    (18.63%) 
[09/03 14:24:54     51s] (I)      Total:        396301     31871         0        5784      399036    ( 1.43%) 
[09/03 14:24:54     51s] (I)      
[09/03 14:24:54     51s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/03 14:24:54     51s] [NR-eGR]                        OverCon            
[09/03 14:24:54     51s] [NR-eGR]                         #Gcell     %Gcell
[09/03 14:24:54     51s] [NR-eGR]        Layer             (1-0)    OverCon
[09/03 14:24:54     51s] [NR-eGR] ----------------------------------------------
[09/03 14:24:54     51s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR] ----------------------------------------------
[09/03 14:24:54     51s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/03 14:24:54     51s] [NR-eGR] 
[09/03 14:24:54     51s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      total 2D Cap : 401433 = (200613 H, 200820 V)
[09/03 14:24:54     51s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/03 14:24:54     51s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1896.3M
[09/03 14:24:54     51s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.033, MEM:1896.3M, EPOCH TIME: 1725353694.535858
[09/03 14:24:54     51s] OPERPROF: Starting HotSpotCal at level 1, MEM:1896.3M, EPOCH TIME: 1725353694.535879
[09/03 14:24:54     51s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:54     51s] [hotspot] |            |   max hotspot | total hotspot |
[09/03 14:24:54     51s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:54     51s] [hotspot] | normalized |          0.00 |          0.00 |
[09/03 14:24:54     51s] [hotspot] +------------+---------------+---------------+
[09/03 14:24:54     51s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 14:24:54     51s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 14:24:54     51s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1896.3M, EPOCH TIME: 1725353694.536408
[09/03 14:24:54     51s] Skipped repairing congestion.
[09/03 14:24:54     51s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1896.3M, EPOCH TIME: 1725353694.536443
[09/03 14:24:54     51s] Starting Early Global Route wiring: mem = 1896.3M
[09/03 14:24:54     51s] (I)      ============= Track Assignment ============
[09/03 14:24:54     51s] (I)      Started Track Assignment (1T) ( Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[09/03 14:24:54     51s] (I)      Run Multi-thread track assignment
[09/03 14:24:54     51s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] (I)      Started Export ( Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] [NR-eGR]                 Length (um)   Vias 
[09/03 14:24:54     51s] [NR-eGR] -----------------------------------
[09/03 14:24:54     51s] [NR-eGR]  Metal1  (1H)             0  15805 
[09/03 14:24:54     51s] [NR-eGR]  Metal2  (2V)         26064  19965 
[09/03 14:24:54     51s] [NR-eGR]  Metal3  (3H)         35812    744 
[09/03 14:24:54     51s] [NR-eGR]  Metal4  (4V)          5121    129 
[09/03 14:24:54     51s] [NR-eGR]  Metal5  (5H)          1090     10 
[09/03 14:24:54     51s] [NR-eGR]  Metal6  (6V)           298      3 
[09/03 14:24:54     51s] [NR-eGR]  Metal7  (7H)             5      1 
[09/03 14:24:54     51s] [NR-eGR]  Metal8  (8V)             2      0 
[09/03 14:24:54     51s] [NR-eGR]  Metal9  (9H)             0      0 
[09/03 14:24:54     51s] [NR-eGR] -----------------------------------
[09/03 14:24:54     51s] [NR-eGR]          Total        68392  36657 
[09/03 14:24:54     51s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:54     51s] [NR-eGR] Total half perimeter of net bounding box: 54485um
[09/03 14:24:54     51s] [NR-eGR] Total length: 68392um, number of vias: 36657
[09/03 14:24:54     51s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:54     51s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/03 14:24:54     51s] [NR-eGR] --------------------------------------------------------------------------
[09/03 14:24:54     51s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1896.28 MB )
[09/03 14:24:54     51s] Early Global Route wiring runtime: 0.03 seconds, mem = 1896.3M
[09/03 14:24:54     51s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.034, MEM:1896.3M, EPOCH TIME: 1725353694.570013
[09/03 14:24:54     51s] Tdgp not successfully inited but do clear! skip clearing
[09/03 14:24:54     51s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/03 14:24:54     51s] *** Finishing placeDesign default flow ***
[09/03 14:24:54     51s] **placeDesign ... cpu = 0: 0: 8, real = 0: 0: 8, mem = 1890.3M **
[09/03 14:24:54     51s] Tdgp not successfully inited but do clear! skip clearing
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] *** Summary of all messages that are not suppressed in this session:
[09/03 14:24:54     51s] Severity  ID               Count  Summary                                  
[09/03 14:24:54     51s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/03 14:24:54     51s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/03 14:24:54     51s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[09/03 14:24:54     51s] *** Message Summary: 4 warning(s), 0 error(s)
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] *** placeDesign #2 [finish] : cpu/real = 0:00:07.7/0:00:07.6 (1.0), totSession cpu/real = 0:00:51.5/0:04:36.6 (0.2), mem = 1890.3M
[09/03 14:24:54     51s] 
[09/03 14:24:54     51s] =============================================================================================
[09/03 14:24:54     51s]  Final TAT Report : placeDesign #2                                              21.15-s110_1
[09/03 14:24:54     51s] =============================================================================================
[09/03 14:24:54     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/03 14:24:54     51s] ---------------------------------------------------------------------------------------------
[09/03 14:24:54     51s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/03 14:24:54     51s] [ TimingUpdate           ]      4   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/03 14:24:54     51s] [ FullDelayCalc          ]      3   0:00:00.6  (   8.4 % )     0:00:00.6 /  0:00:00.6    1.0
[09/03 14:24:54     51s] [ MISC                   ]          0:00:06.8  (  88.9 % )     0:00:06.8 /  0:00:06.8    1.0
[09/03 14:24:54     51s] ---------------------------------------------------------------------------------------------
[09/03 14:24:54     51s]  placeDesign #2 TOTAL               0:00:07.6  ( 100.0 % )     0:00:07.6 /  0:00:07.7    1.0
[09/03 14:24:54     51s] ---------------------------------------------------------------------------------------------
[09/03 14:24:54     51s] 
[09/03 14:25:06     52s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[09/03 14:25:06     52s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[09/03 14:25:06     52s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[09/03 14:25:06     52s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[09/03 14:25:06     52s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[09/03 14:25:06     52s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/03 14:25:06     52s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/03 14:25:06     52s] <CMD> routeDesign -globalDetail
[09/03 14:25:06     52s] ### Time Record (routeDesign) is installed.
[09/03 14:25:06     52s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1562.71 (MB), peak = 1597.86 (MB)
[09/03 14:25:06     52s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/03 14:25:06     52s] #**INFO: setDesignMode -flowEffort standard
[09/03 14:25:06     52s] #**INFO: setDesignMode -powerEffort none
[09/03 14:25:06     52s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/03 14:25:06     52s] **INFO: User settings:
[09/03 14:25:06     52s] setNanoRouteMode -drouteEndIteration            1
[09/03 14:25:06     52s] setNanoRouteMode -droutePostRouteSpreadWire     1
[09/03 14:25:06     52s] setNanoRouteMode -droutePostRouteWidenWireRule  LEFDefaultRouteSpec_gpdk090
[09/03 14:25:06     52s] setNanoRouteMode -extractThirdPartyCompatible   false
[09/03 14:25:06     52s] setNanoRouteMode -routeBottomRoutingLayer       1
[09/03 14:25:06     52s] setNanoRouteMode -routeTopRoutingLayer          9
[09/03 14:25:06     52s] setNanoRouteMode -routeWithSiDriven             false
[09/03 14:25:06     52s] setNanoRouteMode -routeWithTimingDriven         false
[09/03 14:25:06     52s] setNanoRouteMode -timingEngine                  {}
[09/03 14:25:06     52s] setExtractRCMode -engine                        preRoute
[09/03 14:25:06     52s] setDelayCalMode -engine                         aae
[09/03 14:25:06     52s] setDelayCalMode -ignoreNetLoad                  false
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/03 14:25:06     52s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/03 14:25:06     52s] OPERPROF: Starting checkPlace at level 1, MEM:1890.5M, EPOCH TIME: 1725353706.689541
[09/03 14:25:06     52s] Processing tracks to init pin-track alignment.
[09/03 14:25:06     52s] z: 2, totalTracks: 1
[09/03 14:25:06     52s] z: 4, totalTracks: 1
[09/03 14:25:06     52s] z: 6, totalTracks: 1
[09/03 14:25:06     52s] z: 8, totalTracks: 1
[09/03 14:25:06     52s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:25:06     52s] All LLGs are deleted
[09/03 14:25:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.5M, EPOCH TIME: 1725353706.692676
[09/03 14:25:06     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.5M, EPOCH TIME: 1725353706.692930
[09/03 14:25:06     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1890.5M, EPOCH TIME: 1725353706.693087
[09/03 14:25:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1890.5M, EPOCH TIME: 1725353706.693321
[09/03 14:25:06     52s] Max number of tech site patterns supported in site array is 256.
[09/03 14:25:06     52s] Core basic site is gsclib090site
[09/03 14:25:06     52s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1890.5M, EPOCH TIME: 1725353706.693511
[09/03 14:25:06     52s] After signature check, allow fast init is false, keep pre-filter is true.
[09/03 14:25:06     52s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 14:25:06     52s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1890.5M, EPOCH TIME: 1725353706.693888
[09/03 14:25:06     52s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:25:06     52s] SiteArray: use 319,488 bytes
[09/03 14:25:06     52s] SiteArray: current memory after site array memory allocation 1890.5M
[09/03 14:25:06     52s] SiteArray: FP blocked sites are writable
[09/03 14:25:06     52s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:25:06     52s] Atter site array init, number of instance map data is 0.
[09/03 14:25:06     52s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:1890.5M, EPOCH TIME: 1725353706.695226
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:25:06     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1890.5M, EPOCH TIME: 1725353706.695540
[09/03 14:25:06     52s] Begin checking placement ... (start mem=1890.5M, init mem=1890.5M)
[09/03 14:25:06     52s] Begin checking exclusive groups violation ...
[09/03 14:25:06     52s] There are 0 groups to check, max #box is 0, total #box is 0
[09/03 14:25:06     52s] Finished checking exclusive groups violations. Found 0 Vio.
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] Running CheckPlace using 1 thread in normal mode...
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] ...checkPlace normal is done!
[09/03 14:25:06     52s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1890.5M, EPOCH TIME: 1725353706.734078
[09/03 14:25:06     52s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.002, MEM:1890.5M, EPOCH TIME: 1725353706.736081
[09/03 14:25:06     52s] *info: Placed = 5642           (Fixed = 1054)
[09/03 14:25:06     52s] *info: Unplaced = 0           
[09/03 14:25:06     52s] Placement Density:72.07%(26752/37120)
[09/03 14:25:06     52s] Placement Density (including fixed std cells):73.22%(28347/38715)
[09/03 14:25:06     52s] All LLGs are deleted
[09/03 14:25:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5642).
[09/03 14:25:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1890.5M, EPOCH TIME: 1725353706.737325
[09/03 14:25:06     52s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1890.5M, EPOCH TIME: 1725353706.737595
[09/03 14:25:06     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:06     52s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1890.5M)
[09/03 14:25:06     52s] OPERPROF: Finished checkPlace at level 1, CPU:0.050, REAL:0.049, MEM:1890.5M, EPOCH TIME: 1725353706.738535
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/03 14:25:06     52s] *** Changed status on (0) nets in Clock.
[09/03 14:25:06     52s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1890.5M) ***
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] globalDetailRoute
[09/03 14:25:06     52s] 
[09/03 14:25:06     52s] #Start globalDetailRoute on Tue Sep  3 14:25:06 2024
[09/03 14:25:06     52s] #
[09/03 14:25:06     52s] ### Time Record (globalDetailRoute) is installed.
[09/03 14:25:06     52s] ### Time Record (Pre Callback) is installed.
[09/03 14:25:06     52s] ### Time Record (Pre Callback) is uninstalled.
[09/03 14:25:06     52s] ### Time Record (DB Import) is installed.
[09/03 14:25:06     52s] ### Time Record (Timing Data Generation) is installed.
[09/03 14:25:06     52s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 14:25:06     52s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[09/03 14:25:06     52s] ### Net info: total nets: 4655
[09/03 14:25:06     52s] ### Net info: dirty nets: 0
[09/03 14:25:06     52s] ### Net info: marked as disconnected nets: 0
[09/03 14:25:06     52s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[09/03 14:25:06     52s] #num needed restored net=0
[09/03 14:25:06     52s] #need_extraction net=0 (total=4655)
[09/03 14:25:06     52s] ### Net info: fully routed nets: 0
[09/03 14:25:06     52s] ### Net info: trivial (< 2 pins) nets: 3
[09/03 14:25:06     52s] ### Net info: unrouted nets: 4652
[09/03 14:25:06     52s] ### Net info: re-extraction nets: 0
[09/03 14:25:06     52s] ### Net info: ignored nets: 0
[09/03 14:25:06     52s] ### Net info: skip routing nets: 0
[09/03 14:25:06     52s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 14:25:06     52s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 14:25:06     52s] ### import design signature (8): route=375109866 fixed_route=375109866 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2037040746 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=68254781 pin_access=1 inst_pattern=1
[09/03 14:25:06     52s] ### Time Record (DB Import) is uninstalled.
[09/03 14:25:06     52s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[09/03 14:25:06     52s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4167c9738b157449910a0f058a3d0b86944ea
[09/03 14:25:06     52s] #       54b133f0efb1044b516bd3d5feec7bcee6efab1218e1358aa545e415c26349c415d29238
[09/03 14:25:06     52s] #       cf6e082b7ff576cb2e67f3a7e7574a2520249d71bad5e30226ab47b0dab9ceb457bf4449
[09/03 14:25:06     52s] #       d8d4bdd5907c0c43bf80e6cbd4bb6e0d8dded453effef04c28e0e11f0b4ec0904162dde8
[09/03 14:25:06     52s] #       4f4f1809ec61757ff713a41c26a75ff67a5db5fbe6932b1e7e8ddc873848fa184292e0c6
[09/03 14:25:06     52s] #       e99f852166e9595cf073b850793ce3bc107154c83c36532c1402db76ed36d24729fda8ac
[09/03 14:25:06     52s] #       ab4d538f8db7da4cbb5332056606a3438afc4a1e34e5a8c97350919d4429808573f726de
[09/03 14:25:06     52s] #       518f541c11a5816817df95031048
[09/03 14:25:06     52s] #
[09/03 14:25:06     52s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:06     52s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[09/03 14:25:06     52s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[09/03 14:25:06     52s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[09/03 14:25:06     52s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[09/03 14:25:06     52s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[09/03 14:25:06     52s] #       f5c33f1b434ce28b70c12fc1854ac315a7990843994c4333c54c21b06d536f03394ae947
[09/03 14:25:06     52s] #       655d69aab2af3cabcdb03f47c6c04c67f428a54800fbee605c4c7e778fd23bc9a429a8c0
[09/03 14:25:06     52s] #       f2a2f4c2904b86a3f7900a4344f188edea0b61361cfd
[09/03 14:25:06     52s] #
[09/03 14:25:06     52s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:06     52s] ### Time Record (Global Routing) is installed.
[09/03 14:25:06     52s] ### Time Record (Global Routing) is uninstalled.
[09/03 14:25:06     52s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[09/03 14:25:06     52s] #Total number of routable nets = 4652.
[09/03 14:25:06     52s] #Total number of nets in the design = 4655.
[09/03 14:25:06     52s] #4652 routable nets do not have any wires.
[09/03 14:25:06     52s] #4652 nets will be global routed.
[09/03 14:25:06     52s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:06     52s] #Start routing data preparation on Tue Sep  3 14:25:06 2024
[09/03 14:25:06     52s] #
[09/03 14:25:06     52s] #Minimum voltage of a net in the design = 0.000.
[09/03 14:25:06     52s] #Maximum voltage of a net in the design = 1.100.
[09/03 14:25:06     52s] #Voltage range [0.000 - 1.100] has 4652 nets.
[09/03 14:25:06     52s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/03 14:25:06     52s] #Voltage range [0.900 - 1.100] has 1 net.
[09/03 14:25:06     52s] #Build and mark too close pins for the same net.
[09/03 14:25:06     52s] ### Time Record (Cell Pin Access) is installed.
[09/03 14:25:06     52s] #Rebuild pin access data for design.
[09/03 14:25:06     52s] #Initial pin access analysis.
[09/03 14:25:07     53s] #Detail pin access analysis.
[09/03 14:25:07     53s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 14:25:07     53s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[09/03 14:25:07     53s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:07     53s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 14:25:07     53s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 14:25:07     53s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1567.43 (MB), peak = 1603.18 (MB)
[09/03 14:25:07     53s] #Regenerating Ggrids automatically.
[09/03 14:25:07     53s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[09/03 14:25:07     53s] #Using automatically generated G-grids.
[09/03 14:25:07     53s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[09/03 14:25:08     54s] #Done routing data preparation.
[09/03 14:25:08     54s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1571.66 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Finished routing data preparation on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Cpu time = 00:00:02
[09/03 14:25:08     54s] #Elapsed time = 00:00:02
[09/03 14:25:08     54s] #Increased memory = 10.00 (MB)
[09/03 14:25:08     54s] #Total memory = 1571.78 (MB)
[09/03 14:25:08     54s] #Peak memory = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:08     54s] ### Time Record (Global Routing) is installed.
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Start global routing on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Start global routing initialization on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Number of eco nets is 0
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Start global routing data preparation on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### build_merged_routing_blockage_rect_list starts on Tue Sep  3 14:25:08 2024 with memory = 1571.84 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #Start routing resource analysis on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### init_is_bin_blocked starts on Tue Sep  3 14:25:08 2024 with memory = 1571.87 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Sep  3 14:25:08 2024 with memory = 1572.36 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### adjust_flow_cap starts on Tue Sep  3 14:25:08 2024 with memory = 1572.46 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### adjust_flow_per_partial_route_obs starts on Tue Sep  3 14:25:08 2024 with memory = 1572.46 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### set_via_blocked starts on Tue Sep  3 14:25:08 2024 with memory = 1572.46 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### copy_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.46 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #Routing resource analysis is done on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### report_flow_cap starts on Tue Sep  3 14:25:08 2024 with memory = 1572.47 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #  Resource Analysis:
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/03 14:25:08     54s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/03 14:25:08     54s] #  --------------------------------------------------------------
[09/03 14:25:08     54s] #  Metal1         H         149         479        2520    65.32%
[09/03 14:25:08     54s] #  Metal2         V         872          23        2520     0.00%
[09/03 14:25:08     54s] #  Metal3         H         617          11        2520     0.00%
[09/03 14:25:08     54s] #  Metal4         V         873          22        2520     0.00%
[09/03 14:25:08     54s] #  Metal5         H         617          11        2520     0.00%
[09/03 14:25:08     54s] #  Metal6         V         873          22        2520     0.00%
[09/03 14:25:08     54s] #  Metal7         H         617          11        2520     0.00%
[09/03 14:25:08     54s] #  Metal8         V         252          45        2520     4.88%
[09/03 14:25:08     54s] #  Metal9         H         163          45        2520     0.00%
[09/03 14:25:08     54s] #  --------------------------------------------------------------
[09/03 14:25:08     54s] #  Total                   5036      13.92%       22680     7.80%
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### analyze_m2_tracks starts on Tue Sep  3 14:25:08 2024 with memory = 1572.48 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### report_initial_resource starts on Tue Sep  3 14:25:08 2024 with memory = 1572.48 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### mark_pg_pins_accessibility starts on Tue Sep  3 14:25:08 2024 with memory = 1572.48 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### set_net_region starts on Tue Sep  3 14:25:08 2024 with memory = 1572.49 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Global routing data preparation is done on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.50 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### prepare_level starts on Tue Sep  3 14:25:08 2024 with memory = 1572.51 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init level 1 starts on Tue Sep  3 14:25:08 2024 with memory = 1572.52 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### Level 1 hgrid = 60 X 42
[09/03 14:25:08     54s] ### prepare_level_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.56 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Global routing initialization is done on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.56 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #start global routing iteration 1...
[09/03 14:25:08     54s] ### init_flow_edge starts on Tue Sep  3 14:25:08 2024 with memory = 1572.59 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### routing at level 1 (topmost level) iter 0
[09/03 14:25:08     54s] ### measure_qor starts on Tue Sep  3 14:25:08 2024 with memory = 1573.90 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### measure_congestion starts on Tue Sep  3 14:25:08 2024 with memory = 1573.90 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.66 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #start global routing iteration 2...
[09/03 14:25:08     54s] ### routing at level 1 (topmost level) iter 1
[09/03 14:25:08     54s] ### measure_qor starts on Tue Sep  3 14:25:08 2024 with memory = 1572.89 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### measure_congestion starts on Tue Sep  3 14:25:08 2024 with memory = 1572.89 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.10 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### route_end starts on Tue Sep  3 14:25:08 2024 with memory = 1572.11 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[09/03 14:25:08     54s] #Total number of routable nets = 4652.
[09/03 14:25:08     54s] #Total number of nets in the design = 4655.
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #4652 routable nets have routed wires.
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Routed nets constraints summary:
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #        Rules   Unconstrained  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #      Default            4652  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #        Total            4652  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Routing constraints summary of the whole design:
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #        Rules   Unconstrained  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #      Default            4652  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #        Total            4652  
[09/03 14:25:08     54s] #-----------------------------
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### adjust_flow_per_partial_route_obs starts on Tue Sep  3 14:25:08 2024 with memory = 1572.12 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_base_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.12 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_flow_edge starts on Tue Sep  3 14:25:08 2024 with memory = 1572.12 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.12 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### report_overcon starts on Tue Sep  3 14:25:08 2024 with memory = 1572.14 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #                 OverCon          
[09/03 14:25:08     54s] #                  #Gcell    %Gcell
[09/03 14:25:08     54s] #     Layer           (1)   OverCon  Flow/Cap
[09/03 14:25:08     54s] #  ----------------------------------------------
[09/03 14:25:08     54s] #  Metal1        0(0.00%)   (0.00%)     0.57  
[09/03 14:25:08     54s] #  Metal2        1(0.04%)   (0.04%)     0.40  
[09/03 14:25:08     54s] #  Metal3        0(0.00%)   (0.00%)     0.39  
[09/03 14:25:08     54s] #  Metal4        0(0.00%)   (0.00%)     0.07  
[09/03 14:25:08     54s] #  Metal5        0(0.00%)   (0.00%)     0.02  
[09/03 14:25:08     54s] #  Metal6        0(0.00%)   (0.00%)     0.03  
[09/03 14:25:08     54s] #  Metal7        0(0.00%)   (0.00%)     0.02  
[09/03 14:25:08     54s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[09/03 14:25:08     54s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[09/03 14:25:08     54s] #  ----------------------------------------------
[09/03 14:25:08     54s] #     Total      1(0.00%)   (0.00%)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/03 14:25:08     54s] #  Overflow after GR: 0.00% H + 0.00% V
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_base_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.16 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_flow_edge starts on Tue Sep  3 14:25:08 2024 with memory = 1572.16 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_flow starts on Tue Sep  3 14:25:08 2024 with memory = 1572.16 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### generate_cong_map_content starts on Tue Sep  3 14:25:08 2024 with memory = 1572.16 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### Sync with Inovus CongMap starts on Tue Sep  3 14:25:08 2024 with memory = 1572.21 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #Hotspot report including placement blocked areas
[09/03 14:25:08     54s] OPERPROF: Starting HotSpotCal at level 1, MEM:1898.1M, EPOCH TIME: 1725353708.755272
[09/03 14:25:08     54s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 14:25:08     54s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/03 14:25:08     54s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 14:25:08     54s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[09/03 14:25:08     54s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 14:25:08     54s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[09/03 14:25:08     54s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 14:25:08     54s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/03 14:25:08     54s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/03 14:25:08     54s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/03 14:25:08     54s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/03 14:25:08     54s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/03 14:25:08     54s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.002, MEM:1898.1M, EPOCH TIME: 1725353708.757125
[09/03 14:25:08     54s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### update starts on Tue Sep  3 14:25:08 2024 with memory = 1572.23 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #Complete Global Routing.
[09/03 14:25:08     54s] #Total wire length = 62610 um.
[09/03 14:25:08     54s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal1 = 44 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal2 = 21641 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal3 = 34166 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal4 = 5808 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal5 = 683 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal6 = 269 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 14:25:08     54s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:08     54s] #Total number of vias = 24025
[09/03 14:25:08     54s] #Up-Via Summary (total 24025):
[09/03 14:25:08     54s] #           
[09/03 14:25:08     54s] #-----------------------
[09/03 14:25:08     54s] # Metal1          15138
[09/03 14:25:08     54s] # Metal2           8218
[09/03 14:25:08     54s] # Metal3            599
[09/03 14:25:08     54s] # Metal4             58
[09/03 14:25:08     54s] # Metal5             10
[09/03 14:25:08     54s] # Metal6              1
[09/03 14:25:08     54s] # Metal7              1
[09/03 14:25:08     54s] #-----------------------
[09/03 14:25:08     54s] #                 24025 
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### update cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### report_overcon starts on Tue Sep  3 14:25:08 2024 with memory = 1572.68 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### report_overcon starts on Tue Sep  3 14:25:08 2024 with memory = 1572.68 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #Max overcon = 1 tracks.
[09/03 14:25:08     54s] #Total overcon = 0.00%.
[09/03 14:25:08     54s] #Worst layer Gcell overcon rate = 0.00%.
[09/03 14:25:08     54s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### global_route design signature (11): route=618208176 net_attr=1423348044
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Global routing statistics:
[09/03 14:25:08     54s] #Cpu time = 00:00:00
[09/03 14:25:08     54s] #Elapsed time = 00:00:00
[09/03 14:25:08     54s] #Increased memory = 0.50 (MB)
[09/03 14:25:08     54s] #Total memory = 1572.28 (MB)
[09/03 14:25:08     54s] #Peak memory = 1603.18 (MB)
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #Finished global routing on Tue Sep  3 14:25:08 2024
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] #
[09/03 14:25:08     54s] ### Time Record (Global Routing) is uninstalled.
[09/03 14:25:08     54s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:08     54s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:08     54s] ### track-assign external-init starts on Tue Sep  3 14:25:08 2024 with memory = 1571.83 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### Time Record (Track Assignment) is installed.
[09/03 14:25:08     54s] ### Time Record (Track Assignment) is uninstalled.
[09/03 14:25:08     54s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1571.83 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### track-assign engine-init starts on Tue Sep  3 14:25:08 2024 with memory = 1571.84 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] ### Time Record (Track Assignment) is installed.
[09/03 14:25:08     54s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:08     54s] ### track-assign core-engine starts on Tue Sep  3 14:25:08 2024 with memory = 1571.90 (MB), peak = 1603.18 (MB)
[09/03 14:25:08     54s] #Start Track Assignment.
[09/03 14:25:08     54s] #Done with 5473 horizontal wires in 2 hboxes and 4590 vertical wires in 2 hboxes.
[09/03 14:25:09     54s] #Done with 1353 horizontal wires in 2 hboxes and 1010 vertical wires in 2 hboxes.
[09/03 14:25:09     54s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[09/03 14:25:09     54s] #
[09/03 14:25:09     54s] #Track assignment summary:
[09/03 14:25:09     54s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/03 14:25:09     54s] #------------------------------------------------------------------------
[09/03 14:25:09     54s] # Metal1        40.50 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal2     21051.30 	  0.08%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal3     33448.63 	  0.17%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal4      5785.32 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal5       681.96 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal6       263.75 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[09/03 14:25:09     54s] #------------------------------------------------------------------------
[09/03 14:25:09     54s] # All       61271.44  	  0.12% 	  0.00% 	  0.00%
[09/03 14:25:09     54s] #Complete Track Assignment.
[09/03 14:25:09     54s] #Total wire length = 60758 um.
[09/03 14:25:09     54s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal1 = 40 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal2 = 20689 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal3 = 33330 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal4 = 5759 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal5 = 678 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal6 = 263 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal8 = 0 um.
[09/03 14:25:09     54s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:09     54s] #Total number of vias = 24025
[09/03 14:25:09     54s] #Up-Via Summary (total 24025):
[09/03 14:25:09     54s] #           
[09/03 14:25:09     54s] #-----------------------
[09/03 14:25:09     54s] # Metal1          15138
[09/03 14:25:09     54s] # Metal2           8218
[09/03 14:25:09     54s] # Metal3            599
[09/03 14:25:09     54s] # Metal4             58
[09/03 14:25:09     54s] # Metal5             10
[09/03 14:25:09     54s] # Metal6              1
[09/03 14:25:09     54s] # Metal7              1
[09/03 14:25:09     54s] #-----------------------
[09/03 14:25:09     54s] #                 24025 
[09/03 14:25:09     54s] #
[09/03 14:25:09     54s] ### track_assign design signature (14): route=392009149
[09/03 14:25:09     54s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:09     54s] ### Time Record (Track Assignment) is uninstalled.
[09/03 14:25:09     54s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1572.11 (MB), peak = 1603.18 (MB)
[09/03 14:25:09     54s] #
[09/03 14:25:09     54s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 14:25:09     54s] #Cpu time = 00:00:02
[09/03 14:25:09     54s] #Elapsed time = 00:00:02
[09/03 14:25:09     54s] #Increased memory = 10.48 (MB)
[09/03 14:25:09     54s] #Total memory = 1572.12 (MB)
[09/03 14:25:09     54s] #Peak memory = 1603.18 (MB)
[09/03 14:25:09     54s] ### Time Record (Detail Routing) is installed.
[09/03 14:25:09     54s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:09     54s] #
[09/03 14:25:09     54s] #Start Detail Routing..
[09/03 14:25:09     54s] #start initial detail routing ...
[09/03 14:25:09     54s] ### Design has 0 dirty nets, has valid drcs
[09/03 14:25:19     65s] ### Routing stats: routing = 98.81% drc-check-only = 1.19%
[09/03 14:25:19     65s] #   number of violations = 4
[09/03 14:25:19     65s] #
[09/03 14:25:19     65s] #    By Layer and Type :
[09/03 14:25:19     65s] #	         MetSpc    Short   Totals
[09/03 14:25:19     65s] #	Metal1        2        0        2
[09/03 14:25:19     65s] #	Metal2        1        1        2
[09/03 14:25:19     65s] #	Totals        3        1        4
[09/03 14:25:19     65s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1575.60 (MB), peak = 1621.31 (MB)
[09/03 14:25:19     65s] #start 1st optimization iteration ...
[09/03 14:25:20     65s] ### Routing stats: routing = 98.81% drc-check-only = 1.19%
[09/03 14:25:20     65s] #   number of violations = 0
[09/03 14:25:20     65s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1575.98 (MB), peak = 1621.31 (MB)
[09/03 14:25:20     65s] #Complete Detail Routing.
[09/03 14:25:20     65s] #Total wire length = 70634 um.
[09/03 14:25:20     65s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal1 = 2543 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal2 = 27668 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal3 = 31443 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal4 = 8024 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal5 = 667 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:20     65s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:20     65s] #Total number of vias = 26558
[09/03 14:25:20     65s] #Up-Via Summary (total 26558):
[09/03 14:25:20     65s] #           
[09/03 14:25:20     65s] #-----------------------
[09/03 14:25:20     65s] # Metal1          15807
[09/03 14:25:20     65s] # Metal2           9647
[09/03 14:25:20     65s] # Metal3           1032
[09/03 14:25:20     65s] # Metal4             61
[09/03 14:25:20     65s] # Metal5              9
[09/03 14:25:20     65s] # Metal6              1
[09/03 14:25:20     65s] # Metal7              1
[09/03 14:25:20     65s] #-----------------------
[09/03 14:25:20     65s] #                 26558 
[09/03 14:25:20     65s] #
[09/03 14:25:20     65s] #Total number of DRC violations = 0
[09/03 14:25:20     65s] ### Time Record (Detail Routing) is uninstalled.
[09/03 14:25:20     65s] #Cpu time = 00:00:11
[09/03 14:25:20     65s] #Elapsed time = 00:00:11
[09/03 14:25:20     65s] #Increased memory = 3.88 (MB)
[09/03 14:25:20     65s] #Total memory = 1575.99 (MB)
[09/03 14:25:20     65s] #Peak memory = 1621.31 (MB)
[09/03 14:25:20     66s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 14:25:20     66s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:20     66s] #
[09/03 14:25:20     66s] #Start Post Route wire spreading..
[09/03 14:25:20     66s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:20     66s] #
[09/03 14:25:20     66s] #Start DRC checking..
[09/03 14:25:21     66s] #   number of violations = 0
[09/03 14:25:21     66s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.84 (MB), peak = 1621.31 (MB)
[09/03 14:25:21     66s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:21     66s] #Total number of DRC violations = 0
[09/03 14:25:21     66s] #Total number of process antenna violations = 0
[09/03 14:25:21     66s] #Total number of net violated process antenna rule = 0
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] #Start data preparation for wire spreading...
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] #Data preparation is done on Tue Sep  3 14:25:21 2024
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] ### track-assign engine-init starts on Tue Sep  3 14:25:21 2024 with memory = 1574.84 (MB), peak = 1621.31 (MB)
[09/03 14:25:21     66s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] #Start Post Route Wire Spread.
[09/03 14:25:21     66s] #Done with 1022 horizontal wires in 3 hboxes and 454 vertical wires in 4 hboxes.
[09/03 14:25:21     66s] #Complete Post Route Wire Spread.
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] #Total wire length = 71400 um.
[09/03 14:25:21     66s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal1 = 2549 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal2 = 27781 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal3 = 31966 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal4 = 8148 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal5 = 668 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:21     66s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:21     66s] #Total number of vias = 26558
[09/03 14:25:21     66s] #Up-Via Summary (total 26558):
[09/03 14:25:21     66s] #           
[09/03 14:25:21     66s] #-----------------------
[09/03 14:25:21     66s] # Metal1          15807
[09/03 14:25:21     66s] # Metal2           9647
[09/03 14:25:21     66s] # Metal3           1032
[09/03 14:25:21     66s] # Metal4             61
[09/03 14:25:21     66s] # Metal5              9
[09/03 14:25:21     66s] # Metal6              1
[09/03 14:25:21     66s] # Metal7              1
[09/03 14:25:21     66s] #-----------------------
[09/03 14:25:21     66s] #                 26558 
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:21     66s] #
[09/03 14:25:21     66s] #Start DRC checking..
[09/03 14:25:22     67s] #   number of violations = 0
[09/03 14:25:22     67s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.91 (MB), peak = 1621.31 (MB)
[09/03 14:25:22     67s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:22     67s] #Total number of DRC violations = 0
[09/03 14:25:22     67s] #Total number of process antenna violations = 0
[09/03 14:25:22     67s] #Total number of net violated process antenna rule = 0
[09/03 14:25:22     67s] #   number of violations = 0
[09/03 14:25:22     67s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1574.91 (MB), peak = 1621.31 (MB)
[09/03 14:25:22     67s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:22     67s] #Total number of DRC violations = 0
[09/03 14:25:22     67s] #Total number of process antenna violations = 0
[09/03 14:25:22     67s] #Total number of net violated process antenna rule = 0
[09/03 14:25:22     67s] #Post Route wire spread is done.
[09/03 14:25:22     67s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 14:25:22     67s] #Total wire length = 71400 um.
[09/03 14:25:22     67s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal1 = 2549 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal2 = 27781 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal3 = 31966 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal4 = 8148 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal5 = 668 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:22     67s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:22     67s] #Total number of vias = 26558
[09/03 14:25:22     67s] #Up-Via Summary (total 26558):
[09/03 14:25:22     67s] #           
[09/03 14:25:22     67s] #-----------------------
[09/03 14:25:22     67s] # Metal1          15807
[09/03 14:25:22     67s] # Metal2           9647
[09/03 14:25:22     67s] # Metal3           1032
[09/03 14:25:22     67s] # Metal4             61
[09/03 14:25:22     67s] # Metal5              9
[09/03 14:25:22     67s] # Metal6              1
[09/03 14:25:22     67s] # Metal7              1
[09/03 14:25:22     67s] #-----------------------
[09/03 14:25:22     67s] #                 26558 
[09/03 14:25:22     67s] #
[09/03 14:25:22     68s] #detailRoute Statistics:
[09/03 14:25:22     68s] #Cpu time = 00:00:13
[09/03 14:25:22     68s] #Elapsed time = 00:00:13
[09/03 14:25:22     68s] #Increased memory = 2.80 (MB)
[09/03 14:25:22     68s] #Total memory = 1574.91 (MB)
[09/03 14:25:22     68s] #Peak memory = 1621.31 (MB)
[09/03 14:25:22     68s] ### global_detail_route design signature (34): route=372208239 flt_obj=0 vio=1905142130 shield_wire=1
[09/03 14:25:22     68s] ### Time Record (DB Export) is installed.
[09/03 14:25:22     68s] ### export design design signature (35): route=372208239 fixed_route=375109866 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1698081431 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=68254781 pin_access=1695533246 inst_pattern=1
[09/03 14:25:22     68s] #	no debugging net set
[09/03 14:25:22     68s] ### Time Record (DB Export) is uninstalled.
[09/03 14:25:22     68s] ### Time Record (Post Callback) is installed.
[09/03 14:25:22     68s] ### Time Record (Post Callback) is uninstalled.
[09/03 14:25:22     68s] #
[09/03 14:25:22     68s] #globalDetailRoute statistics:
[09/03 14:25:22     68s] #Cpu time = 00:00:16
[09/03 14:25:22     68s] #Elapsed time = 00:00:16
[09/03 14:25:22     68s] #Increased memory = 18.52 (MB)
[09/03 14:25:22     68s] #Total memory = 1581.77 (MB)
[09/03 14:25:22     68s] #Peak memory = 1621.31 (MB)
[09/03 14:25:22     68s] #Number of warnings = 3
[09/03 14:25:22     68s] #Total number of warnings = 6
[09/03 14:25:22     68s] #Number of fails = 0
[09/03 14:25:22     68s] #Total number of fails = 0
[09/03 14:25:22     68s] #Complete globalDetailRoute on Tue Sep  3 14:25:22 2024
[09/03 14:25:22     68s] #
[09/03 14:25:22     68s] ### import design signature (36): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1695533246 inst_pattern=1
[09/03 14:25:22     68s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 14:25:22     68s] #Default setup view is reset to setup.
[09/03 14:25:22     68s] #Default setup view is reset to setup.
[09/03 14:25:22     68s] AAE_INFO: Post Route call back at the end of routeDesign
[09/03 14:25:22     68s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1581.90 (MB), peak = 1621.31 (MB)
[09/03 14:25:22     68s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:25:22     68s] 
[09/03 14:25:22     68s] ### Time Record (routeDesign) is uninstalled.
[09/03 14:25:22     68s] ### 
[09/03 14:25:22     68s] ###   Scalability Statistics
[09/03 14:25:22     68s] ### 
[09/03 14:25:22     68s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:22     68s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 14:25:22     68s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:22     68s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/03 14:25:22     68s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/03 14:25:22     68s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:22     68s] ###   Detail Routing                |        00:00:11|        00:00:11|             1.0|
[09/03 14:25:22     68s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[09/03 14:25:22     68s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[09/03 14:25:22     68s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:22     68s] ### 
[09/03 14:25:22     68s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/03 14:25:22     68s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/03 14:25:22     68s] <CMD> routeDesign -globalDetail
[09/03 14:25:22     68s] ### Time Record (routeDesign) is installed.
[09/03 14:25:22     68s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1581.93 (MB), peak = 1621.31 (MB)
[09/03 14:25:22     68s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/03 14:25:22     68s] #**INFO: setDesignMode -flowEffort standard
[09/03 14:25:22     68s] #**INFO: setDesignMode -powerEffort none
[09/03 14:25:22     68s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/03 14:25:22     68s] **INFO: User settings:
[09/03 14:25:22     68s] setNanoRouteMode -drouteEndIteration                            1
[09/03 14:25:22     68s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[09/03 14:25:22     68s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[09/03 14:25:22     68s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/03 14:25:22     68s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/03 14:25:22     68s] setNanoRouteMode -routeBottomRoutingLayer                       1
[09/03 14:25:22     68s] setNanoRouteMode -routeTopRoutingLayer                          9
[09/03 14:25:22     68s] setNanoRouteMode -routeWithSiDriven                             false
[09/03 14:25:22     68s] setNanoRouteMode -routeWithTimingDriven                         false
[09/03 14:25:22     68s] setNanoRouteMode -timingEngine                                  {}
[09/03 14:25:22     68s] setExtractRCMode -engine                                        preRoute
[09/03 14:25:22     68s] setDelayCalMode -engine                                         aae
[09/03 14:25:22     68s] setDelayCalMode -ignoreNetLoad                                  false
[09/03 14:25:22     68s] 
[09/03 14:25:22     68s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/03 14:25:22     68s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/03 14:25:22     68s] OPERPROF: Starting checkPlace at level 1, MEM:1908.3M, EPOCH TIME: 1725353722.975610
[09/03 14:25:22     68s] Processing tracks to init pin-track alignment.
[09/03 14:25:22     68s] z: 2, totalTracks: 1
[09/03 14:25:22     68s] z: 4, totalTracks: 1
[09/03 14:25:22     68s] z: 6, totalTracks: 1
[09/03 14:25:22     68s] z: 8, totalTracks: 1
[09/03 14:25:22     68s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:25:22     68s] All LLGs are deleted
[09/03 14:25:22     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:22     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:22     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1908.3M, EPOCH TIME: 1725353722.977761
[09/03 14:25:22     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1908.3M, EPOCH TIME: 1725353722.977961
[09/03 14:25:22     68s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.3M, EPOCH TIME: 1725353722.978050
[09/03 14:25:22     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:22     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:22     68s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1908.3M, EPOCH TIME: 1725353722.978227
[09/03 14:25:22     68s] Max number of tech site patterns supported in site array is 256.
[09/03 14:25:22     68s] Core basic site is gsclib090site
[09/03 14:25:22     68s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1908.3M, EPOCH TIME: 1725353722.978354
[09/03 14:25:22     68s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:25:22     68s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 14:25:22     68s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:1908.3M, EPOCH TIME: 1725353722.978711
[09/03 14:25:22     68s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:25:22     68s] SiteArray: use 319,488 bytes
[09/03 14:25:22     68s] SiteArray: current memory after site array memory allocation 1908.3M
[09/03 14:25:22     68s] SiteArray: FP blocked sites are writable
[09/03 14:25:22     68s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:25:22     68s] Atter site array init, number of instance map data is 0.
[09/03 14:25:22     68s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:1908.3M, EPOCH TIME: 1725353722.979632
[09/03 14:25:22     68s] 
[09/03 14:25:22     68s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:25:22     68s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:1908.3M, EPOCH TIME: 1725353722.979804
[09/03 14:25:22     68s] Begin checking placement ... (start mem=1908.3M, init mem=1908.3M)
[09/03 14:25:22     68s] Begin checking exclusive groups violation ...
[09/03 14:25:22     68s] There are 0 groups to check, max #box is 0, total #box is 0
[09/03 14:25:22     68s] Finished checking exclusive groups violations. Found 0 Vio.
[09/03 14:25:22     68s] 
[09/03 14:25:22     68s] Running CheckPlace using 1 thread in normal mode...
[09/03 14:25:23     68s] 
[09/03 14:25:23     68s] ...checkPlace normal is done!
[09/03 14:25:23     68s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1908.3M, EPOCH TIME: 1725353723.000969
[09/03 14:25:23     68s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:1908.3M, EPOCH TIME: 1725353723.002285
[09/03 14:25:23     68s] *info: Placed = 5642           (Fixed = 1054)
[09/03 14:25:23     68s] *info: Unplaced = 0           
[09/03 14:25:23     68s] Placement Density:72.07%(26752/37120)
[09/03 14:25:23     68s] Placement Density (including fixed std cells):73.22%(28347/38715)
[09/03 14:25:23     68s] All LLGs are deleted
[09/03 14:25:23     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:5642).
[09/03 14:25:23     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:23     68s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1908.3M, EPOCH TIME: 1725353723.003005
[09/03 14:25:23     68s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1908.3M, EPOCH TIME: 1725353723.003191
[09/03 14:25:23     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:23     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:23     68s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:01.0; mem=1908.3M)
[09/03 14:25:23     68s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.028, MEM:1908.3M, EPOCH TIME: 1725353723.003775
[09/03 14:25:23     68s] 
[09/03 14:25:23     68s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/03 14:25:23     68s] *** Changed status on (0) nets in Clock.
[09/03 14:25:23     68s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1908.3M) ***
[09/03 14:25:23     68s] 
[09/03 14:25:23     68s] globalDetailRoute
[09/03 14:25:23     68s] 
[09/03 14:25:23     68s] #Start globalDetailRoute on Tue Sep  3 14:25:23 2024
[09/03 14:25:23     68s] #
[09/03 14:25:23     68s] ### Time Record (globalDetailRoute) is installed.
[09/03 14:25:23     68s] ### Time Record (Pre Callback) is installed.
[09/03 14:25:23     68s] ### Time Record (Pre Callback) is uninstalled.
[09/03 14:25:23     68s] ### Time Record (DB Import) is installed.
[09/03 14:25:23     68s] ### Time Record (Timing Data Generation) is installed.
[09/03 14:25:23     68s] #Warning: design is detail-routed. Trial route is skipped!
[09/03 14:25:23     68s] ### Time Record (Timing Data Generation) is uninstalled.
[09/03 14:25:23     68s] ### Net info: total nets: 4655
[09/03 14:25:23     68s] ### Net info: dirty nets: 0
[09/03 14:25:23     68s] ### Net info: marked as disconnected nets: 0
[09/03 14:25:23     68s] #Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
[09/03 14:25:23     68s] #num needed restored net=0
[09/03 14:25:23     68s] #need_extraction net=0 (total=4655)
[09/03 14:25:23     68s] ### Net info: fully routed nets: 4652
[09/03 14:25:23     68s] ### Net info: trivial (< 2 pins) nets: 3
[09/03 14:25:23     68s] ### Net info: unrouted nets: 0
[09/03 14:25:23     68s] ### Net info: re-extraction nets: 0
[09/03 14:25:23     68s] ### Net info: ignored nets: 0
[09/03 14:25:23     68s] ### Net info: skip routing nets: 0
[09/03 14:25:23     68s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 14:25:23     68s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[09/03 14:25:23     68s] ### import design signature (37): route=1226409919 fixed_route=375109866 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1546534860 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=68254781 pin_access=1695533246 inst_pattern=1
[09/03 14:25:23     68s] ### Time Record (DB Import) is uninstalled.
[09/03 14:25:23     68s] #NanoRoute Version 21.15-s110_1 NR220912-2004/21_15-UB
[09/03 14:25:23     68s] #RTESIG:78da95d23b4fc330100060667ec5c9ed10a4167c97d8b157449910a0f058a3d0b86944ea
[09/03 14:25:23     68s] #       54b133f0efb1044b511bd3d5feec7bcee6efab0218e1358aa543e425c26341c435d29238
[09/03 14:25:23     68s] #       cf6e08cb70f576cb2e67f3a7e7574a152024adf5a631c30246670670c6fbd63657bf442b
[09/03 14:25:23     68s] #       d8549d33907cf47db780facb56bb760db5d95463e7fff04c68e0d33fe69c802183c4f921
[09/03 14:25:23     68s] #       9c9e300ad8c3eafeee2748d18fdebceccdba6cf6f527d77cfa35f210e220e9630849811f
[09/03 14:25:23     68s] #       c67f168698a56771c1cfe142cb037e2c61998b7855b992b19162ae11d8b66db691362a15
[09/03 14:25:23     68s] #       26e57c65eb6aa8833576dc9d922930db5b33a5286c64ac484229414756129500369d7b30
[09/03 14:25:23     68s] #       32daac80741c11a513d12ebe018b2c0ffd
[09/03 14:25:23     68s] #
[09/03 14:25:23     68s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:23     68s] #RTESIG:78da9592b14ec330108699798a93db21482df82e7162af8832214029b04669e3a65153a7
[09/03 14:25:23     68s] #       8a9d81b7c70296a236a6abfdd9dfdd7f37997e2c726084b728e616911708cf3911574873
[09/03 14:25:23     68s] #       e23cb9232cfcd5fb3dbb9e4c5f5edf2896801035c6e95af73318aceec16ae71a53dffc22
[09/03 14:25:23     68s] #       4ac2a66cad8668d575ed0caa4f53ee9b35547a530eadfb832742011fff31e3040c1944d6
[09/03 14:25:23     68s] #       f5fef40c23813d2d1e1f7e24793738bd3ce875511faa1d577cfc3572af382afa148424c1
[09/03 14:25:23     68s] #       f5c33f1b434ce28b70c12fc1854a8ff05305a799087795c9343452cc1402db36f53610a3
[09/03 14:25:23     68s] #       947e52d695a62afbcab3da0cfb73640ccc74468f528a04b0ef0ec6c5e457379406619a82
[09/03 14:25:23     68s] #       0aec2e4a2f0cb97c60a1543da4c210513c62bbfa024b5c1cb2
[09/03 14:25:23     68s] #
[09/03 14:25:23     68s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:23     68s] ### Time Record (Global Routing) is installed.
[09/03 14:25:23     68s] ### Time Record (Global Routing) is uninstalled.
[09/03 14:25:23     68s] #Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
[09/03 14:25:23     68s] #Total number of routable nets = 4652.
[09/03 14:25:23     68s] #Total number of nets in the design = 4655.
[09/03 14:25:23     68s] #4652 routable nets have routed wires.
[09/03 14:25:23     68s] #No nets have been global routed.
[09/03 14:25:23     68s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:23     68s] #Start routing data preparation on Tue Sep  3 14:25:23 2024
[09/03 14:25:23     68s] #
[09/03 14:25:23     68s] #Minimum voltage of a net in the design = 0.000.
[09/03 14:25:23     68s] #Maximum voltage of a net in the design = 1.100.
[09/03 14:25:23     68s] #Voltage range [0.000 - 1.100] has 4652 nets.
[09/03 14:25:23     68s] #Voltage range [0.000 - 0.000] has 2 nets.
[09/03 14:25:23     68s] #Voltage range [0.900 - 1.100] has 1 net.
[09/03 14:25:23     68s] #Build and mark too close pins for the same net.
[09/03 14:25:23     68s] ### Time Record (Cell Pin Access) is installed.
[09/03 14:25:23     68s] #Rebuild pin access data for design.
[09/03 14:25:23     68s] #Initial pin access analysis.
[09/03 14:25:23     68s] #Detail pin access analysis.
[09/03 14:25:23     68s] ### Time Record (Cell Pin Access) is uninstalled.
[09/03 14:25:23     68s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[09/03 14:25:23     68s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[09/03 14:25:23     68s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 14:25:23     68s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[09/03 14:25:23     68s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1587.11 (MB), peak = 1621.60 (MB)
[09/03 14:25:23     68s] #Regenerating Ggrids automatically.
[09/03 14:25:23     68s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[09/03 14:25:23     68s] #Using automatically generated G-grids.
[09/03 14:25:23     68s] #(check_and_prepare_match_target_file) no match_target_file in constraint. quit
[09/03 14:25:23     69s] #Done routing data preparation.
[09/03 14:25:23     69s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1590.91 (MB), peak = 1621.60 (MB)
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #Finished routing data preparation on Tue Sep  3 14:25:23 2024
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #Cpu time = 00:00:01
[09/03 14:25:23     69s] #Elapsed time = 00:00:01
[09/03 14:25:23     69s] #Increased memory = 7.75 (MB)
[09/03 14:25:23     69s] #Total memory = 1590.91 (MB)
[09/03 14:25:23     69s] #Peak memory = 1621.60 (MB)
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:23     69s] ### Time Record (Global Routing) is installed.
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #Start global routing on Tue Sep  3 14:25:23 2024
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #Start global routing initialization on Tue Sep  3 14:25:23 2024
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #WARNING (NRGR-22) Design is already detail routed.
[09/03 14:25:23     69s] ### Time Record (Global Routing) is uninstalled.
[09/03 14:25:23     69s] ### Time Record (Data Preparation) is installed.
[09/03 14:25:23     69s] ### Time Record (Data Preparation) is uninstalled.
[09/03 14:25:23     69s] ### track-assign external-init starts on Tue Sep  3 14:25:23 2024 with memory = 1590.91 (MB), peak = 1621.60 (MB)
[09/03 14:25:23     69s] ### Time Record (Track Assignment) is installed.
[09/03 14:25:23     69s] ### Time Record (Track Assignment) is uninstalled.
[09/03 14:25:23     69s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/03 14:25:23     69s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/03 14:25:23     69s] #Cpu time = 00:00:01
[09/03 14:25:23     69s] #Elapsed time = 00:00:01
[09/03 14:25:23     69s] #Increased memory = 7.77 (MB)
[09/03 14:25:23     69s] #Total memory = 1590.91 (MB)
[09/03 14:25:23     69s] #Peak memory = 1621.60 (MB)
[09/03 14:25:23     69s] ### Time Record (Detail Routing) is installed.
[09/03 14:25:23     69s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:23     69s] #
[09/03 14:25:23     69s] #Start Detail Routing..
[09/03 14:25:24     69s] #start 1st optimization iteration ...
[09/03 14:25:24     69s] ### Routing stats:
[09/03 14:25:24     69s] #   number of violations = 0
[09/03 14:25:24     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1590.93 (MB), peak = 1621.60 (MB)
[09/03 14:25:24     69s] #Complete Detail Routing.
[09/03 14:25:24     69s] #Total wire length = 71400 um.
[09/03 14:25:24     69s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal1 = 2549 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal2 = 27781 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal3 = 31966 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal4 = 8148 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal5 = 668 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:24     69s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:24     69s] #Total number of vias = 26558
[09/03 14:25:24     69s] #Up-Via Summary (total 26558):
[09/03 14:25:24     69s] #           
[09/03 14:25:24     69s] #-----------------------
[09/03 14:25:24     69s] # Metal1          15807
[09/03 14:25:24     69s] # Metal2           9647
[09/03 14:25:24     69s] # Metal3           1032
[09/03 14:25:24     69s] # Metal4             61
[09/03 14:25:24     69s] # Metal5              9
[09/03 14:25:24     69s] # Metal6              1
[09/03 14:25:24     69s] # Metal7              1
[09/03 14:25:24     69s] #-----------------------
[09/03 14:25:24     69s] #                 26558 
[09/03 14:25:24     69s] #
[09/03 14:25:24     69s] #Total number of DRC violations = 0
[09/03 14:25:24     69s] ### Time Record (Detail Routing) is uninstalled.
[09/03 14:25:24     69s] #Cpu time = 00:00:00
[09/03 14:25:24     69s] #Elapsed time = 00:00:00
[09/03 14:25:24     69s] #Increased memory = 0.02 (MB)
[09/03 14:25:24     69s] #Total memory = 1590.93 (MB)
[09/03 14:25:24     69s] #Peak memory = 1621.60 (MB)
[09/03 14:25:24     69s] ### Time Record (Post Route Wire Spreading) is installed.
[09/03 14:25:24     69s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:24     69s] #
[09/03 14:25:24     69s] #Start Post Route wire spreading..
[09/03 14:25:24     69s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:24     69s] #
[09/03 14:25:24     69s] #Start DRC checking..
[09/03 14:25:25     70s] #   number of violations = 0
[09/03 14:25:25     70s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1593.34 (MB), peak = 1625.65 (MB)
[09/03 14:25:25     70s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:25     70s] #Total number of DRC violations = 0
[09/03 14:25:25     70s] #Total number of process antenna violations = 0
[09/03 14:25:25     70s] #Total number of net violated process antenna rule = 0
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] #Start data preparation for wire spreading...
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] #Data preparation is done on Tue Sep  3 14:25:25 2024
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] ### track-assign engine-init starts on Tue Sep  3 14:25:25 2024 with memory = 1593.34 (MB), peak = 1625.65 (MB)
[09/03 14:25:25     70s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] #Start Post Route Wire Spread.
[09/03 14:25:25     70s] #Done with 193 horizontal wires in 3 hboxes and 69 vertical wires in 4 hboxes.
[09/03 14:25:25     70s] #Complete Post Route Wire Spread.
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] #Total wire length = 71458 um.
[09/03 14:25:25     70s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal1 = 2550 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal2 = 27791 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal3 = 32006 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal4 = 8155 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal5 = 668 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:25     70s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:25     70s] #Total number of vias = 26558
[09/03 14:25:25     70s] #Up-Via Summary (total 26558):
[09/03 14:25:25     70s] #           
[09/03 14:25:25     70s] #-----------------------
[09/03 14:25:25     70s] # Metal1          15807
[09/03 14:25:25     70s] # Metal2           9647
[09/03 14:25:25     70s] # Metal3           1032
[09/03 14:25:25     70s] # Metal4             61
[09/03 14:25:25     70s] # Metal5              9
[09/03 14:25:25     70s] # Metal6              1
[09/03 14:25:25     70s] # Metal7              1
[09/03 14:25:25     70s] #-----------------------
[09/03 14:25:25     70s] #                 26558 
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[09/03 14:25:25     70s] #
[09/03 14:25:25     70s] #Start DRC checking..
[09/03 14:25:26     71s] #   number of violations = 0
[09/03 14:25:26     71s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1590.58 (MB), peak = 1625.96 (MB)
[09/03 14:25:26     71s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:26     71s] #Total number of DRC violations = 0
[09/03 14:25:26     71s] #Total number of process antenna violations = 0
[09/03 14:25:26     71s] #Total number of net violated process antenna rule = 0
[09/03 14:25:26     71s] #   number of violations = 0
[09/03 14:25:26     71s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1590.58 (MB), peak = 1625.96 (MB)
[09/03 14:25:26     71s] #CELL_VIEW WA_32,init has no DRC violation.
[09/03 14:25:26     71s] #Total number of DRC violations = 0
[09/03 14:25:26     71s] #Total number of process antenna violations = 0
[09/03 14:25:26     71s] #Total number of net violated process antenna rule = 0
[09/03 14:25:26     71s] #Post Route wire spread is done.
[09/03 14:25:26     71s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/03 14:25:26     71s] #Total wire length = 71458 um.
[09/03 14:25:26     71s] #Total half perimeter of net bounding box = 60342 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal1 = 2550 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal2 = 27791 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal3 = 32006 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal4 = 8155 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal5 = 668 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal6 = 274 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal7 = 0 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal8 = 15 um.
[09/03 14:25:26     71s] #Total wire length on LAYER Metal9 = 0 um.
[09/03 14:25:26     71s] #Total number of vias = 26558
[09/03 14:25:26     71s] #Up-Via Summary (total 26558):
[09/03 14:25:26     71s] #           
[09/03 14:25:26     71s] #-----------------------
[09/03 14:25:26     71s] # Metal1          15807
[09/03 14:25:26     71s] # Metal2           9647
[09/03 14:25:26     71s] # Metal3           1032
[09/03 14:25:26     71s] # Metal4             61
[09/03 14:25:26     71s] # Metal5              9
[09/03 14:25:26     71s] # Metal6              1
[09/03 14:25:26     71s] # Metal7              1
[09/03 14:25:26     71s] #-----------------------
[09/03 14:25:26     71s] #                 26558 
[09/03 14:25:26     71s] #
[09/03 14:25:26     71s] #detailRoute Statistics:
[09/03 14:25:26     71s] #Cpu time = 00:00:02
[09/03 14:25:26     71s] #Elapsed time = 00:00:02
[09/03 14:25:26     71s] #Increased memory = -0.33 (MB)
[09/03 14:25:26     71s] #Total memory = 1590.58 (MB)
[09/03 14:25:26     71s] #Peak memory = 1625.96 (MB)
[09/03 14:25:26     71s] ### global_detail_route design signature (56): route=1982881660 flt_obj=0 vio=1905142130 shield_wire=1
[09/03 14:25:26     71s] ### Time Record (DB Export) is installed.
[09/03 14:25:26     71s] ### export design design signature (57): route=1982881660 fixed_route=375109866 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1677952787 dirty_area=0 del_dirty_area=0 cell=1695287945 placement=68254781 pin_access=1695533246 inst_pattern=1
[09/03 14:25:26     71s] #	no debugging net set
[09/03 14:25:26     71s] ### Time Record (DB Export) is uninstalled.
[09/03 14:25:26     71s] ### Time Record (Post Callback) is installed.
[09/03 14:25:26     71s] ### Time Record (Post Callback) is uninstalled.
[09/03 14:25:26     71s] #
[09/03 14:25:26     71s] #globalDetailRoute statistics:
[09/03 14:25:26     71s] #Cpu time = 00:00:03
[09/03 14:25:26     71s] #Elapsed time = 00:00:03
[09/03 14:25:26     71s] #Increased memory = 2.92 (MB)
[09/03 14:25:26     71s] #Total memory = 1585.42 (MB)
[09/03 14:25:26     71s] #Peak memory = 1625.96 (MB)
[09/03 14:25:26     71s] #Number of warnings = 3
[09/03 14:25:26     71s] #Total number of warnings = 10
[09/03 14:25:26     71s] #Number of fails = 0
[09/03 14:25:26     71s] #Total number of fails = 0
[09/03 14:25:26     71s] #Complete globalDetailRoute on Tue Sep  3 14:25:26 2024
[09/03 14:25:26     71s] #
[09/03 14:25:26     71s] ### import design signature (58): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1695533246 inst_pattern=1
[09/03 14:25:26     71s] ### Time Record (globalDetailRoute) is uninstalled.
[09/03 14:25:26     71s] #Default setup view is reset to setup.
[09/03 14:25:26     71s] #Default setup view is reset to setup.
[09/03 14:25:26     71s] AAE_INFO: Post Route call back at the end of routeDesign
[09/03 14:25:26     71s] #routeDesign: cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1585.70 (MB), peak = 1625.96 (MB)
[09/03 14:25:26     71s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:25:26     71s] 
[09/03 14:25:26     71s] ### Time Record (routeDesign) is uninstalled.
[09/03 14:25:26     71s] ### 
[09/03 14:25:26     71s] ###   Scalability Statistics
[09/03 14:25:26     71s] ### 
[09/03 14:25:26     71s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:26     71s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/03 14:25:26     71s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:26     71s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/03 14:25:26     71s] ###   Post Route Wire Spreading     |        00:00:02|        00:00:02|             1.0|
[09/03 14:25:26     71s] ###   Entire Command                |        00:00:04|        00:00:04|             1.0|
[09/03 14:25:26     71s] ### --------------------------------+----------------+----------------+----------------+
[09/03 14:25:26     71s] ### 
[09/03 14:25:31     72s] <CMD> getFillerMode -quiet
[09/03 14:25:36     72s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[09/03 14:25:36     72s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/03 14:25:36     72s] Type 'man IMPSP-5217' for more detail.
[09/03 14:25:36     72s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1924.7M, EPOCH TIME: 1725353736.791670
[09/03 14:25:36     72s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1924.7M, EPOCH TIME: 1725353736.791872
[09/03 14:25:36     72s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1924.7M, EPOCH TIME: 1725353736.791930
[09/03 14:25:36     72s] Processing tracks to init pin-track alignment.
[09/03 14:25:36     72s] z: 2, totalTracks: 1
[09/03 14:25:36     72s] z: 4, totalTracks: 1
[09/03 14:25:36     72s] z: 6, totalTracks: 1
[09/03 14:25:36     72s] z: 8, totalTracks: 1
[09/03 14:25:36     72s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:25:36     72s] All LLGs are deleted
[09/03 14:25:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1924.7M, EPOCH TIME: 1725353736.794194
[09/03 14:25:36     72s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1924.7M, EPOCH TIME: 1725353736.794366
[09/03 14:25:36     72s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1924.7M, EPOCH TIME: 1725353736.794486
[09/03 14:25:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1924.7M, EPOCH TIME: 1725353736.794571
[09/03 14:25:36     72s] Max number of tech site patterns supported in site array is 256.
[09/03 14:25:36     72s] Core basic site is gsclib090site
[09/03 14:25:36     72s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1924.7M, EPOCH TIME: 1725353736.799810
[09/03 14:25:36     72s] After signature check, allow fast init is false, keep pre-filter is true.
[09/03 14:25:36     72s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/03 14:25:36     72s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.008, MEM:1924.7M, EPOCH TIME: 1725353736.807682
[09/03 14:25:36     72s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:25:36     72s] SiteArray: use 319,488 bytes
[09/03 14:25:36     72s] SiteArray: current memory after site array memory allocation 1924.7M
[09/03 14:25:36     72s] SiteArray: FP blocked sites are writable
[09/03 14:25:36     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:25:36     72s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1924.7M, EPOCH TIME: 1725353736.808447
[09/03 14:25:36     72s] Process 67863 wires and vias for routing blockage and capacity analysis
[09/03 14:25:36     72s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.009, MEM:1924.7M, EPOCH TIME: 1725353736.816995
[09/03 14:25:36     72s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:25:36     72s] Atter site array init, number of instance map data is 0.
[09/03 14:25:36     72s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.023, MEM:1924.7M, EPOCH TIME: 1725353736.817784
[09/03 14:25:36     72s] 
[09/03 14:25:36     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:25:36     72s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.024, MEM:1924.7M, EPOCH TIME: 1725353736.818693
[09/03 14:25:36     72s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1924.7M, EPOCH TIME: 1725353736.818719
[09/03 14:25:36     72s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1924.7M, EPOCH TIME: 1725353736.818739
[09/03 14:25:36     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.7MB).
[09/03 14:25:36     72s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.027, MEM:1924.7M, EPOCH TIME: 1725353736.818985
[09/03 14:25:36     72s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.020, REAL:0.027, MEM:1924.7M, EPOCH TIME: 1725353736.819001
[09/03 14:25:36     72s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1924.7M, EPOCH TIME: 1725353736.819017
[09/03 14:25:36     72s]   Signal wire search tree: 67889 elements. (cpu=0:00:00.0, mem=0.0M)
[09/03 14:25:36     72s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.009, MEM:1924.7M, EPOCH TIME: 1725353736.828282
[09/03 14:25:36     72s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1924.7M, EPOCH TIME: 1725353736.831450
[09/03 14:25:36     72s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1924.7M, EPOCH TIME: 1725353736.831482
[09/03 14:25:36     72s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1924.7M, EPOCH TIME: 1725353736.831654
[09/03 14:25:36     72s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1924.7M, EPOCH TIME: 1725353736.831698
[09/03 14:25:36     72s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/03 14:25:36     72s] AddFiller main function time CPU:0.048, REAL:0.048
[09/03 14:25:36     72s] Filler instance commit time CPU:0.009, REAL:0.009
[09/03 14:25:36     72s] *INFO: Adding fillers to top-module.
[09/03 14:25:36     72s] *INFO:   Added 0 filler inst  (cell FILL64 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 88 filler insts (cell FILL32 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 104 filler insts (cell FILL16 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 335 filler insts (cell FILL8 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 745 filler insts (cell FILL4 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 1160 filler insts (cell FILL2 / prefix FILLER).
[09/03 14:25:36     72s] *INFO:   Added 1238 filler insts (cell FILL1 / prefix FILLER).
[09/03 14:25:36     72s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.050, REAL:0.049, MEM:1924.7M, EPOCH TIME: 1725353736.880480
[09/03 14:25:36     72s] *INFO: Total 3670 filler insts added - prefix FILLER (CPU: 0:00:00.1).
[09/03 14:25:36     72s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.050, REAL:0.049, MEM:1924.7M, EPOCH TIME: 1725353736.880554
[09/03 14:25:36     72s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:1924.7M, EPOCH TIME: 1725353736.880574
[09/03 14:25:36     72s] For 3670 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.000, MEM:1924.7M, EPOCH TIME: 1725353736.880688
[09/03 14:25:36     72s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.050, REAL:0.049, MEM:1924.7M, EPOCH TIME: 1725353736.880710
[09/03 14:25:36     72s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.050, REAL:0.049, MEM:1924.7M, EPOCH TIME: 1725353736.880728
[09/03 14:25:36     72s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1924.7M, EPOCH TIME: 1725353736.880801
[09/03 14:25:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9312).
[09/03 14:25:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] All LLGs are deleted
[09/03 14:25:36     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:36     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1924.7M, EPOCH TIME: 1725353736.885821
[09/03 14:25:36     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1924.4M, EPOCH TIME: 1725353736.886015
[09/03 14:25:36     72s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.006, MEM:1914.4M, EPOCH TIME: 1725353736.886837
[09/03 14:25:36     72s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.090, REAL:0.095, MEM:1914.4M, EPOCH TIME: 1725353736.886865
[09/03 14:25:37     72s] <CMD> addFiller -cell FILL32 FILL4 FILL16 FILL8 FILL64 FILL2 FILL1 -prefix FILLER
[09/03 14:25:37     72s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/03 14:25:37     72s] Type 'man IMPSP-5217' for more detail.
[09/03 14:25:37     72s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:1924.6M, EPOCH TIME: 1725353737.600532
[09/03 14:25:37     72s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:1924.6M, EPOCH TIME: 1725353737.600740
[09/03 14:25:37     72s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1924.6M, EPOCH TIME: 1725353737.600788
[09/03 14:25:37     72s] Processing tracks to init pin-track alignment.
[09/03 14:25:37     72s] z: 2, totalTracks: 1
[09/03 14:25:37     72s] z: 4, totalTracks: 1
[09/03 14:25:37     72s] z: 6, totalTracks: 1
[09/03 14:25:37     72s] z: 8, totalTracks: 1
[09/03 14:25:37     72s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[09/03 14:25:37     72s] All LLGs are deleted
[09/03 14:25:37     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1924.6M, EPOCH TIME: 1725353737.603331
[09/03 14:25:37     72s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1725353737.603490
[09/03 14:25:37     72s] # Building WA_32 llgBox search-tree.
[09/03 14:25:37     72s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1924.6M, EPOCH TIME: 1725353737.603674
[09/03 14:25:37     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1924.6M, EPOCH TIME: 1725353737.603767
[09/03 14:25:37     72s] Max number of tech site patterns supported in site array is 256.
[09/03 14:25:37     72s] Core basic site is gsclib090site
[09/03 14:25:37     72s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1924.6M, EPOCH TIME: 1725353737.609080
[09/03 14:25:37     72s] After signature check, allow fast init is true, keep pre-filter is true.
[09/03 14:25:37     72s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/03 14:25:37     72s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.008, MEM:1924.6M, EPOCH TIME: 1725353737.617108
[09/03 14:25:37     72s] SiteArray: non-trimmed site array dimensions = 62 x 825
[09/03 14:25:37     72s] SiteArray: use 319,488 bytes
[09/03 14:25:37     72s] SiteArray: current memory after site array memory allocation 1924.9M
[09/03 14:25:37     72s] SiteArray: FP blocked sites are writable
[09/03 14:25:37     72s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/03 14:25:37     72s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1924.9M, EPOCH TIME: 1725353737.617840
[09/03 14:25:37     72s] Process 67863 wires and vias for routing blockage and capacity analysis
[09/03 14:25:37     72s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.009, MEM:1924.9M, EPOCH TIME: 1725353737.626512
[09/03 14:25:37     72s] SiteArray: number of non floorplan blocked sites for llg default is 51150
[09/03 14:25:37     72s] Atter site array init, number of instance map data is 0.
[09/03 14:25:37     72s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.030, REAL:0.024, MEM:1924.9M, EPOCH TIME: 1725353737.627366
[09/03 14:25:37     72s] 
[09/03 14:25:37     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[09/03 14:25:37     72s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.025, MEM:1924.9M, EPOCH TIME: 1725353737.628418
[09/03 14:25:37     72s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:1924.9M, EPOCH TIME: 1725353737.628443
[09/03 14:25:37     72s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:1924.9M, EPOCH TIME: 1725353737.628462
[09/03 14:25:37     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1924.9MB).
[09/03 14:25:37     72s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.028, MEM:1924.9M, EPOCH TIME: 1725353737.628824
[09/03 14:25:37     72s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.030, REAL:0.028, MEM:1924.9M, EPOCH TIME: 1725353737.628840
[09/03 14:25:37     72s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:1924.9M, EPOCH TIME: 1725353737.628857
[09/03 14:25:37     72s]   Signal wire search tree: 67889 elements. (cpu=0:00:00.0, mem=0.0M)
[09/03 14:25:37     72s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.010, REAL:0.009, MEM:1924.9M, EPOCH TIME: 1725353737.638134
[09/03 14:25:37     72s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:1924.9M, EPOCH TIME: 1725353737.643082
[09/03 14:25:37     72s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:1924.9M, EPOCH TIME: 1725353737.643113
[09/03 14:25:37     72s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:1924.9M, EPOCH TIME: 1725353737.643380
[09/03 14:25:37     72s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:1924.9M, EPOCH TIME: 1725353737.643418
[09/03 14:25:37     72s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/03 14:25:37     72s] AddFiller main function time CPU:0.000, REAL:0.001
[09/03 14:25:37     72s] Filler instance commit time CPU:0.000, REAL:0.000
[09/03 14:25:37     72s] *INFO: Adding fillers to top-module.
[09/03 14:25:37     72s] *INFO:   Added 0 filler inst of any cell-type.
[09/03 14:25:37     72s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.010, REAL:0.001, MEM:1924.9M, EPOCH TIME: 1725353737.644781
[09/03 14:25:37     72s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.010, REAL:0.001, MEM:1924.9M, EPOCH TIME: 1725353737.644820
[09/03 14:25:37     72s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.010, REAL:0.002, MEM:1924.9M, EPOCH TIME: 1725353737.644851
[09/03 14:25:37     72s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.010, REAL:0.002, MEM:1924.9M, EPOCH TIME: 1725353737.644867
[09/03 14:25:37     72s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:1924.9M, EPOCH TIME: 1725353737.644898
[09/03 14:25:37     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:9312).
[09/03 14:25:37     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] All LLGs are deleted
[09/03 14:25:37     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/03 14:25:37     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1924.9M, EPOCH TIME: 1725353737.652560
[09/03 14:25:37     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1924.6M, EPOCH TIME: 1725353737.652836
[09/03 14:25:37     72s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.009, MEM:1914.6M, EPOCH TIME: 1725353737.653958
[09/03 14:25:37     72s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.050, REAL:0.053, MEM:1914.6M, EPOCH TIME: 1725353737.654017
[09/03 14:25:50     73s] <CMD> saveDesign route.enc
[09/03 14:25:50     73s] % Begin save design ... (date=09/03 14:25:50, mem=1589.0M)
[09/03 14:25:50     73s] % Begin Save ccopt configuration ... (date=09/03 14:25:50, mem=1589.0M)
[09/03 14:25:50     73s] % End Save ccopt configuration ... (date=09/03 14:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.2M, current mem=1589.2M)
[09/03 14:25:50     73s] % Begin Save netlist data ... (date=09/03 14:25:50, mem=1589.2M)
[09/03 14:25:50     73s] Writing Binary DB to route.enc.dat/WA_32.v.bin in single-threaded mode...
[09/03 14:25:50     73s] % End Save netlist data ... (date=09/03 14:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.3M, current mem=1589.3M)
[09/03 14:25:50     73s] Saving symbol-table file ...
[09/03 14:25:50     73s] Saving congestion map file route.enc.dat/WA_32.route.congmap.gz ...
[09/03 14:25:50     73s] % Begin Save AAE data ... (date=09/03 14:25:50, mem=1589.4M)
[09/03 14:25:50     73s] Saving AAE Data ...
[09/03 14:25:50     73s] % End Save AAE data ... (date=09/03 14:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.4M, current mem=1589.4M)
[09/03 14:25:50     73s] Saving preference file route.enc.dat/gui.pref.tcl ...
[09/03 14:25:50     73s] Saving mode setting ...
[09/03 14:25:50     73s] Saving global file ...
[09/03 14:25:51     73s] % Begin Save floorplan data ... (date=09/03 14:25:51, mem=1589.7M)
[09/03 14:25:51     73s] Saving floorplan file ...
[09/03 14:25:51     73s] % End Save floorplan data ... (date=09/03 14:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.7M, current mem=1589.7M)
[09/03 14:25:51     73s] Saving Drc markers ...
[09/03 14:25:51     73s] ... No Drc file written since there is no markers found.
[09/03 14:25:51     73s] % Begin Save placement data ... (date=09/03 14:25:51, mem=1589.7M)
[09/03 14:25:51     73s] ** Saving stdCellPlacement_binary (version# 2) ...
[09/03 14:25:51     73s] Save Adaptive View Pruning View Names to Binary file
[09/03 14:25:51     73s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1917.5M) ***
[09/03 14:25:51     73s] % End Save placement data ... (date=09/03 14:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.7M, current mem=1589.7M)
[09/03 14:25:51     73s] % Begin Save routing data ... (date=09/03 14:25:51, mem=1589.7M)
[09/03 14:25:51     73s] Saving route file ...
[09/03 14:25:51     73s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1914.5M) ***
[09/03 14:25:51     73s] % End Save routing data ... (date=09/03 14:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1589.8M, current mem=1589.8M)
[09/03 14:25:51     73s] Saving property file route.enc.dat/WA_32.prop
[09/03 14:25:51     73s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1917.5M) ***
[09/03 14:25:51     73s] #Saving pin access data to file route.enc.dat/WA_32.apa ...
[09/03 14:25:51     73s] #
[09/03 14:25:51     73s] % Begin Save power constraints data ... (date=09/03 14:25:51, mem=1590.0M)
[09/03 14:25:51     74s] % End Save power constraints data ... (date=09/03 14:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1590.0M, current mem=1590.0M)
[09/03 14:25:51     74s] 'couldn't execute "cp": not owner'.
[09/03 14:25:51     74s] % End save design ... (date=09/03 14:25:51, total cpu=0:00:00.2, real=0:00:01.0, peak res=1590.0M, current mem=1589.1M)
[09/03 14:25:51     74s] *** Message Summary: 0 warning(s), 0 error(s)
[09/03 14:25:51     74s] 
[09/03 14:26:23     76s] <CMD> ui_view_box
[09/03 14:26:23     76s] <CMD> ui_view_box
[09/03 14:26:23     76s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType inst
[09/03 14:26:23     76s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType regular
[09/03 14:26:24     76s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType special
[09/03 14:26:24     76s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[09/03 14:26:35     77s] <CMD> ui_view_box
[09/03 14:26:35     77s] <CMD> ui_view_box
[09/03 14:26:35     77s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType inst
[09/03 14:26:35     77s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType regular
[09/03 14:26:35     77s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType special
[09/03 14:26:35     77s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[09/03 14:26:53     78s] <CMD> zoomBox -45.64050 -7.68600 306.57300 162.59650
[09/03 14:26:54     78s] <CMD> zoomBox 54.50550 -3.20950 210.78600 72.34650
[09/03 14:26:56     78s] <CMD> zoomBox 64.59850 6.43250 197.43700 70.65500
[09/03 14:26:56     78s] <CMD> zoomBox 73.17750 14.62800 186.09000 69.21700
[09/03 14:26:56     78s] <CMD> zoomBox 80.46900 21.59400 176.44500 67.99500
[09/03 14:26:56     78s] <CMD> zoomBox 86.66750 27.51550 168.24700 66.95600
[09/03 14:26:56     78s] <CMD> zoomBox 91.93600 32.54850 161.27850 66.07300
[09/03 14:26:57     78s] <CMD> zoomBox 96.41400 36.82650 155.35550 65.32250
[09/03 14:26:57     78s] <CMD> zoomBox 91.93550 32.54800 161.27850 66.07300
[09/03 14:26:58     79s] <CMD> zoomBox 64.59650 6.43150 197.43700 70.65500
[09/03 14:26:58     79s] <CMD> zoomBox -56.61950 -109.36650 357.75950 90.97050
[09/03 14:27:00     79s] <CMD> zoomBox -29.85800 -83.80100 322.36400 86.48550
[09/03 14:27:01     79s] <CMD> fit
[09/03 14:27:13     80s] <CMD> ui_view_box
[09/03 14:27:13     80s] <CMD> ui_view_box
[09/03 14:27:13     80s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType inst
[09/03 14:27:13     80s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType regular
[09/03 14:27:13     80s] <CMD> dbquery -area {-77.4095 -9.106 336.959 191.226} -objType special
[09/03 14:27:13     80s] **WARN: (IMPSYT-13094):	There are more than 20000 objects inside the view box. We do not recommand to use layout 3D.
[09/03 14:27:38     81s] 
--------------------------------------------------------------------------------
Exiting Innovus on Tue Sep  3 14:27:38 2024
  Total CPU time:     0:01:25
  Total real time:    0:07:23
  Peak memory (main): 1619.58MB

[09/03 14:27:38     81s] 
[09/03 14:27:38     81s] *** Memory Usage v#1 (Current mem = 1924.660M, initial mem = 476.031M) ***
[09/03 14:27:38     81s] 
[09/03 14:27:38     81s] *** Summary of all messages that are not suppressed in this session:
[09/03 14:27:38     81s] Severity  ID               Count  Summary                                  
[09/03 14:27:38     81s] WARNING   IMPLF-151           41  The viaRule '%s' has been defined, the c...
[09/03 14:27:38     81s] WARNING   IMPLF-58           487  MACRO '%s' has been found in the databas...
[09/03 14:27:38     81s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[09/03 14:27:38     81s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[09/03 14:27:38     81s] ERROR     IMPLF-223          103  The LEF via '%s' definition already exis...
[09/03 14:27:38     81s] WARNING   IMPLF-105            4  The layer '%s' specified in SAMENET spac...
[09/03 14:27:38     81s] WARNING   IMPLF-119           27  LAYER '%s' has been found in the databas...
[09/03 14:27:38     81s] WARNING   IMPFP-325            2  Floorplan of the design is resized. All ...
[09/03 14:27:38     81s] WARNING   IMPFP-3961           6  The techSite '%s' has no related standar...
[09/03 14:27:38     81s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[09/03 14:27:38     81s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[09/03 14:27:38     81s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[09/03 14:27:38     81s] ERROR     IMPSYT-6300          2  Failed to execute command '%s'. For more...
[09/03 14:27:38     81s] WARNING   IMPSYT-13094         3  %s                                       
[09/03 14:27:38     81s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[09/03 14:27:38     81s] WARNING   IMPDC-1629           4  The default delay limit was set to %d. T...
[09/03 14:27:38     81s] WARNING   IMPPP-354            2  The power planner did not generate the %...
[09/03 14:27:38     81s] WARNING   IMPPP-170           12  The power planner failed to create a wir...
[09/03 14:27:38     81s] WARNING   IMPSR-468           16  Cannot find any standard cell pin connec...
[09/03 14:27:38     81s] WARNING   IMPSR-1253           4  Unable to find any standard cell pin con...
[09/03 14:27:38     81s] WARNING   IMPSR-1254           4  Unable to connect the specified objects,...
[09/03 14:27:38     81s] WARNING   IMPSR-1256           4  Unable to find any CORE class pad pin of...
[09/03 14:27:38     81s] WARNING   IMPSP-5134           2  Setting %s to %0.3f (microns) as a multi...
[09/03 14:27:38     81s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[09/03 14:27:38     81s] WARNING   IMPSP-5224           4  Option '%s' for command addEndCap is obs...
[09/03 14:27:38     81s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[09/03 14:27:38     81s] WARNING   IMPSP-9042           2  Scan chains were not defined, -place_glo...
[09/03 14:27:38     81s] WARNING   IMPSP-5534           6  '%s' and '%s' are using the same endcap ...
[09/03 14:27:38     81s] ERROR     IMPSP-5106           2  AddEndCap cannot place end cap cells at ...
[09/03 14:27:38     81s] WARNING   IMPSP-5119         124  AddEndCap is unable to add %s-cap cell (...
[09/03 14:27:38     81s] WARNING   IMPOAX-793          10  Problem in processing library definition...
[09/03 14:27:38     81s] ERROR     IMPIMEX-7031         1  %s more than once in the same Innovus se...
[09/03 14:27:38     81s] WARNING   TCLCMD-1178         65  set_output_delay command specified witho...
[09/03 14:27:38     81s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[09/03 14:27:38     81s] WARNING   TCLCMD-1535         64  set_input_delay command specified withou...
[09/03 14:27:38     81s] *** Message Summary: 1877 warning(s), 108 error(s)
[09/03 14:27:38     81s] 
[09/03 14:27:38     81s] --- Ending "Innovus" (totcpu=0:01:22, real=0:07:21, mem=1924.7M) ---
