include mapped_io
include usart
include timer

const
  PINB*    = MappedIoRegister[uint8](0x23)
  DDRB*    = MappedIoRegister[uint8](0x24)
  PORTB*   = MappedIoRegister[uint8](0x25)
  PIND*    = MappedIoRegister[uint8](0x29)
  DDRD*    = MappedIoRegister[uint8](0x2A)
  PORTD*   = MappedIoRegister[uint8](0x2B)
  PINE*    = MappedIoRegister[uint8](0x2C)
  DDRE*    = MappedIoRegister[uint8](0x2D)
  PORTE*   = MappedIoRegister[uint8](0x2E)
  TIFR0*   = MappedIoRegister[uint8](0x35)
  TIFR1*   = MappedIoRegister[uint8](0x36)
  GPIOR1*  = MappedIoRegister[uint8](0x39)
  GPIOR2*  = MappedIoRegister[uint8](0x3A)
  GPIOR3*  = MappedIoRegister[uint8](0x3B)
  EIFR*    = MappedIoRegister[uint8](0x3C)
  EIMSK*   = MappedIoRegister[uint8](0x3D)
  GPIOR0*  = MappedIoRegister[uint8](0x3E)
  EECR*    = MappedIoRegister[uint8](0x3F)
  EEDR*    = MappedIoRegister[uint8](0x40)
  EEAR*    = MappedIoRegister[uint16](0x41)
  EEARL*   = MappedIoRegister[uint8](0x41)
  EEARH*   = MappedIoRegister[uint8](0x42)
  GTCCR*   = MappedIoRegister[uint8](0x43)
  TCCR0A*  = MappedIoRegister[uint8](0x44)
  TCCR0B*  = MappedIoRegister[uint8](0x45)
  TCNT0*   = MappedIoRegister[uint8](0x46)
  OCR0A*   = MappedIoRegister[uint8](0x47)
  OCR0B*   = MappedIoRegister[uint8](0x48)
  PLLCSR*  = MappedIoRegister[uint8](0x49)
  SPCR*    = MappedIoRegister[uint8](0x4C)
  SPSR*    = MappedIoRegister[uint8](0x4D)
  SPDR*    = MappedIoRegister[uint8](0x4E)
  ACSR*    = MappedIoRegister[uint8](0x50)
  SMCR*    = MappedIoRegister[uint8](0x53)
  MCUSR*   = MappedIoRegister[uint8](0x54)
  MCUCR*   = MappedIoRegister[uint8](0x55)
  SPMCSR*  = MappedIoRegister[uint8](0x57)
  SP*      = MappedIoRegister[uint16](0x5D)
  SPL*     = MappedIoRegister[uint8](0x5D)
  SPH*     = MappedIoRegister[uint8](0x5E)
  SREG*    = MappedIoRegister[uint8](0x5F)
  WDTCSR*  = MappedIoRegister[uint8](0x60)
  CLKPR*   = MappedIoRegister[uint8](0x61)
  PRR*     = MappedIoRegister[uint8](0x64)
  OSCCAL*  = MappedIoRegister[uint8](0x66)
  EICRA*   = MappedIoRegister[uint8](0x69)
  TIMSK0*  = MappedIoRegister[uint8](0x6E)
  TIMSK1*  = MappedIoRegister[uint8](0x6F)
  AMP0CSR* = MappedIoRegister[uint8](0x76)
  AMP1CSR* = MappedIoRegister[uint8](0x77)
  ADC*     = MappedIoRegister[uint16](0x78)
  ADCL*    = MappedIoRegister[uint8](0x78)
  ADCH*    = MappedIoRegister[uint8](0x79)
  ADCSRA*  = MappedIoRegister[uint8](0x7A)
  ADCSRB*  = MappedIoRegister[uint8](0x7B)
  ADMUX*   = MappedIoRegister[uint8](0x7C)
  DIDR0*   = MappedIoRegister[uint8](0x7E)
  DIDR1*   = MappedIoRegister[uint8](0x7F)
  TCCR1A*  = MappedIoRegister[uint8](0x80)
  TCCR1B*  = MappedIoRegister[uint8](0x81)
  TCCR1C*  = MappedIoRegister[uint8](0x82)
  TCNT1*   = MappedIoRegister[uint16](0x84)
  TCNT1L*  = MappedIoRegister[uint8](0x84)
  TCNT1H*  = MappedIoRegister[uint8](0x85)
  ICR1*    = MappedIoRegister[uint16](0x86)
  ICR1L*   = MappedIoRegister[uint8](0x86)
  ICR1H*   = MappedIoRegister[uint8](0x87)
  OCR1A*   = MappedIoRegister[uint16](0x88)
  OCR1AL*  = MappedIoRegister[uint8](0x88)
  OCR1AH*  = MappedIoRegister[uint8](0x89)
  OCR1B*   = MappedIoRegister[uint16](0x8A)
  OCR1BL*  = MappedIoRegister[uint8](0x8A)
  OCR1BH*  = MappedIoRegister[uint8](0x8B)
  PIFR0*   = MappedIoRegister[uint8](0xA0)
  PIM0*    = MappedIoRegister[uint8](0xA1)
  PIFR2*   = MappedIoRegister[uint8](0xA4)
  PIM2*    = MappedIoRegister[uint8](0xA5)
  DACON*   = MappedIoRegister[uint8](0xAA)
  DAC*     = MappedIoRegister[uint16](0xAB)
  DACL*    = MappedIoRegister[uint8](0xAB)
  DACH*    = MappedIoRegister[uint8](0xAC)
  AC0CON*  = MappedIoRegister[uint8](0xAD)
  AC1CON*  = MappedIoRegister[uint8](0xAE)
  AC2CON*  = MappedIoRegister[uint8](0xAF)
  UCSRA*   = MappedIoRegister[uint8](0xC0)
  UCSRB*   = MappedIoRegister[uint8](0xC1)
  UCSRC*   = MappedIoRegister[uint8](0xC2)
  UBRRL*   = MappedIoRegister[uint8](0xC4)
  UBRRH*   = MappedIoRegister[uint8](0xC5)
  UDR*     = MappedIoRegister[uint8](0xC6)
  EUCSRA*  = MappedIoRegister[uint8](0xC8)
  EUCSRB*  = MappedIoRegister[uint8](0xC9)
  EUCSRC*  = MappedIoRegister[uint8](0xCA)
  MUBRRL*  = MappedIoRegister[uint8](0xCC)
  MUBRRH*  = MappedIoRegister[uint8](0xCD)
  EUDR*    = MappedIoRegister[uint8](0xCE)
  PSOC0*   = MappedIoRegister[uint8](0xD0)
  OCR0SA*  = MappedIoRegister[uint16](0xD2)
  OCR0SAL* = MappedIoRegister[uint8](0xD2)
  OCR0SAH* = MappedIoRegister[uint8](0xD3)
  OCR0RA*  = MappedIoRegister[uint16](0xD4)
  OCR0RAL* = MappedIoRegister[uint8](0xD4)
  OCR0RAH* = MappedIoRegister[uint8](0xD5)
  OCR0SB*  = MappedIoRegister[uint16](0xD6)
  OCR0SBL* = MappedIoRegister[uint8](0xD6)
  OCR0SBH* = MappedIoRegister[uint8](0xD7)
  OCR0RB*  = MappedIoRegister[uint16](0xD8)
  OCR0RBL* = MappedIoRegister[uint8](0xD8)
  OCR0RBH* = MappedIoRegister[uint8](0xD9)
  PCNF0*   = MappedIoRegister[uint8](0xDA)
  PCTL0*   = MappedIoRegister[uint8](0xDB)
  PFRC0A*  = MappedIoRegister[uint8](0xDC)
  PFRC0B*  = MappedIoRegister[uint8](0xDD)
  PICR0*   = MappedIoRegister[uint16](0xDE)
  PICR0L*  = MappedIoRegister[uint8](0xDE)
  PICR0H*  = MappedIoRegister[uint8](0xDF)
  PSOC2*   = MappedIoRegister[uint8](0xF0)
  POM2*    = MappedIoRegister[uint8](0xF1)
  OCR2SA*  = MappedIoRegister[uint16](0xF2)
  OCR2SAL* = MappedIoRegister[uint8](0xF2)
  OCR2SAH* = MappedIoRegister[uint8](0xF3)
  OCR2RA*  = MappedIoRegister[uint16](0xF4)
  OCR2RAL* = MappedIoRegister[uint8](0xF4)
  OCR2RAH* = MappedIoRegister[uint8](0xF5)
  OCR2SB*  = MappedIoRegister[uint16](0xF6)
  OCR2SBL* = MappedIoRegister[uint8](0xF6)
  OCR2SBH* = MappedIoRegister[uint8](0xF7)
  OCR2RB*  = MappedIoRegister[uint16](0xF8)
  OCR2RBL* = MappedIoRegister[uint8](0xF8)
  OCR2RBH* = MappedIoRegister[uint8](0xF9)
  PCNF2*   = MappedIoRegister[uint8](0xFA)
  PCTL2*   = MappedIoRegister[uint8](0xFB)
  PFRC2A*  = MappedIoRegister[uint8](0xFC)
  PFRC2B*  = MappedIoRegister[uint8](0xFD)
  PICR2*   = MappedIoRegister[uint16](0xFE)
  PICR2L*  = MappedIoRegister[uint8](0xFE)
  PICR2H*  = MappedIoRegister[uint8](0xFF)

const
  portb* = Port(direction: DDRB, output: PORTB, input: PINB)
  portd* = Port(direction: DDRD, output: PORTD, input: PIND)
  porte* = Port(direction: DDRE, output: PORTE, input: PINE)

