{
  "module_name": "vcn_v2_5.c",
  "hash_id": "9c03571782ddc93dc16498773fc753d55d8ff99e1d935f5df76e346148166f86",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/vcn_v2_5.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n#include <drm/drm_drv.h>\n\n#include \"amdgpu.h\"\n#include \"amdgpu_vcn.h\"\n#include \"amdgpu_pm.h\"\n#include \"soc15.h\"\n#include \"soc15d.h\"\n#include \"vcn_v2_0.h\"\n#include \"mmsch_v1_0.h\"\n#include \"vcn_v2_5.h\"\n\n#include \"vcn/vcn_2_5_offset.h\"\n#include \"vcn/vcn_2_5_sh_mask.h\"\n#include \"ivsrcid/vcn/irqsrcs_vcn_2_0.h\"\n\n#define VCN_VID_SOC_ADDRESS_2_0\t\t\t\t\t0x1fa00\n#define VCN1_VID_SOC_ADDRESS_3_0\t\t\t\t0x48200\n\n#define mmUVD_CONTEXT_ID_INTERNAL_OFFSET\t\t\t0x27\n#define mmUVD_GPCOM_VCPU_CMD_INTERNAL_OFFSET\t\t\t0x0f\n#define mmUVD_GPCOM_VCPU_DATA0_INTERNAL_OFFSET\t\t\t0x10\n#define mmUVD_GPCOM_VCPU_DATA1_INTERNAL_OFFSET\t\t\t0x11\n#define mmUVD_NO_OP_INTERNAL_OFFSET\t\t\t\t0x29\n#define mmUVD_GP_SCRATCH8_INTERNAL_OFFSET\t\t\t0x66\n#define mmUVD_SCRATCH9_INTERNAL_OFFSET\t\t\t\t0xc01d\n\n#define mmUVD_LMI_RBC_IB_VMID_INTERNAL_OFFSET\t\t\t0x431\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET\t\t0x3b4\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET\t\t0x3b5\n#define mmUVD_RBC_IB_SIZE_INTERNAL_OFFSET\t\t\t0x25c\n\n#define VCN25_MAX_HW_INSTANCES_ARCTURUS\t\t\t2\n\nstatic void vcn_v2_5_set_dec_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v2_5_set_enc_ring_funcs(struct amdgpu_device *adev);\nstatic void vcn_v2_5_set_irq_funcs(struct amdgpu_device *adev);\nstatic int vcn_v2_5_set_powergating_state(void *handle,\n\t\t\t\tenum amd_powergating_state state);\nstatic int vcn_v2_5_pause_dpg_mode(struct amdgpu_device *adev,\n\t\t\t\tint inst_idx, struct dpg_pause_state *new_state);\nstatic int vcn_v2_5_sriov_start(struct amdgpu_device *adev);\nstatic void vcn_v2_5_set_ras_funcs(struct amdgpu_device *adev);\n\nstatic int amdgpu_ih_clientid_vcns[] = {\n\tSOC15_IH_CLIENTID_VCN,\n\tSOC15_IH_CLIENTID_VCN1\n};\n\n \nstatic int vcn_v2_5_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tadev->vcn.num_vcn_inst = 2;\n\t\tadev->vcn.harvest_config = 0;\n\t\tadev->vcn.num_enc_rings = 1;\n\t} else {\n\t\tu32 harvest;\n\t\tint i;\n\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\t\tharvest = RREG32_SOC15(VCN, i, mmCC_UVD_HARVESTING);\n\t\t\tif (harvest & CC_UVD_HARVESTING__UVD_DISABLE_MASK)\n\t\t\t\tadev->vcn.harvest_config |= 1 << i;\n\t\t}\n\t\tif (adev->vcn.harvest_config == (AMDGPU_VCN_HARVEST_VCN0 |\n\t\t\t\t\tAMDGPU_VCN_HARVEST_VCN1))\n\t\t\t \n\t\t\treturn -ENOENT;\n\n\t\tadev->vcn.num_enc_rings = 2;\n\t}\n\n\tvcn_v2_5_set_dec_ring_funcs(adev);\n\tvcn_v2_5_set_enc_ring_funcs(adev);\n\tvcn_v2_5_set_irq_funcs(adev);\n\tvcn_v2_5_set_ras_funcs(adev);\n\n\treturn amdgpu_vcn_early_init(adev);\n}\n\n \nstatic int vcn_v2_5_sw_init(void *handle)\n{\n\tstruct amdgpu_ring *ring;\n\tint i, j, r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tfor (j = 0; j < adev->vcn.num_vcn_inst; j++) {\n\t\tif (adev->vcn.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\t \n\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[j],\n\t\t\t\tVCN_2_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT, &adev->vcn.inst[j].irq);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[j],\n\t\t\t\ti + VCN_2_0__SRCID__UVD_ENC_GENERAL_PURPOSE, &adev->vcn.inst[j].irq);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\n\t\t \n\t\tr = amdgpu_irq_add_id(adev, amdgpu_ih_clientid_vcns[j],\n\t\t\tVCN_2_6__SRCID_UVD_POISON, &adev->vcn.inst[j].ras_poison_irq);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tr = amdgpu_vcn_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tamdgpu_vcn_setup_ucode(adev);\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tfor (j = 0; j < adev->vcn.num_vcn_inst; j++) {\n\t\tvolatile struct amdgpu_fw_shared *fw_shared;\n\n\t\tif (adev->vcn.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tadev->vcn.internal.context_id = mmUVD_CONTEXT_ID_INTERNAL_OFFSET;\n\t\tadev->vcn.internal.ib_vmid = mmUVD_LMI_RBC_IB_VMID_INTERNAL_OFFSET;\n\t\tadev->vcn.internal.ib_bar_low = mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_INTERNAL_OFFSET;\n\t\tadev->vcn.internal.ib_bar_high = mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_INTERNAL_OFFSET;\n\t\tadev->vcn.internal.ib_size = mmUVD_RBC_IB_SIZE_INTERNAL_OFFSET;\n\t\tadev->vcn.internal.gp_scratch8 = mmUVD_GP_SCRATCH8_INTERNAL_OFFSET;\n\n\t\tadev->vcn.internal.scratch9 = mmUVD_SCRATCH9_INTERNAL_OFFSET;\n\t\tadev->vcn.inst[j].external.scratch9 = SOC15_REG_OFFSET(VCN, j, mmUVD_SCRATCH9);\n\t\tadev->vcn.internal.data0 = mmUVD_GPCOM_VCPU_DATA0_INTERNAL_OFFSET;\n\t\tadev->vcn.inst[j].external.data0 = SOC15_REG_OFFSET(VCN, j, mmUVD_GPCOM_VCPU_DATA0);\n\t\tadev->vcn.internal.data1 = mmUVD_GPCOM_VCPU_DATA1_INTERNAL_OFFSET;\n\t\tadev->vcn.inst[j].external.data1 = SOC15_REG_OFFSET(VCN, j, mmUVD_GPCOM_VCPU_DATA1);\n\t\tadev->vcn.internal.cmd = mmUVD_GPCOM_VCPU_CMD_INTERNAL_OFFSET;\n\t\tadev->vcn.inst[j].external.cmd = SOC15_REG_OFFSET(VCN, j, mmUVD_GPCOM_VCPU_CMD);\n\t\tadev->vcn.internal.nop = mmUVD_NO_OP_INTERNAL_OFFSET;\n\t\tadev->vcn.inst[j].external.nop = SOC15_REG_OFFSET(VCN, j, mmUVD_NO_OP);\n\n\t\tring = &adev->vcn.inst[j].ring_dec;\n\t\tring->use_doorbell = true;\n\n\t\tring->doorbell_index = (adev->doorbell_index.vcn.vcn_ring0_1 << 1) +\n\t\t\t\t(amdgpu_sriov_vf(adev) ? 2*j : 8*j);\n\n\t\tif (adev->ip_versions[UVD_HWIP][0] == IP_VERSION(2, 5, 0))\n\t\t\tring->vm_hub = AMDGPU_MMHUB1(0);\n\t\telse\n\t\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\n\t\tsprintf(ring->name, \"vcn_dec_%d\", j);\n\t\tr = amdgpu_ring_init(adev, ring, 512, &adev->vcn.inst[j].irq,\n\t\t\t\t     0, AMDGPU_RING_PRIO_DEFAULT, NULL);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\t\tenum amdgpu_ring_priority_level hw_prio = amdgpu_vcn_get_enc_ring_prio(i);\n\n\t\t\tring = &adev->vcn.inst[j].ring_enc[i];\n\t\t\tring->use_doorbell = true;\n\n\t\t\tring->doorbell_index = (adev->doorbell_index.vcn.vcn_ring0_1 << 1) +\n\t\t\t\t\t(amdgpu_sriov_vf(adev) ? (1 + i + 2*j) : (2 + i + 8*j));\n\n\t\t\tif (adev->ip_versions[UVD_HWIP][0] == IP_VERSION(2, 5, 0))\n\t\t\t\tring->vm_hub = AMDGPU_MMHUB1(0);\n\t\t\telse\n\t\t\t\tring->vm_hub = AMDGPU_MMHUB0(0);\n\n\t\t\tsprintf(ring->name, \"vcn_enc_%d.%d\", j, i);\n\t\t\tr = amdgpu_ring_init(adev, ring, 512,\n\t\t\t\t\t     &adev->vcn.inst[j].irq, 0,\n\t\t\t\t\t     hw_prio, NULL);\n\t\t\tif (r)\n\t\t\t\treturn r;\n\t\t}\n\n\t\tfw_shared = adev->vcn.inst[j].fw_shared.cpu_addr;\n\t\tfw_shared->present_flag_0 = cpu_to_le32(AMDGPU_VCN_MULTI_QUEUE_FLAG);\n\n\t\tif (amdgpu_vcnfw_log)\n\t\t\tamdgpu_vcn_fwlog_init(&adev->vcn.inst[i]);\n\t}\n\n\tif (amdgpu_sriov_vf(adev)) {\n\t\tr = amdgpu_virt_alloc_mm_table(adev);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\tadev->vcn.pause_dpg_mode = vcn_v2_5_pause_dpg_mode;\n\n\tr = amdgpu_vcn_ras_sw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\n \nstatic int vcn_v2_5_sw_fini(void *handle)\n{\n\tint i, r, idx;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tvolatile struct amdgpu_fw_shared *fw_shared;\n\n\tif (drm_dev_enter(adev_to_drm(adev), &idx)) {\n\t\tfor (i = 0; i < adev->vcn.num_vcn_inst; i++) {\n\t\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\t\tcontinue;\n\t\t\tfw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\t\tfw_shared->present_flag_0 = 0;\n\t\t}\n\t\tdrm_dev_exit(idx);\n\t}\n\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tamdgpu_virt_free_mm_table(adev);\n\n\tr = amdgpu_vcn_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_sw_fini(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v2_5_hw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tstruct amdgpu_ring *ring;\n\tint i, j, r = 0;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\tr = vcn_v2_5_sriov_start(adev);\n\n\tfor (j = 0; j < adev->vcn.num_vcn_inst; ++j) {\n\t\tif (adev->vcn.harvest_config & (1 << j))\n\t\t\tcontinue;\n\n\t\tif (amdgpu_sriov_vf(adev)) {\n\t\t\tadev->vcn.inst[j].ring_enc[0].sched.ready = true;\n\t\t\tadev->vcn.inst[j].ring_enc[1].sched.ready = false;\n\t\t\tadev->vcn.inst[j].ring_enc[2].sched.ready = false;\n\t\t\tadev->vcn.inst[j].ring_dec.sched.ready = true;\n\t\t} else {\n\n\t\t\tring = &adev->vcn.inst[j].ring_dec;\n\n\t\t\tadev->nbio.funcs->vcn_doorbell_range(adev, ring->use_doorbell,\n\t\t\t\t\t\t     ring->doorbell_index, j);\n\n\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\tif (r)\n\t\t\t\tgoto done;\n\n\t\t\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\t\t\tring = &adev->vcn.inst[j].ring_enc[i];\n\t\t\t\tr = amdgpu_ring_test_helper(ring);\n\t\t\t\tif (r)\n\t\t\t\t\tgoto done;\n\t\t\t}\n\t\t}\n\t}\n\ndone:\n\tif (!r)\n\t\tDRM_INFO(\"VCN decode and encode initialized successfully(under %s).\\n\",\n\t\t\t(adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)?\"DPG Mode\":\"SPG Mode\");\n\n\treturn r;\n}\n\n \nstatic int vcn_v2_5_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i;\n\n\tcancel_delayed_work_sync(&adev->vcn.idle_work);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\n\t\tif ((adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) ||\n\t\t    (adev->vcn.cur_state != AMD_PG_STATE_GATE &&\n\t\t     RREG32_SOC15(VCN, i, mmUVD_STATUS)))\n\t\t\tvcn_v2_5_set_powergating_state(adev, AMD_PG_STATE_GATE);\n\n\t\tif (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__VCN))\n\t\t\tamdgpu_irq_put(adev, &adev->vcn.inst[i].ras_poison_irq, 0);\n\t}\n\n\treturn 0;\n}\n\n \nstatic int vcn_v2_5_suspend(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = vcn_v2_5_hw_fini(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = amdgpu_vcn_suspend(adev);\n\n\treturn r;\n}\n\n \nstatic int vcn_v2_5_resume(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_vcn_resume(adev);\n\tif (r)\n\t\treturn r;\n\n\tr = vcn_v2_5_hw_init(adev);\n\n\treturn r;\n}\n\n \nstatic void vcn_v2_5_mc_resume(struct amdgpu_device *adev)\n{\n\tuint32_t size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\tuint32_t offset;\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_lo));\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_hi));\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_OFFSET0, 0);\n\t\t\toffset = 0;\n\t\t} else {\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW,\n\t\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH,\n\t\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\toffset = size;\n\t\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_OFFSET0,\n\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t\t}\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE0, size);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr + offset));\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr + offset));\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_OFFSET1, 0);\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE));\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_OFFSET2, 0);\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_NC0_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(adev->vcn.inst[i].fw_shared.gpu_addr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(adev->vcn.inst[i].fw_shared.gpu_addr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_NONCACHE_OFFSET0, 0);\n\t\tWREG32_SOC15(VCN, i, mmUVD_VCPU_NONCACHE_SIZE0,\n\t\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared)));\n\t}\n}\n\nstatic void vcn_v2_5_mc_resume_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tuint32_t size = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\tuint32_t offset;\n\n\t \n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\tif (!indirect) {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx].tmr_mc_addr_lo), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\t(adev->firmware.ucode[AMDGPU_UCODE_ID_VCN + inst_idx].tmr_mc_addr_hi), 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t} else {\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET0), 0, 0, indirect);\n\t\t}\n\t\toffset = 0;\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr), 0, indirect);\n\t\toffset = size;\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET0),\n\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3, 0, indirect);\n\t}\n\n\tif (!indirect)\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_VCPU_CACHE_SIZE0), size, 0, indirect);\n\telse\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_VCPU_CACHE_SIZE0), 0, 0, indirect);\n\n\t \n\tif (!indirect) {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset), 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t} else {\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH), 0, 0, indirect);\n\t\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET1), 0, 0, indirect);\n\t}\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\tlower_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\tupper_32_bits(adev->vcn.inst[inst_idx].gpu_addr + offset + AMDGPU_VCN_STACK_SIZE), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_CACHE_OFFSET2), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_VCPU_NC0_64BIT_BAR_LOW),\n\t\tlower_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_VCPU_NC0_64BIT_BAR_HIGH),\n\t\tupper_32_bits(adev->vcn.inst[inst_idx].fw_shared.gpu_addr), 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_NONCACHE_OFFSET0), 0, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_NONCACHE_SIZE0),\n\t\tAMDGPU_GPU_PAGE_ALIGN(sizeof(struct amdgpu_fw_shared)), 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_GFX8_ADDR_CONFIG), adev->gfx.config.gb_addr_config, 0, indirect);\n}\n\n \nstatic void vcn_v2_5_disable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data;\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_CGC_CTRL);\n\t\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\t\tdata |= 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t\telse\n\t\t\tdata &= ~UVD_CGC_CTRL__DYN_CLOCK_MODE_MASK;\n\t\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\t\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\t\tWREG32_SOC15(VCN, i, mmUVD_CGC_CTRL, data);\n\n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_CGC_GATE);\n\t\tdata &= ~(UVD_CGC_GATE__SYS_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_MASK\n\t\t\t| UVD_CGC_GATE__MPEG2_MASK\n\t\t\t| UVD_CGC_GATE__REGS_MASK\n\t\t\t| UVD_CGC_GATE__RBC_MASK\n\t\t\t| UVD_CGC_GATE__LMI_MC_MASK\n\t\t\t| UVD_CGC_GATE__LMI_UMC_MASK\n\t\t\t| UVD_CGC_GATE__IDCT_MASK\n\t\t\t| UVD_CGC_GATE__MPRD_MASK\n\t\t\t| UVD_CGC_GATE__MPC_MASK\n\t\t\t| UVD_CGC_GATE__LBSI_MASK\n\t\t\t| UVD_CGC_GATE__LRBBM_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_RE_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_CM_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_IT_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_DB_MASK\n\t\t\t| UVD_CGC_GATE__UDEC_MP_MASK\n\t\t\t| UVD_CGC_GATE__WCB_MASK\n\t\t\t| UVD_CGC_GATE__VCPU_MASK\n\t\t\t| UVD_CGC_GATE__MMSCH_MASK);\n\n\t\tWREG32_SOC15(VCN, i, mmUVD_CGC_GATE, data);\n\n\t\tSOC15_WAIT_ON_RREG(VCN, i, mmUVD_CGC_GATE, 0,  0xFFFFFFFF);\n\n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_CGC_CTRL);\n\t\tdata &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MMSCH_MODE_MASK);\n\t\tWREG32_SOC15(VCN, i, mmUVD_CGC_CTRL, data);\n\n\t\t \n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_GATE);\n\t\tdata |= (UVD_SUVD_CGC_GATE__SRE_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SMP_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SCM_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SDB_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SRE_H264_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SRE_HEVC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_H264_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SCM_H264_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SCM_HEVC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SDB_H264_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SDB_HEVC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SCLR_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__UVD_SC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__ENT_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_DEC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_HEVC_ENC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SITE_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SRE_VP9_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SCM_VP9_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SIT_VP9_DEC_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__SDB_VP9_MASK\n\t\t\t| UVD_SUVD_CGC_GATE__IME_HEVC_MASK);\n\t\tWREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_GATE, data);\n\n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL);\n\t\tdata &= ~(UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\t\tWREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL, data);\n\t}\n}\n\nstatic void vcn_v2_5_clock_gating_dpg_mode(struct amdgpu_device *adev,\n\t\tuint8_t sram_sel, int inst_idx, uint8_t indirect)\n{\n\tuint32_t reg_data = 0;\n\n\t \n\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\treg_data = 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\telse\n\t\treg_data = 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\treg_data |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\treg_data |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\treg_data &= ~(UVD_CGC_CTRL__UDEC_RE_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_CM_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_IT_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_DB_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MP_MODE_MASK |\n\t\t UVD_CGC_CTRL__SYS_MODE_MASK |\n\t\t UVD_CGC_CTRL__UDEC_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPEG2_MODE_MASK |\n\t\t UVD_CGC_CTRL__REGS_MODE_MASK |\n\t\t UVD_CGC_CTRL__RBC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_MC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LMI_UMC_MODE_MASK |\n\t\t UVD_CGC_CTRL__IDCT_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPRD_MODE_MASK |\n\t\t UVD_CGC_CTRL__MPC_MODE_MASK |\n\t\t UVD_CGC_CTRL__LBSI_MODE_MASK |\n\t\t UVD_CGC_CTRL__LRBBM_MODE_MASK |\n\t\t UVD_CGC_CTRL__WCB_MODE_MASK |\n\t\t UVD_CGC_CTRL__VCPU_MODE_MASK |\n\t\t UVD_CGC_CTRL__MMSCH_MODE_MASK);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_CGC_CTRL), reg_data, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_CGC_GATE), 0, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_SUVD_CGC_GATE), 1, sram_sel, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_SUVD_CGC_CTRL), 0, sram_sel, indirect);\n}\n\n \nstatic void vcn_v2_5_enable_clock_gating(struct amdgpu_device *adev)\n{\n\tuint32_t data = 0;\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_CGC_CTRL);\n\t\tif (adev->cg_flags & AMD_CG_SUPPORT_VCN_MGCG)\n\t\t\tdata |= 1 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t\telse\n\t\t\tdata |= 0 << UVD_CGC_CTRL__DYN_CLOCK_MODE__SHIFT;\n\t\tdata |= 1 << UVD_CGC_CTRL__CLK_GATE_DLY_TIMER__SHIFT;\n\t\tdata |= 4 << UVD_CGC_CTRL__CLK_OFF_DELAY__SHIFT;\n\t\tWREG32_SOC15(VCN, i, mmUVD_CGC_CTRL, data);\n\n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_CGC_CTRL);\n\t\tdata |= (UVD_CGC_CTRL__UDEC_RE_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_CM_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_IT_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_DB_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_MP_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__SYS_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__UDEC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPEG2_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__REGS_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__RBC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LMI_MC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LMI_UMC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__IDCT_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPRD_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__MPC_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LBSI_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__LRBBM_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__WCB_MODE_MASK\n\t\t\t| UVD_CGC_CTRL__VCPU_MODE_MASK);\n\t\tWREG32_SOC15(VCN, i, mmUVD_CGC_CTRL, data);\n\n\t\tdata = RREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL);\n\t\tdata |= (UVD_SUVD_CGC_CTRL__SRE_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SIT_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SMP_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SCM_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SDB_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SCLR_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__UVD_SC_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__ENT_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__IME_MODE_MASK\n\t\t\t| UVD_SUVD_CGC_CTRL__SITE_MODE_MASK);\n\t\tWREG32_SOC15(VCN, i, mmUVD_SUVD_CGC_CTRL, data);\n\t}\n}\n\nstatic void vcn_v2_6_enable_ras(struct amdgpu_device *adev, int inst_idx,\n\t\t\t\tbool indirect)\n{\n\tuint32_t tmp;\n\n\tif (adev->ip_versions[UVD_HWIP][0] != IP_VERSION(2, 6, 0))\n\t\treturn;\n\n\ttmp = VCN_RAS_CNTL__VCPU_VCODEC_REARM_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_IH_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_PMI_EN_MASK |\n\t      VCN_RAS_CNTL__VCPU_VCODEC_STALL_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, mmVCN_RAS_CNTL),\n\t\t\t      tmp, 0, indirect);\n\n\ttmp = UVD_VCPU_INT_EN__RASCNTL_VCPU_VCODEC_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, mmUVD_VCPU_INT_EN),\n\t\t\t      tmp, 0, indirect);\n\n\ttmp = UVD_SYS_INT_EN__RASCNTL_VCPU_VCODEC_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx,\n\t\t\t      SOC15_DPG_MODE_OFFSET(VCN, 0, mmUVD_SYS_INT_EN),\n\t\t\t      tmp, 0, indirect);\n}\n\nstatic int vcn_v2_5_start_dpg_mode(struct amdgpu_device *adev, int inst_idx, bool indirect)\n{\n\tvolatile struct amdgpu_fw_shared *fw_shared = adev->vcn.inst[inst_idx].fw_shared.cpu_addr;\n\tstruct amdgpu_ring *ring;\n\tuint32_t rb_bufsz, tmp;\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS), 1,\n\t\t~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t \n\ttmp = RREG32_SOC15(VCN, inst_idx, mmUVD_POWER_STATUS);\n\ttmp |= UVD_POWER_STATUS__UVD_PG_MODE_MASK;\n\ttmp |= UVD_POWER_STATUS__UVD_PG_EN_MASK;\n\tWREG32_SOC15(VCN, inst_idx, mmUVD_POWER_STATUS, tmp);\n\n\tif (indirect)\n\t\tadev->vcn.inst[inst_idx].dpg_sram_curr_addr = (uint32_t *)adev->vcn.inst[inst_idx].dpg_sram_cpu_addr;\n\n\t \n\tvcn_v2_5_clock_gating_dpg_mode(adev, 0, inst_idx, indirect);\n\n\t \n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\ttmp |= UVD_VCPU_CNTL__BLK_RST_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MASTINT_EN), 0, 0, indirect);\n\n\t \n\ttmp = (0x8 | UVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK |\n\t\tUVD_LMI_CTRL__REQ_MODE_MASK |\n\t\tUVD_LMI_CTRL__CRC_RESET_MASK |\n\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK |\n\t\t(8 << UVD_LMI_CTRL__WRITE_CLEAN_TIMER__SHIFT) |\n\t\t0x00100000L);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_CTRL), tmp, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MPC_CNTL),\n\t\t0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT, 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MPC_SET_MUXA0),\n\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MPC_SET_MUXB0),\n\t\t((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t (0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t (0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)), 0, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MPC_SET_MUX),\n\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t (0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t (0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)), 0, indirect);\n\n\tvcn_v2_5_mc_resume_dpg_mode(adev, inst_idx, indirect);\n\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_REG_XX_MASK), 0x10, 0, indirect);\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_RBC_XX_IB_REG_CHECK), 0x3, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_LMI_CTRL2), 0, 0, indirect);\n\n\tvcn_v2_6_enable_ras(adev, inst_idx, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_RB_ARB_CTRL), 0, 0, indirect);\n\n\ttmp = (0xFF << UVD_VCPU_CNTL__PRB_TIMEOUT_VAL__SHIFT);\n\ttmp |= UVD_VCPU_CNTL__CLK_EN_MASK;\n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_VCPU_CNTL), tmp, 0, indirect);\n\n\t \n\tWREG32_SOC15_DPG_MODE(inst_idx, SOC15_DPG_MODE_OFFSET(\n\t\tVCN, 0, mmUVD_MASTINT_EN),\n\t\tUVD_MASTINT_EN__VCPU_EN_MASK, 0, indirect);\n\n\tif (indirect)\n\t\tamdgpu_vcn_psp_update_sram(adev, inst_idx, 0);\n\n\tring = &adev->vcn.inst[inst_idx].ring_dec;\n\t \n\trb_bufsz = order_base_2(ring->ring_size);\n\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\tWREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_CNTL, tmp);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS),\n\t\tUVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK,\n\t\t~UVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK);\n\tfw_shared->multi_queue.decode_queue_mode |= FW_QUEUE_RING_RESET;\n\n\t \n\tWREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR_CNTL, 0);\n\n\t \n\tWREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_RPTR_ADDR,\n\t\t(upper_32_bits(ring->gpu_addr) >> 2));\n\n\t \n\tWREG32_SOC15(VCN, inst_idx, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,\n\t\tlower_32_bits(ring->gpu_addr));\n\tWREG32_SOC15(VCN, inst_idx, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,\n\t\tupper_32_bits(ring->gpu_addr));\n\n\t \n\tWREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_RPTR, 0);\n\n\tWREG32_SOC15(VCN, inst_idx, mmUVD_SCRATCH2, 0);\n\n\tring->wptr = RREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_RPTR);\n\tWREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR,\n\t\tlower_32_bits(ring->wptr));\n\n\tfw_shared->multi_queue.decode_queue_mode &= ~FW_QUEUE_RING_RESET;\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS),\n\t\t0, ~UVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK);\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_start(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tuint32_t rb_bufsz, tmp;\n\tint i, j, k, r;\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, true);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tr = vcn_v2_5_start_dpg_mode(adev, i, adev->vcn.indirect_sram);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_POWER_STATUS), 0,\n\t\t\t~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, mmUVD_STATUS) | UVD_STATUS__UVD_BUSY;\n\t\tWREG32_SOC15(VCN, i, mmUVD_STATUS, tmp);\n\t}\n\n\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG)\n\t\treturn 0;\n\n\t \n\tvcn_v2_5_disable_clock_gating(adev);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL),\n\t\t\tUVD_VCPU_CNTL__CLK_EN_MASK, ~UVD_VCPU_CNTL__CLK_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_MASTINT_EN), 0,\n\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, mmUVD_LMI_CTRL);\n\t\ttmp &= ~0xff;\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_CTRL, tmp | 0x8|\n\t\t\tUVD_LMI_CTRL__WRITE_CLEAN_TIMER_EN_MASK\t|\n\t\t\tUVD_LMI_CTRL__MASK_MC_URGENT_MASK |\n\t\t\tUVD_LMI_CTRL__DATA_COHERENCY_EN_MASK |\n\t\t\tUVD_LMI_CTRL__VCPU_DATA_COHERENCY_EN_MASK);\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, mmUVD_MPC_CNTL);\n\t\ttmp &= ~UVD_MPC_CNTL__REPLACEMENT_MODE_MASK;\n\t\ttmp |= 0x2 << UVD_MPC_CNTL__REPLACEMENT_MODE__SHIFT;\n\t\tWREG32_SOC15(VCN, i, mmUVD_MPC_CNTL, tmp);\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUXA0,\n\t\t\t((0x1 << UVD_MPC_SET_MUXA0__VARA_1__SHIFT) |\n\t\t\t(0x2 << UVD_MPC_SET_MUXA0__VARA_2__SHIFT) |\n\t\t\t(0x3 << UVD_MPC_SET_MUXA0__VARA_3__SHIFT) |\n\t\t\t(0x4 << UVD_MPC_SET_MUXA0__VARA_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUXB0,\n\t\t\t((0x1 << UVD_MPC_SET_MUXB0__VARB_1__SHIFT) |\n\t\t\t(0x2 << UVD_MPC_SET_MUXB0__VARB_2__SHIFT) |\n\t\t\t(0x3 << UVD_MPC_SET_MUXB0__VARB_3__SHIFT) |\n\t\t\t(0x4 << UVD_MPC_SET_MUXB0__VARB_4__SHIFT)));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_MPC_SET_MUX,\n\t\t\t((0x0 << UVD_MPC_SET_MUX__SET_0__SHIFT) |\n\t\t\t(0x1 << UVD_MPC_SET_MUX__SET_1__SHIFT) |\n\t\t\t(0x2 << UVD_MPC_SET_MUX__SET_2__SHIFT)));\n\t}\n\n\tvcn_v2_5_mc_resume(adev);\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tvolatile struct amdgpu_fw_shared *fw_shared = adev->vcn.inst[i].fw_shared.cpu_addr;\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_GFX8_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\t\tWREG32_SOC15(VCN, i, mmUVD_GFX8_ADDR_CONFIG,\n\t\t\tadev->gfx.config.gb_addr_config);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_LMI_CTRL2), 0,\n\t\t\t~UVD_LMI_CTRL2__STALL_ARB_UMC_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL), 0,\n\t\t\t~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL), 0,\n\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\tfor (k = 0; k < 10; ++k) {\n\t\t\tuint32_t status;\n\n\t\t\tfor (j = 0; j < 100; ++j) {\n\t\t\t\tstatus = RREG32_SOC15(VCN, i, mmUVD_STATUS);\n\t\t\t\tif (status & 2)\n\t\t\t\t\tbreak;\n\t\t\t\tif (amdgpu_emu_mode == 1)\n\t\t\t\t\tmsleep(500);\n\t\t\t\telse\n\t\t\t\t\tmdelay(10);\n\t\t\t}\n\t\t\tr = 0;\n\t\t\tif (status & 2)\n\t\t\t\tbreak;\n\n\t\t\tDRM_ERROR(\"VCN decode not responding, trying to reset the VCPU!!!\\n\");\n\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL),\n\t\t\t\tUVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\t\t\tmdelay(10);\n\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL), 0,\n\t\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t\tmdelay(10);\n\t\t\tr = -1;\n\t\t}\n\n\t\tif (r) {\n\t\t\tDRM_ERROR(\"VCN decode not responding, giving up!!!\\n\");\n\t\t\treturn r;\n\t\t}\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_MASTINT_EN),\n\t\t\tUVD_MASTINT_EN__VCPU_EN_MASK,\n\t\t\t~UVD_MASTINT_EN__VCPU_EN_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_STATUS), 0,\n\t\t\t~(2 << UVD_STATUS__VCPU_REPORT__SHIFT));\n\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_RBC_RB_VMID, 0);\n\n\t\tring = &adev->vcn.inst[i].ring_dec;\n\t\t \n\t\trb_bufsz = order_base_2(ring->ring_size);\n\t\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\t\tWREG32_SOC15(VCN, i, mmUVD_RBC_RB_CNTL, tmp);\n\n\t\tfw_shared->multi_queue.decode_queue_mode |= FW_QUEUE_RING_RESET;\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_RBC_RB_64BIT_BAR_LOW,\n\t\t\tlower_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH,\n\t\t\tupper_32_bits(ring->gpu_addr));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_RBC_RB_RPTR, 0);\n\n\t\tring->wptr = RREG32_SOC15(VCN, i, mmUVD_RBC_RB_RPTR);\n\t\tWREG32_SOC15(VCN, i, mmUVD_RBC_RB_WPTR,\n\t\t\t\tlower_32_bits(ring->wptr));\n\t\tfw_shared->multi_queue.decode_queue_mode &= ~FW_QUEUE_RING_RESET;\n\n\t\tfw_shared->multi_queue.encode_generalpurpose_queue_mode |= FW_QUEUE_RING_RESET;\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_BASE_LO, ring->gpu_addr);\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_SIZE, ring->ring_size / 4);\n\t\tfw_shared->multi_queue.encode_generalpurpose_queue_mode &= ~FW_QUEUE_RING_RESET;\n\n\t\tfw_shared->multi_queue.encode_lowlatency_queue_mode |= FW_QUEUE_RING_RESET;\n\t\tring = &adev->vcn.inst[i].ring_enc[1];\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_BASE_LO2, ring->gpu_addr);\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));\n\t\tWREG32_SOC15(VCN, i, mmUVD_RB_SIZE2, ring->ring_size / 4);\n\t\tfw_shared->multi_queue.encode_lowlatency_queue_mode &= ~FW_QUEUE_RING_RESET;\n\t}\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_mmsch_start(struct amdgpu_device *adev,\n\t\t\t\tstruct amdgpu_mm_table *table)\n{\n\tuint32_t data = 0, loop = 0, size = 0;\n\tuint64_t addr = table->gpu_addr;\n\tstruct mmsch_v1_1_init_header *header = NULL;\n\n\theader = (struct mmsch_v1_1_init_header *)table->cpu_addr;\n\tsize = header->total_size;\n\n\t \n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_CTX_ADDR_LO, lower_32_bits(addr));\n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_CTX_ADDR_HI, upper_32_bits(addr));\n\n\t \n\tdata = RREG32_SOC15(VCN, 0, mmMMSCH_VF_VMID);\n\tdata &= ~MMSCH_VF_VMID__VF_CTX_VMID_MASK;\n\t \n\tdata |= (0 << MMSCH_VF_VMID__VF_CTX_VMID__SHIFT);\n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_VMID, data);\n\n\t \n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_CTX_SIZE, size);\n\n\t \n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP, 0);\n\n\t \n\tWREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_HOST, 0x10000001);\n\n\tdata = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP);\n\tloop = 10;\n\twhile ((data & 0x10000002) != 0x10000002) {\n\t\tudelay(100);\n\t\tdata = RREG32_SOC15(VCN, 0, mmMMSCH_VF_MAILBOX_RESP);\n\t\tloop--;\n\t\tif (!loop)\n\t\t\tbreak;\n\t}\n\n\tif (!loop) {\n\t\tdev_err(adev->dev,\n\t\t\t\"failed to init MMSCH, mmMMSCH_VF_MAILBOX_RESP = %x\\n\",\n\t\t\tdata);\n\t\treturn -EBUSY;\n\t}\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_sriov_start(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\tuint32_t offset, size, tmp, i, rb_bufsz;\n\tuint32_t table_size = 0;\n\tstruct mmsch_v1_0_cmd_direct_write direct_wt = { { 0 } };\n\tstruct mmsch_v1_0_cmd_direct_read_modify_write direct_rd_mod_wt = { { 0 } };\n\tstruct mmsch_v1_0_cmd_end end = { { 0 } };\n\tuint32_t *init_table = adev->virt.mm_table.cpu_addr;\n\tstruct mmsch_v1_1_init_header *header = (struct mmsch_v1_1_init_header *)init_table;\n\n\tdirect_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_WRITE;\n\tdirect_rd_mod_wt.cmd_header.command_type = MMSCH_COMMAND__DIRECT_REG_READ_MODIFY_WRITE;\n\tend.cmd_header.command_type = MMSCH_COMMAND__END;\n\n\theader->version = MMSCH_VERSION;\n\theader->total_size = sizeof(struct mmsch_v1_1_init_header) >> 2;\n\tinit_table += header->total_size;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\theader->eng[i].table_offset = header->total_size;\n\t\theader->eng[i].init_status = 0;\n\t\theader->eng[i].table_size = 0;\n\n\t\ttable_size = 0;\n\n\t\tMMSCH_V1_0_INSERT_DIRECT_RD_MOD_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_STATUS),\n\t\t\t~UVD_STATUS__UVD_BUSY, UVD_STATUS__UVD_BUSY);\n\n\t\tsize = AMDGPU_GPU_PAGE_ALIGN(adev->vcn.fw->size + 4);\n\t\t \n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_PSP) {\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_lo);\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tadev->firmware.ucode[AMDGPU_UCODE_ID_VCN + i].tmr_mc_addr_hi);\n\t\t\toffset = 0;\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_OFFSET0), 0);\n\t\t} else {\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW),\n\t\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\t\tmmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH),\n\t\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr));\n\t\t\toffset = size;\n\t\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_OFFSET0),\n\t\t\t\tAMDGPU_UVD_FIRMWARE_OFFSET >> 3);\n\t\t}\n\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE0),\n\t\t\tsize);\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr + offset));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr + offset));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_OFFSET1),\n\t\t\t0);\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE1),\n\t\t\tAMDGPU_VCN_STACK_SIZE);\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(adev->vcn.inst[i].gpu_addr + offset +\n\t\t\t\tAMDGPU_VCN_STACK_SIZE));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(adev->vcn.inst[i].gpu_addr + offset +\n\t\t\t\tAMDGPU_VCN_STACK_SIZE));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_OFFSET2),\n\t\t\t0);\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE2),\n\t\t\tAMDGPU_VCN_CONTEXT_SIZE);\n\n\t\tring = &adev->vcn.inst[i].ring_enc[0];\n\t\tring->wptr = 0;\n\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_RB_BASE_LO),\n\t\t\tlower_32_bits(ring->gpu_addr));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_RB_BASE_HI),\n\t\t\tupper_32_bits(ring->gpu_addr));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_RB_SIZE),\n\t\t\tring->ring_size / 4);\n\n\t\tring = &adev->vcn.inst[i].ring_dec;\n\t\tring->wptr = 0;\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_RBC_RB_64BIT_BAR_LOW),\n\t\t\tlower_32_bits(ring->gpu_addr));\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i,\n\t\t\t\tmmUVD_LMI_RBC_RB_64BIT_BAR_HIGH),\n\t\t\tupper_32_bits(ring->gpu_addr));\n\n\t\t \n\t\trb_bufsz = order_base_2(ring->ring_size);\n\t\ttmp = REG_SET_FIELD(0, UVD_RBC_RB_CNTL, RB_BUFSZ, rb_bufsz);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_BLKSZ, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_FETCH, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_NO_UPDATE, 1);\n\t\ttmp = REG_SET_FIELD(tmp, UVD_RBC_RB_CNTL, RB_RPTR_WR_EN, 1);\n\t\tMMSCH_V1_0_INSERT_DIRECT_WT(\n\t\t\tSOC15_REG_OFFSET(VCN, i, mmUVD_RBC_RB_CNTL), tmp);\n\n\t\t \n\t\tmemcpy((void *)init_table, &end, sizeof(struct mmsch_v1_0_cmd_end));\n\t\ttable_size += sizeof(struct mmsch_v1_0_cmd_end) / 4;\n\t\tinit_table += sizeof(struct mmsch_v1_0_cmd_end) / 4;\n\n\t\t \n\t\theader->eng[i].table_size = table_size;\n\t\theader->total_size += table_size;\n\t}\n\n\treturn vcn_v2_5_mmsch_start(adev, &adev->virt.mm_table);\n}\n\nstatic int vcn_v2_5_stop_dpg_mode(struct amdgpu_device *adev, int inst_idx)\n{\n\tuint32_t tmp;\n\n\t \n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 1,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\ttmp = RREG32_SOC15(VCN, inst_idx, mmUVD_RB_WPTR);\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\ttmp = RREG32_SOC15(VCN, inst_idx, mmUVD_RB_WPTR2);\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_RB_RPTR2, tmp, 0xFFFFFFFF);\n\n\ttmp = RREG32_SOC15(VCN, inst_idx, mmUVD_RBC_RB_WPTR) & 0x7FFFFFFF;\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_RBC_RB_RPTR, tmp, 0xFFFFFFFF);\n\n\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 1,\n\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t \n\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS), 0,\n\t\t\t~UVD_POWER_STATUS__UVD_PG_MODE_MASK);\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_stop(struct amdgpu_device *adev)\n{\n\tuint32_t tmp;\n\tint i, r = 0;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tif (adev->pg_flags & AMD_PG_SUPPORT_VCN_DPG) {\n\t\t\tr = vcn_v2_5_stop_dpg_mode(adev, i);\n\t\t\tcontinue;\n\t\t}\n\n\t\t \n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_STATUS, UVD_STATUS__IDLE, 0x7);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\ttmp = UVD_LMI_STATUS__VCPU_LMI_WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__READ_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_MASK |\n\t\t\tUVD_LMI_STATUS__WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\ttmp = RREG32_SOC15(VCN, i, mmUVD_LMI_CTRL2);\n\t\ttmp |= UVD_LMI_CTRL2__STALL_ARB_UMC_MASK;\n\t\tWREG32_SOC15(VCN, i, mmUVD_LMI_CTRL2, tmp);\n\n\t\ttmp = UVD_LMI_STATUS__UMC_READ_CLEAN_RAW_MASK|\n\t\t\tUVD_LMI_STATUS__UMC_WRITE_CLEAN_RAW_MASK;\n\t\tr = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_LMI_STATUS, tmp, tmp);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_RB_ARB_CTRL),\n\t\t\tUVD_RB_ARB_CTRL__VCPU_DIS_MASK,\n\t\t\t~UVD_RB_ARB_CTRL__VCPU_DIS_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL),\n\t\t\tUVD_VCPU_CNTL__BLK_RST_MASK,\n\t\t\t~UVD_VCPU_CNTL__BLK_RST_MASK);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CNTL), 0,\n\t\t\t~(UVD_VCPU_CNTL__CLK_EN_MASK));\n\n\t\t \n\t\tWREG32_SOC15(VCN, i, mmUVD_STATUS, 0);\n\n\t\tvcn_v2_5_enable_clock_gating(adev);\n\n\t\t \n\t\tWREG32_P(SOC15_REG_OFFSET(VCN, i, mmUVD_POWER_STATUS),\n\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK,\n\t\t\t~UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t}\n\n\tif (adev->pm.dpm_enabled)\n\t\tamdgpu_dpm_enable_uvd(adev, false);\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_pause_dpg_mode(struct amdgpu_device *adev,\n\t\t\t\tint inst_idx, struct dpg_pause_state *new_state)\n{\n\tstruct amdgpu_ring *ring;\n\tuint32_t reg_data = 0;\n\tint ret_code = 0;\n\n\t \n\tif (adev->vcn.inst[inst_idx].pause_state.fw_based != new_state->fw_based) {\n\t\tDRM_DEBUG(\"dpg pause state changed %d -> %d\",\n\t\t\tadev->vcn.inst[inst_idx].pause_state.fw_based,\tnew_state->fw_based);\n\t\treg_data = RREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE) &\n\t\t\t(~UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\tif (new_state->fw_based == VCN_DPG_STATE__PAUSE) {\n\t\t\tret_code = SOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 0x1,\n\t\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\n\t\t\tif (!ret_code) {\n\t\t\t\tvolatile struct amdgpu_fw_shared *fw_shared = adev->vcn.inst[inst_idx].fw_shared.cpu_addr;\n\n\t\t\t\t \n\t\t\t\treg_data |= UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data);\n\n\t\t\t\t \n\t\t\t\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_DPG_PAUSE,\n\t\t\t\t\t   UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK,\n\t\t\t\t\t   UVD_DPG_PAUSE__NJ_PAUSE_DPG_ACK_MASK);\n\n\t\t\t\t \n\t\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS),\n\t\t\t\t\t   UVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK,\n\t\t\t\t\t   ~UVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK);\n\n\t\t\t\t \n\t\t\t\tfw_shared->multi_queue.encode_generalpurpose_queue_mode |= FW_QUEUE_RING_RESET;\n\t\t\t\tring = &adev->vcn.inst[inst_idx].ring_enc[0];\n\t\t\t\tring->wptr = 0;\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_LO, ring->gpu_addr);\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_HI, upper_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_SIZE, ring->ring_size / 4);\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_RPTR, lower_32_bits(ring->wptr));\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\t\t\t\tfw_shared->multi_queue.encode_generalpurpose_queue_mode &= ~FW_QUEUE_RING_RESET;\n\n\t\t\t\tfw_shared->multi_queue.encode_lowlatency_queue_mode |= FW_QUEUE_RING_RESET;\n\t\t\t\tring = &adev->vcn.inst[inst_idx].ring_enc[1];\n\t\t\t\tring->wptr = 0;\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_LO2, ring->gpu_addr);\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_BASE_HI2, upper_32_bits(ring->gpu_addr));\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_SIZE2, ring->ring_size / 4);\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_RPTR2, lower_32_bits(ring->wptr));\n\t\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\t\t\t\tfw_shared->multi_queue.encode_lowlatency_queue_mode &= ~FW_QUEUE_RING_RESET;\n\n\t\t\t\t \n\t\t\t\tWREG32_P(SOC15_REG_OFFSET(VCN, inst_idx, mmUVD_POWER_STATUS),\n\t\t\t\t\t   0, ~UVD_POWER_STATUS__STALL_DPG_POWER_UP_MASK);\n\n\t\t\t\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS,\n\t\t\t\t\t   UVD_PGFSM_CONFIG__UVDM_UVDU_PWR_ON, UVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t\t\t}\n\t\t} else {\n\t\t\treg_data &= ~UVD_DPG_PAUSE__NJ_PAUSE_DPG_REQ_MASK;\n\t\t\tWREG32_SOC15(VCN, inst_idx, mmUVD_DPG_PAUSE, reg_data);\n\t\t\tSOC15_WAIT_ON_RREG(VCN, inst_idx, mmUVD_POWER_STATUS, 0x1,\n\t\t\t\tUVD_POWER_STATUS__UVD_POWER_STATUS_MASK);\n\t\t}\n\t\tadev->vcn.inst[inst_idx].pause_state.fw_based = new_state->fw_based;\n\t}\n\n\treturn 0;\n}\n\n \nstatic uint64_t vcn_v2_5_dec_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_RPTR);\n}\n\n \nstatic uint64_t vcn_v2_5_dec_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell)\n\t\treturn *ring->wptr_cpu_addr;\n\telse\n\t\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR);\n}\n\n \nstatic void vcn_v2_5_dec_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell) {\n\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t} else {\n\t\tWREG32_SOC15(VCN, ring->me, mmUVD_RBC_RB_WPTR, lower_32_bits(ring->wptr));\n\t}\n}\n\nstatic const struct amdgpu_ring_funcs vcn_v2_5_dec_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_DEC,\n\t.align_mask = 0xf,\n\t.secure_submission_supported = true,\n\t.get_rptr = vcn_v2_5_dec_ring_get_rptr,\n\t.get_wptr = vcn_v2_5_dec_ring_get_wptr,\n\t.set_wptr = vcn_v2_5_dec_ring_set_wptr,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 6 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 8 +\n\t\t8 +  \n\t\t14 + 14 +  \n\t\t6,\n\t.emit_ib_size = 8,  \n\t.emit_ib = vcn_v2_0_dec_ring_emit_ib,\n\t.emit_fence = vcn_v2_0_dec_ring_emit_fence,\n\t.emit_vm_flush = vcn_v2_0_dec_ring_emit_vm_flush,\n\t.test_ring = vcn_v2_0_dec_ring_test_ring,\n\t.test_ib = amdgpu_vcn_dec_ring_test_ib,\n\t.insert_nop = vcn_v2_0_dec_ring_insert_nop,\n\t.insert_start = vcn_v2_0_dec_ring_insert_start,\n\t.insert_end = vcn_v2_0_dec_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_vcn_ring_begin_use,\n\t.end_use = amdgpu_vcn_ring_end_use,\n\t.emit_wreg = vcn_v2_0_dec_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v2_0_dec_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\n \nstatic uint64_t vcn_v2_5_enc_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst[ring->me].ring_enc[0])\n\t\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RB_RPTR);\n\telse\n\t\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RB_RPTR2);\n}\n\n \nstatic uint64_t vcn_v2_5_enc_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst[ring->me].ring_enc[0]) {\n\t\tif (ring->use_doorbell)\n\t\t\treturn *ring->wptr_cpu_addr;\n\t\telse\n\t\t\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RB_WPTR);\n\t} else {\n\t\tif (ring->use_doorbell)\n\t\t\treturn *ring->wptr_cpu_addr;\n\t\telse\n\t\t\treturn RREG32_SOC15(VCN, ring->me, mmUVD_RB_WPTR2);\n\t}\n}\n\n \nstatic void vcn_v2_5_enc_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring == &adev->vcn.inst[ring->me].ring_enc[0]) {\n\t\tif (ring->use_doorbell) {\n\t\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t\t} else {\n\t\t\tWREG32_SOC15(VCN, ring->me, mmUVD_RB_WPTR, lower_32_bits(ring->wptr));\n\t\t}\n\t} else {\n\t\tif (ring->use_doorbell) {\n\t\t\t*ring->wptr_cpu_addr = lower_32_bits(ring->wptr);\n\t\t\tWDOORBELL32(ring->doorbell_index, lower_32_bits(ring->wptr));\n\t\t} else {\n\t\t\tWREG32_SOC15(VCN, ring->me, mmUVD_RB_WPTR2, lower_32_bits(ring->wptr));\n\t\t}\n\t}\n}\n\nstatic const struct amdgpu_ring_funcs vcn_v2_5_enc_ring_vm_funcs = {\n\t.type = AMDGPU_RING_TYPE_VCN_ENC,\n\t.align_mask = 0x3f,\n\t.nop = VCN_ENC_CMD_NO_OP,\n\t.get_rptr = vcn_v2_5_enc_ring_get_rptr,\n\t.get_wptr = vcn_v2_5_enc_ring_get_wptr,\n\t.set_wptr = vcn_v2_5_enc_ring_set_wptr,\n\t.emit_frame_size =\n\t\tSOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +\n\t\tSOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 4 +\n\t\t4 +  \n\t\t5 + 5 +  \n\t\t1,  \n\t.emit_ib_size = 5,  \n\t.emit_ib = vcn_v2_0_enc_ring_emit_ib,\n\t.emit_fence = vcn_v2_0_enc_ring_emit_fence,\n\t.emit_vm_flush = vcn_v2_0_enc_ring_emit_vm_flush,\n\t.test_ring = amdgpu_vcn_enc_ring_test_ring,\n\t.test_ib = amdgpu_vcn_enc_ring_test_ib,\n\t.insert_nop = amdgpu_ring_insert_nop,\n\t.insert_end = vcn_v2_0_enc_ring_insert_end,\n\t.pad_ib = amdgpu_ring_generic_pad_ib,\n\t.begin_use = amdgpu_vcn_ring_begin_use,\n\t.end_use = amdgpu_vcn_ring_end_use,\n\t.emit_wreg = vcn_v2_0_enc_ring_emit_wreg,\n\t.emit_reg_wait = vcn_v2_0_enc_ring_emit_reg_wait,\n\t.emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,\n};\n\nstatic void vcn_v2_5_set_dec_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tadev->vcn.inst[i].ring_dec.funcs = &vcn_v2_5_dec_ring_vm_funcs;\n\t\tadev->vcn.inst[i].ring_dec.me = i;\n\t\tDRM_INFO(\"VCN(%d) decode is enabled in VM mode\\n\", i);\n\t}\n}\n\nstatic void vcn_v2_5_set_enc_ring_funcs(struct amdgpu_device *adev)\n{\n\tint i, j;\n\n\tfor (j = 0; j < adev->vcn.num_vcn_inst; ++j) {\n\t\tif (adev->vcn.harvest_config & (1 << j))\n\t\t\tcontinue;\n\t\tfor (i = 0; i < adev->vcn.num_enc_rings; ++i) {\n\t\t\tadev->vcn.inst[j].ring_enc[i].funcs = &vcn_v2_5_enc_ring_vm_funcs;\n\t\t\tadev->vcn.inst[j].ring_enc[i].me = j;\n\t\t}\n\t\tDRM_INFO(\"VCN(%d) encode is enabled in VM mode\\n\", j);\n\t}\n}\n\nstatic bool vcn_v2_5_is_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 1;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tret &= (RREG32_SOC15(VCN, i, mmUVD_STATUS) == UVD_STATUS__IDLE);\n\t}\n\n\treturn ret;\n}\n\nstatic int vcn_v2_5_wait_for_idle(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint i, ret = 0;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tret = SOC15_WAIT_ON_RREG(VCN, i, mmUVD_STATUS, UVD_STATUS__IDLE,\n\t\t\tUVD_STATUS__IDLE);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn ret;\n}\n\nstatic int vcn_v2_5_set_clockgating_state(void *handle,\n\t\t\t\t\t  enum amd_clockgating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tbool enable = (state == AMD_CG_STATE_GATE);\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn 0;\n\n\tif (enable) {\n\t\tif (!vcn_v2_5_is_idle(handle))\n\t\t\treturn -EBUSY;\n\t\tvcn_v2_5_enable_clock_gating(adev);\n\t} else {\n\t\tvcn_v2_5_disable_clock_gating(adev);\n\t}\n\n\treturn 0;\n}\n\nstatic int vcn_v2_5_set_powergating_state(void *handle,\n\t\t\t\t\t  enum amd_powergating_state state)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint ret;\n\n\tif (amdgpu_sriov_vf(adev))\n\t\treturn 0;\n\n\tif(state == adev->vcn.cur_state)\n\t\treturn 0;\n\n\tif (state == AMD_PG_STATE_GATE)\n\t\tret = vcn_v2_5_stop(adev);\n\telse\n\t\tret = vcn_v2_5_start(adev);\n\n\tif(!ret)\n\t\tadev->vcn.cur_state = state;\n\n\treturn ret;\n}\n\nstatic int vcn_v2_5_set_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\nstatic int vcn_v2_6_set_ras_interrupt_state(struct amdgpu_device *adev,\n\t\t\t\t\tstruct amdgpu_irq_src *source,\n\t\t\t\t\tunsigned int type,\n\t\t\t\t\tenum amdgpu_interrupt_state state)\n{\n\treturn 0;\n}\n\nstatic int vcn_v2_5_process_interrupt(struct amdgpu_device *adev,\n\t\t\t\t      struct amdgpu_irq_src *source,\n\t\t\t\t      struct amdgpu_iv_entry *entry)\n{\n\tuint32_t ip_instance;\n\n\tswitch (entry->client_id) {\n\tcase SOC15_IH_CLIENTID_VCN:\n\t\tip_instance = 0;\n\t\tbreak;\n\tcase SOC15_IH_CLIENTID_VCN1:\n\t\tip_instance = 1;\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled client id: %d\\n\", entry->client_id);\n\t\treturn 0;\n\t}\n\n\tDRM_DEBUG(\"IH: VCN TRAP\\n\");\n\n\tswitch (entry->src_id) {\n\tcase VCN_2_0__SRCID__UVD_SYSTEM_MESSAGE_INTERRUPT:\n\t\tamdgpu_fence_process(&adev->vcn.inst[ip_instance].ring_dec);\n\t\tbreak;\n\tcase VCN_2_0__SRCID__UVD_ENC_GENERAL_PURPOSE:\n\t\tamdgpu_fence_process(&adev->vcn.inst[ip_instance].ring_enc[0]);\n\t\tbreak;\n\tcase VCN_2_0__SRCID__UVD_ENC_LOW_LATENCY:\n\t\tamdgpu_fence_process(&adev->vcn.inst[ip_instance].ring_enc[1]);\n\t\tbreak;\n\tdefault:\n\t\tDRM_ERROR(\"Unhandled interrupt: %d %d\\n\",\n\t\t\t  entry->src_id, entry->src_data[0]);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct amdgpu_irq_src_funcs vcn_v2_5_irq_funcs = {\n\t.set = vcn_v2_5_set_interrupt_state,\n\t.process = vcn_v2_5_process_interrupt,\n};\n\nstatic const struct amdgpu_irq_src_funcs vcn_v2_6_ras_irq_funcs = {\n\t.set = vcn_v2_6_set_ras_interrupt_state,\n\t.process = amdgpu_vcn_process_poison_irq,\n};\n\nstatic void vcn_v2_5_set_irq_funcs(struct amdgpu_device *adev)\n{\n\tint i;\n\n\tfor (i = 0; i < adev->vcn.num_vcn_inst; ++i) {\n\t\tif (adev->vcn.harvest_config & (1 << i))\n\t\t\tcontinue;\n\t\tadev->vcn.inst[i].irq.num_types = adev->vcn.num_enc_rings + 1;\n\t\tadev->vcn.inst[i].irq.funcs = &vcn_v2_5_irq_funcs;\n\n\t\tadev->vcn.inst[i].ras_poison_irq.num_types = adev->vcn.num_enc_rings + 1;\n\t\tadev->vcn.inst[i].ras_poison_irq.funcs = &vcn_v2_6_ras_irq_funcs;\n\t}\n}\n\nstatic const struct amd_ip_funcs vcn_v2_5_ip_funcs = {\n\t.name = \"vcn_v2_5\",\n\t.early_init = vcn_v2_5_early_init,\n\t.late_init = NULL,\n\t.sw_init = vcn_v2_5_sw_init,\n\t.sw_fini = vcn_v2_5_sw_fini,\n\t.hw_init = vcn_v2_5_hw_init,\n\t.hw_fini = vcn_v2_5_hw_fini,\n\t.suspend = vcn_v2_5_suspend,\n\t.resume = vcn_v2_5_resume,\n\t.is_idle = vcn_v2_5_is_idle,\n\t.wait_for_idle = vcn_v2_5_wait_for_idle,\n\t.check_soft_reset = NULL,\n\t.pre_soft_reset = NULL,\n\t.soft_reset = NULL,\n\t.post_soft_reset = NULL,\n\t.set_clockgating_state = vcn_v2_5_set_clockgating_state,\n\t.set_powergating_state = vcn_v2_5_set_powergating_state,\n};\n\nstatic const struct amd_ip_funcs vcn_v2_6_ip_funcs = {\n        .name = \"vcn_v2_6\",\n        .early_init = vcn_v2_5_early_init,\n        .late_init = NULL,\n        .sw_init = vcn_v2_5_sw_init,\n        .sw_fini = vcn_v2_5_sw_fini,\n        .hw_init = vcn_v2_5_hw_init,\n        .hw_fini = vcn_v2_5_hw_fini,\n        .suspend = vcn_v2_5_suspend,\n        .resume = vcn_v2_5_resume,\n        .is_idle = vcn_v2_5_is_idle,\n        .wait_for_idle = vcn_v2_5_wait_for_idle,\n        .check_soft_reset = NULL,\n        .pre_soft_reset = NULL,\n        .soft_reset = NULL,\n        .post_soft_reset = NULL,\n        .set_clockgating_state = vcn_v2_5_set_clockgating_state,\n        .set_powergating_state = vcn_v2_5_set_powergating_state,\n};\n\nconst struct amdgpu_ip_block_version vcn_v2_5_ip_block =\n{\n\t\t.type = AMD_IP_BLOCK_TYPE_VCN,\n\t\t.major = 2,\n\t\t.minor = 5,\n\t\t.rev = 0,\n\t\t.funcs = &vcn_v2_5_ip_funcs,\n};\n\nconst struct amdgpu_ip_block_version vcn_v2_6_ip_block =\n{\n\t\t.type = AMD_IP_BLOCK_TYPE_VCN,\n\t\t.major = 2,\n\t\t.minor = 6,\n\t\t.rev = 0,\n\t\t.funcs = &vcn_v2_6_ip_funcs,\n};\n\nstatic uint32_t vcn_v2_6_query_poison_by_instance(struct amdgpu_device *adev,\n\t\t\tuint32_t instance, uint32_t sub_block)\n{\n\tuint32_t poison_stat = 0, reg_value = 0;\n\n\tswitch (sub_block) {\n\tcase AMDGPU_VCN_V2_6_VCPU_VCODEC:\n\t\treg_value = RREG32_SOC15(VCN, instance, mmUVD_RAS_VCPU_VCODEC_STATUS);\n\t\tpoison_stat = REG_GET_FIELD(reg_value, UVD_RAS_VCPU_VCODEC_STATUS, POISONED_PF);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\tif (poison_stat)\n\t\tdev_info(adev->dev, \"Poison detected in VCN%d, sub_block%d\\n\",\n\t\t\tinstance, sub_block);\n\n\treturn poison_stat;\n}\n\nstatic bool vcn_v2_6_query_poison_status(struct amdgpu_device *adev)\n{\n\tuint32_t inst, sub;\n\tuint32_t poison_stat = 0;\n\n\tfor (inst = 0; inst < adev->vcn.num_vcn_inst; inst++)\n\t\tfor (sub = 0; sub < AMDGPU_VCN_V2_6_MAX_SUB_BLOCK; sub++)\n\t\t\tpoison_stat +=\n\t\t\tvcn_v2_6_query_poison_by_instance(adev, inst, sub);\n\n\treturn !!poison_stat;\n}\n\nconst struct amdgpu_ras_block_hw_ops vcn_v2_6_ras_hw_ops = {\n\t.query_poison_status = vcn_v2_6_query_poison_status,\n};\n\nstatic struct amdgpu_vcn_ras vcn_v2_6_ras = {\n\t.ras_block = {\n\t\t.hw_ops = &vcn_v2_6_ras_hw_ops,\n\t\t.ras_late_init = amdgpu_vcn_ras_late_init,\n\t},\n};\n\nstatic void vcn_v2_5_set_ras_funcs(struct amdgpu_device *adev)\n{\n\tswitch (adev->ip_versions[VCN_HWIP][0]) {\n\tcase IP_VERSION(2, 6, 0):\n\t\tadev->vcn.ras = &vcn_v2_6_ras;\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}