{"vcs1":{"timestamp_begin":1678599722.844721758, "rt":0.27, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1678599723.144500747, "rt":0.24, "ut":0.15, "st":0.03}}
{"link":{"timestamp_begin":1678599723.405292487, "rt":0.23, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678599722.637875625}
{"VCS_COMP_START_TIME": 1678599722.637875625}
{"VCS_COMP_END_TIME": 1678599723.670767890}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336148}}
{"stitch_vcselab": {"peak_mem": 222568}}
