{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,        // Clock signal, active on rising edge\n    input wire areset,     // Asynchronous reset, active high\n    input wire in,         // Input signal\n    output reg out         // Output signal, 1 bit\n);\n\n    reg state; // 0: State A, 1: State B\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            state <= 1'b1; // State B\n            out <= 1'b1;\n        end else begin\n            case (state)\n                1'b0: // State A\n                    if (in == 1'b0) begin\n                        state <= 1'b1; // Transition to State B\n                        out <= 1'b1;\n                    end\n                1'b1: // State B\n                    if (in == 1'b0) begin\n                        state <= 1'b0; // Transition to State A\n                        out <= 1'b0;\n                    end\n            endcase\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}