<h1> Simulation of FIFO in Verilog</h1>
