Running: D:\Programas\Xilinx_ISE_DS_Win_14.7_1015_1\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/Documentos/Aruitectura/arquitectura-master/tp2/test_interfaz_isim_beh.exe -prj D:/Documentos/Aruitectura/arquitectura-master/tp2/test_interfaz_beh.prj work.test_interfaz work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Documentos/Aruitectura/arquitectura-master/tp2/interfaz.v" into library work
Analyzing Verilog file "D:/Documentos/Aruitectura/arquitectura-master/tp2/test_interfaz.v" into library work
Analyzing Verilog file "D:/Programas/Xilinx_ISE_DS_Win_14.7_1015_1/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 198416 KB
Fuse CPU Usage: 343 ms
Compiling module interfaz
Compiling module test_interfaz
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/Documentos/Aruitectura/arquitectura-master/tp2/test_interfaz_isim_beh.exe
Fuse Memory Usage: 202864 KB
Fuse CPU Usage: 390 ms
