;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 100
	MOV -1, <-26
	MOV -7, <-20
	JMN @3, 820
	SUB @3, 8
	DJN <9, #20
	JMN @3, 820
	MOV @121, 106
	SUB @127, 106
	CMP <0, @2
	CMP <0, @2
	MOV -7, <-20
	SUB @19, 23
	JMN @3, 820
	ADD 20, @712
	SUB @127, 106
	MOV -7, <-20
	ADD 210, 60
	DJN <9, #20
	SUB @121, 100
	DJN <9, #20
	MOV -1, <-26
	MOV @121, 106
	SUB @19, 23
	SUB @19, 23
	JMN 0, #2
	SUB @3, 18
	SUB @3, 18
	MOV @121, 106
	SUB @0, @2
	JMN 30, <2
	JMN 30, <2
	SUB <0, @2
	DJN <9, #20
	DJN <9, #20
	JMP @72, #200
	SUB @19, 23
	MOV -1, <-26
	MOV -7, <-20
	MOV -1, <-26
	MOV -1, <-26
	DJN -307, @-20
	CMP -207, <-120
	ADD 210, @60
	ADD 210, @60
	MOV -7, <-20
	MOV -7, <-20
