Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Aug  1 00:39:43 2024
| Host         : Ghamry running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DSP_timing_summary_routed.rpt -pb DSP_timing_summary_routed.pb -rpx DSP_timing_summary_routed.rpx -warn_on_violation
| Design       : DSP
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 174 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 152 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.211        0.000                      0                  125        0.263        0.000                      0                  125        4.500        0.000                       0                   181  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.211        0.000                      0                  125        0.263        0.000                      0                  125        4.500        0.000                       0                   181  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.211ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/OUT_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.589ns  (logic 2.193ns (39.240%)  route 3.396ns (60.760%))
  Logic Levels:           16  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.648 r  OPMODE_OUT/OUT_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    OPMODE_OUT/OUT_reg[47]_i_1_n_0
    SLICE_X160Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.818 r  OPMODE_OUT/OUT_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.339    10.157    CYO/COUTDFF0[0]
    SLICE_X158Y88        FDRE                                         r  CYO/OUT_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.415    14.304    CYO/CLK
    SLICE_X158Y88        FDRE                                         r  CYO/OUT_reg[0]_lopt_replica/C
                         clock pessimism              0.236    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X158Y88        FDRE (Setup_fdre_C_D)       -0.137    14.368    CYO/OUT_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.211    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYO/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 2.193ns (41.776%)  route 3.056ns (58.224%))
  Logic Levels:           16  (CARRY4=13 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.304ns = ( 14.304 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.648 r  OPMODE_OUT/OUT_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.648    OPMODE_OUT/OUT_reg[47]_i_1_n_0
    SLICE_X160Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.170     9.818 r  OPMODE_OUT/OUT_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     9.818    CYO/COUTDFF0[0]
    SLICE_X160Y86        FDRE                                         r  CYO/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.415    14.304    CYO/CLK
    SLICE_X160Y86        FDRE                                         r  CYO/OUT_reg[0]/C
                         clock pessimism              0.221    14.525    
                         clock uncertainty           -0.035    14.490    
    SLICE_X160Y86        FDRE (Setup_fdre_C_D)        0.049    14.539    CYO/OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -9.818    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.168ns (41.498%)  route 3.056ns (58.503%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.793 r  OPMODE_OUT/OUT_reg[47]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.793    P_REG/D[47]
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.414    14.303    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[47]/C
                         clock pessimism              0.221    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X160Y85        FDRE (Setup_fdre_C_D)        0.056    14.545    P_REG/OUT_reg[47]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.793    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.220ns  (logic 2.164ns (41.453%)  route 3.056ns (58.547%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.789 r  OPMODE_OUT/OUT_reg[47]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.789    P_REG/D[45]
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.414    14.303    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[45]/C
                         clock pessimism              0.221    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X160Y85        FDRE (Setup_fdre_C_D)        0.056    14.545    P_REG/OUT_reg[45]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.789    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 2.115ns (40.898%)  route 3.056ns (59.102%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.740 r  OPMODE_OUT/OUT_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.740    P_REG/D[46]
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.414    14.303    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[46]/C
                         clock pessimism              0.221    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X160Y85        FDRE (Setup_fdre_C_D)        0.056    14.545    P_REG/OUT_reg[46]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.149ns  (logic 2.093ns (40.645%)  route 3.056ns (59.355%))
  Logic Levels:           15  (CARRY4=12 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.559 r  OPMODE_OUT/OUT_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.559    OPMODE_OUT/OUT_reg[43]_i_1_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.718 r  OPMODE_OUT/OUT_reg[47]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.718    P_REG/D[44]
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.414    14.303    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[44]/C
                         clock pessimism              0.221    14.524    
                         clock uncertainty           -0.035    14.489    
    SLICE_X160Y85        FDRE (Setup_fdre_C_D)        0.056    14.545    P_REG/OUT_reg[44]
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                          -9.718    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 2.079ns (40.484%)  route 3.056ns (59.516%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.704 r  OPMODE_OUT/OUT_reg[43]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.704    P_REG/D[43]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.413    14.302    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[43]/C
                         clock pessimism              0.221    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X160Y84        FDRE (Setup_fdre_C_D)        0.056    14.544    P_REG/OUT_reg[43]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.131ns  (logic 2.075ns (40.437%)  route 3.056ns (59.563%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     9.700 r  OPMODE_OUT/OUT_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.700    P_REG/D[41]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.413    14.302    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[41]/C
                         clock pessimism              0.221    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X160Y84        FDRE (Setup_fdre_C_D)        0.056    14.544    P_REG/OUT_reg[41]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.700    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.082ns  (logic 2.026ns (39.863%)  route 3.056ns (60.137%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     9.651 r  OPMODE_OUT/OUT_reg[43]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.651    P_REG/D[42]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.413    14.302    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[42]/C
                         clock pessimism              0.221    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X160Y84        FDRE (Setup_fdre_C_D)        0.056    14.544    P_REG/OUT_reg[42]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.915ns  (required time - arrival time)
  Source:                 OPMODE_OUT/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 2.004ns (39.602%)  route 3.056ns (60.398%))
  Logic Levels:           14  (CARRY4=11 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.302ns = ( 14.302 - 10.000 ) 
    Source Clock Delay      (SCD):    4.568ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.523     4.568    OPMODE_OUT/CLK
    SLICE_X156Y93        FDRE                                         r  OPMODE_OUT/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y93        FDRE (Prop_fdre_C_Q)         0.341     4.909 r  OPMODE_OUT/OUT_reg[0]/Q
                         net (fo=150, routed)         2.181     7.090    OPMODE_OUT/OUT_reg_n_0_[0]
    SLICE_X161Y77        LUT5 (Prop_lut5_I1_O)        0.097     7.187 r  OPMODE_OUT/OUT[3]_i_15/O
                         net (fo=2, routed)           0.510     7.697    OPMODE_OUT/MUX_1[0]
    SLICE_X161Y74        LUT4 (Prop_lut4_I0_O)        0.097     7.794 r  OPMODE_OUT/OUT[3]_i_11/O
                         net (fo=3, routed)           0.358     8.152    OPMODE_OUT/OUT[3]_i_11_n_0
    SLICE_X160Y74        LUT3 (Prop_lut3_I2_O)        0.097     8.249 r  OPMODE_OUT/OUT[3]_i_6__0/O
                         net (fo=1, routed)           0.000     8.249    OPMODE_OUT/OUT[3]_i_6__0_n_0
    SLICE_X160Y74        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.661 r  OPMODE_OUT/OUT_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.007     8.669    OPMODE_OUT/OUT_reg[3]_i_1_n_0
    SLICE_X160Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.758 r  OPMODE_OUT/OUT_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.758    OPMODE_OUT/OUT_reg[7]_i_1_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.847 r  OPMODE_OUT/OUT_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.847    OPMODE_OUT/OUT_reg[11]_i_1_n_0
    SLICE_X160Y77        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.936 r  OPMODE_OUT/OUT_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.936    OPMODE_OUT/OUT_reg[15]_i_1_n_0
    SLICE_X160Y78        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.025 r  OPMODE_OUT/OUT_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.025    OPMODE_OUT/OUT_reg[19]_i_1_n_0
    SLICE_X160Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.114 r  OPMODE_OUT/OUT_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.114    OPMODE_OUT/OUT_reg[23]_i_1_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.203 r  OPMODE_OUT/OUT_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.203    OPMODE_OUT/OUT_reg[27]_i_1_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.292 r  OPMODE_OUT/OUT_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.292    OPMODE_OUT/OUT_reg[31]_i_1_n_0
    SLICE_X160Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.381 r  OPMODE_OUT/OUT_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.381    OPMODE_OUT/OUT_reg[35]_i_1_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.470 r  OPMODE_OUT/OUT_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.470    OPMODE_OUT/OUT_reg[39]_i_1_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     9.629 r  OPMODE_OUT/OUT_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.629    P_REG/D[40]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.413    14.302    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[40]/C
                         clock pessimism              0.221    14.523    
                         clock uncertainty           -0.035    14.488    
    SLICE_X160Y84        FDRE (Setup_fdre_C_D)        0.056    14.544    P_REG/OUT_reg[40]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CYI/OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CYI/OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.499%)  route 0.168ns (47.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.709     1.702    CYI/CLK
    SLICE_X159Y86        FDRE                                         r  CYI/OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y86        FDRE (Prop_fdre_C_Q)         0.141     1.843 r  CYI/OUT_reg[0]/Q
                         net (fo=3, routed)           0.168     2.011    CYI/OUT_reg[0]_0
    SLICE_X159Y86        LUT4 (Prop_lut4_I0_O)        0.045     2.056 r  CYI/OUT[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.056    CYI/OUT[0]_i_1__0_n_0
    SLICE_X159Y86        FDRE                                         r  CYI/OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.985     2.226    CYI/CLK
    SLICE_X159Y86        FDRE                                         r  CYI/OUT_reg[0]/C
                         clock pessimism             -0.524     1.702    
    SLICE_X159Y86        FDRE (Hold_fdre_C_D)         0.091     1.793    CYI/OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 C_REG/OUT_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.296ns (53.537%)  route 0.257ns (46.464%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.708     1.701    C_REG/CLK
    SLICE_X157Y83        FDRE                                         r  C_REG/OUT_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y83        FDRE (Prop_fdre_C_Q)         0.141     1.842 r  C_REG/OUT_reg[40]/Q
                         net (fo=1, routed)           0.150     1.992    OPMODE_OUT/OUT_reg[47]_0[40]
    SLICE_X163Y84        LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  OPMODE_OUT/OUT[43]_i_12/O
                         net (fo=4, routed)           0.107     2.144    OPMODE_OUT/p_1_in__0[40]
    SLICE_X160Y84        LUT4 (Prop_lut4_I2_O)        0.045     2.189 r  OPMODE_OUT/OUT[43]_i_8/O
                         net (fo=1, routed)           0.000     2.189    OPMODE_OUT/OUT[43]_i_8_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.254 r  OPMODE_OUT/OUT_reg[43]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.254    P_REG/D[41]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.985     2.226    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[41]/C
                         clock pessimism             -0.486     1.740    
    SLICE_X160Y84        FDRE (Hold_fdre_C_D)         0.105     1.845    P_REG/OUT_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.297ns (53.811%)  route 0.255ns (46.189%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.707     1.700    P_REG/CLK
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y81        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  P_REG/OUT_reg[29]/Q
                         net (fo=6, routed)           0.097     1.938    OPMODE_OUT/OUT_reg[47][29]
    SLICE_X161Y81        LUT5 (Prop_lut5_I0_O)        0.045     1.983 r  OPMODE_OUT/OUT[31]_i_21/O
                         net (fo=1, routed)           0.158     2.141    OPMODE_OUT/MUX_1[29]
    SLICE_X160Y81        LUT4 (Prop_lut4_I3_O)        0.045     2.186 r  OPMODE_OUT/OUT[31]_i_7/O
                         net (fo=1, routed)           0.000     2.186    OPMODE_OUT/OUT[31]_i_7_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.252 r  OPMODE_OUT/OUT_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.252    P_REG/D[30]
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.982     2.223    P_REG/CLK
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[30]/C
                         clock pessimism             -0.523     1.700    
    SLICE_X160Y81        FDRE (Hold_fdre_C_D)         0.105     1.805    P_REG/OUT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.296ns (51.688%)  route 0.277ns (48.312%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.705     1.698    P_REG/CLK
    SLICE_X160Y79        FDRE                                         r  P_REG/OUT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y79        FDRE (Prop_fdre_C_Q)         0.141     1.839 r  P_REG/OUT_reg[23]/Q
                         net (fo=6, routed)           0.140     1.979    OPMODE_OUT/OUT_reg[47][23]
    SLICE_X162Y79        LUT6 (Prop_lut6_I5_O)        0.045     2.024 r  OPMODE_OUT/OUT[27]_i_14/O
                         net (fo=2, routed)           0.137     2.161    OPMODE_OUT/OUT[27]_i_14_n_0
    SLICE_X160Y80        LUT4 (Prop_lut4_I0_O)        0.045     2.206 r  OPMODE_OUT/OUT[27]_i_8/O
                         net (fo=1, routed)           0.000     2.206    OPMODE_OUT/OUT[27]_i_8_n_0
    SLICE_X160Y80        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.271 r  OPMODE_OUT/OUT_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.271    P_REG/D[25]
    SLICE_X160Y80        FDRE                                         r  P_REG/OUT_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.981     2.222    P_REG/CLK
    SLICE_X160Y80        FDRE                                         r  P_REG/OUT_reg[25]/C
                         clock pessimism             -0.509     1.713    
    SLICE_X160Y80        FDRE (Hold_fdre_C_D)         0.105     1.818    P_REG/OUT_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 B_REG1/OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.342ns (57.696%)  route 0.251ns (42.304%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.703     1.696    B_REG1/CLK
    SLICE_X156Y77        FDRE                                         r  B_REG1/OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y77        FDRE (Prop_fdre_C_Q)         0.128     1.824 r  B_REG1/OUT_reg[6]/Q
                         net (fo=3, routed)           0.105     1.929    OPMODE_OUT/OUT_reg[17]_0[6]
    SLICE_X159Y76        LUT6 (Prop_lut6_I1_O)        0.099     2.028 r  OPMODE_OUT/OUT[11]_i_16/O
                         net (fo=2, routed)           0.146     2.174    OPMODE_OUT/OUT[11]_i_16_n_0
    SLICE_X160Y76        LUT4 (Prop_lut4_I0_O)        0.045     2.219 r  OPMODE_OUT/OUT[11]_i_9/O
                         net (fo=1, routed)           0.000     2.219    OPMODE_OUT/OUT[11]_i_9_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.289 r  OPMODE_OUT/OUT_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.289    P_REG/D[8]
    SLICE_X160Y76        FDRE                                         r  P_REG/OUT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.976     2.217    P_REG/CLK
    SLICE_X160Y76        FDRE                                         r  P_REG/OUT_reg[8]/C
                         clock pessimism             -0.486     1.731    
    SLICE_X160Y76        FDRE (Hold_fdre_C_D)         0.105     1.836    P_REG/OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.294ns (51.792%)  route 0.274ns (48.208%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.223ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.707     1.700    P_REG/CLK
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y81        FDRE (Prop_fdre_C_Q)         0.141     1.841 r  P_REG/OUT_reg[31]/Q
                         net (fo=6, routed)           0.119     1.960    OPMODE_OUT/OUT_reg[47][31]
    SLICE_X161Y81        LUT6 (Prop_lut6_I5_O)        0.045     2.005 r  OPMODE_OUT/OUT[35]_i_17/O
                         net (fo=2, routed)           0.154     2.160    OPMODE_OUT/OUT[35]_i_17_n_0
    SLICE_X160Y81        LUT4 (Prop_lut4_I1_O)        0.045     2.205 r  OPMODE_OUT/OUT[31]_i_6/O
                         net (fo=1, routed)           0.000     2.205    OPMODE_OUT/OUT[31]_i_6_n_0
    SLICE_X160Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.268 r  OPMODE_OUT/OUT_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.268    P_REG/D[31]
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.982     2.223    P_REG/CLK
    SLICE_X160Y81        FDRE                                         r  P_REG/OUT_reg[31]/C
                         clock pessimism             -0.523     1.700    
    SLICE_X160Y81        FDRE (Hold_fdre_C_D)         0.105     1.805    P_REG/OUT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.301ns (52.017%)  route 0.278ns (47.983%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.710     1.703    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y84        FDRE (Prop_fdre_C_Q)         0.141     1.844 r  P_REG/OUT_reg[40]/Q
                         net (fo=7, routed)           0.123     1.967    OPMODE_OUT/OUT_reg[47][40]
    SLICE_X161Y84        LUT5 (Prop_lut5_I2_O)        0.045     2.012 r  OPMODE_OUT/OUT[43]_i_15/O
                         net (fo=2, routed)           0.155     2.167    OPMODE_OUT/OUT[43]_i_15_n_0
    SLICE_X160Y84        LUT4 (Prop_lut4_I1_O)        0.045     2.212 r  OPMODE_OUT/OUT[43]_i_9/O
                         net (fo=1, routed)           0.000     2.212    OPMODE_OUT/OUT[43]_i_9_n_0
    SLICE_X160Y84        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.282 r  OPMODE_OUT/OUT_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.282    P_REG/D[40]
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.985     2.226    P_REG/CLK
    SLICE_X160Y84        FDRE                                         r  P_REG/OUT_reg[40]/C
                         clock pessimism             -0.523     1.703    
    SLICE_X160Y84        FDRE (Hold_fdre_C_D)         0.105     1.808    P_REG/OUT_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.297ns (51.200%)  route 0.283ns (48.800%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.702ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.709     1.702    P_REG/CLK
    SLICE_X160Y83        FDRE                                         r  P_REG/OUT_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y83        FDRE (Prop_fdre_C_Q)         0.141     1.843 r  P_REG/OUT_reg[36]/Q
                         net (fo=8, routed)           0.120     1.963    OPMODE_OUT/OUT_reg[47][36]
    SLICE_X161Y83        LUT5 (Prop_lut5_I2_O)        0.045     2.008 r  OPMODE_OUT/OUT[39]_i_19/O
                         net (fo=1, routed)           0.163     2.171    OPMODE_OUT/OUT[39]_i_19_n_0
    SLICE_X160Y83        LUT4 (Prop_lut4_I0_O)        0.045     2.216 r  OPMODE_OUT/OUT[39]_i_7/O
                         net (fo=1, routed)           0.000     2.216    OPMODE_OUT/OUT[39]_i_7_n_0
    SLICE_X160Y83        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.282 r  OPMODE_OUT/OUT_reg[39]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.282    P_REG/D[38]
    SLICE_X160Y83        FDRE                                         r  P_REG/OUT_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.984     2.225    P_REG/CLK
    SLICE_X160Y83        FDRE                                         r  P_REG/OUT_reg[38]/C
                         clock pessimism             -0.523     1.702    
    SLICE_X160Y83        FDRE (Hold_fdre_C_D)         0.105     1.807    P_REG/OUT_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 P_REG/OUT_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.297ns (50.978%)  route 0.286ns (49.022%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.710     1.703    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y85        FDRE (Prop_fdre_C_Q)         0.141     1.844 r  P_REG/OUT_reg[46]/Q
                         net (fo=6, routed)           0.170     2.014    OPMODE_OUT/OUT_reg[47][46]
    SLICE_X161Y86        LUT5 (Prop_lut5_I2_O)        0.045     2.059 r  OPMODE_OUT/OUT[47]_i_11/O
                         net (fo=2, routed)           0.116     2.174    OPMODE_OUT/OUT[47]_i_11_n_0
    SLICE_X160Y85        LUT4 (Prop_lut4_I1_O)        0.045     2.219 r  OPMODE_OUT/OUT[47]_i_7/O
                         net (fo=1, routed)           0.000     2.219    OPMODE_OUT/OUT[47]_i_7_n_0
    SLICE_X160Y85        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.285 r  OPMODE_OUT/OUT_reg[47]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.285    P_REG/D[46]
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.986     2.227    P_REG/CLK
    SLICE_X160Y85        FDRE                                         r  P_REG/OUT_reg[46]/C
                         clock pessimism             -0.524     1.703    
    SLICE_X160Y85        FDRE (Hold_fdre_C_D)         0.105     1.808    P_REG/OUT_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 B_REG1/OUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            P_REG/OUT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.372ns (59.734%)  route 0.251ns (40.266%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.696ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.703     1.696    B_REG1/CLK
    SLICE_X156Y77        FDRE                                         r  B_REG1/OUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y77        FDRE (Prop_fdre_C_Q)         0.128     1.824 r  B_REG1/OUT_reg[6]/Q
                         net (fo=3, routed)           0.105     1.929    OPMODE_OUT/OUT_reg[17]_0[6]
    SLICE_X159Y76        LUT6 (Prop_lut6_I1_O)        0.099     2.028 r  OPMODE_OUT/OUT[11]_i_16/O
                         net (fo=2, routed)           0.146     2.174    OPMODE_OUT/OUT[11]_i_16_n_0
    SLICE_X160Y76        LUT2 (Prop_lut2_I0_O)        0.048     2.222 r  OPMODE_OUT/OUT[11]_i_5__0/O
                         net (fo=1, routed)           0.000     2.222    OPMODE_OUT/OUT[11]_i_5__0_n_0
    SLICE_X160Y76        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.319 r  OPMODE_OUT/OUT_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.319    P_REG/D[9]
    SLICE_X160Y76        FDRE                                         r  P_REG/OUT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  CLK_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.976     2.217    P_REG/CLK
    SLICE_X160Y76        FDRE                                         r  P_REG/OUT_reg[9]/C
                         clock pessimism             -0.486     1.731    
    SLICE_X160Y76        FDRE (Hold_fdre_C_D)         0.105     1.836    P_REG/OUT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.319    
  -------------------------------------------------------------------
                         slack                                  0.483    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.863         10.000      7.137      DSP48_X8Y32    OUT_MULTIPLY/OUT_reg/CLK
Min Period        n/a     BUFG/I       n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y79  A_REG1/OUT_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y81  A_REG1/OUT_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X154Y81  A_REG1/OUT_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y83  A_REG1/OUT_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y83  A_REG1/OUT_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y83  A_REG1/OUT_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y82  A_REG1/OUT_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X156Y84  A_REG1/OUT_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y83  A_REG1/OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y83  A_REG1/OUT_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y83  A_REG1/OUT_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y84  A_REG1/OUT_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y79  A_REG1/OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y80  A_REG1/OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X152Y79  A_REG1/OUT_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y80  A_REG1/OUT_reg[9]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X155Y79  B_REG1/OUT_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X155Y79  B_REG1/OUT_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y81  A_REG1/OUT_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y81  A_REG1/OUT_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X156Y84  A_REG1/OUT_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y80  A_REG1/OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X154Y80  A_REG1/OUT_reg[9]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y75  B_REG1/OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X157Y75  B_REG1/OUT_reg[5]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X159Y86  CYI/OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X160Y83  P_REG/OUT_reg[36]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X160Y83  P_REG/OUT_reg[37]/C



