// Seed: 2711741884
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  logic id_1;
  logic id_2;
  assign id_2 = id_0 ? 1 : id_2;
  logic id_3;
  assign id_0 = id_2;
  logic id_4;
  type_11 id_5 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_1)
  );
endmodule
