// Seed: 877526226
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6
);
  assign id_6 = 1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri   id_1,
    input  wand  id_2,
    input  wire  id_3,
    input  uwire id_4,
    output wor   id_5,
    input  wor   id_6,
    output tri   id_7,
    input  logic id_8,
    input  wire  id_9,
    input  tri1  id_10,
    input  tri0  id_11,
    output logic id_12,
    output wire  id_13,
    input  tri   id_14,
    output tri0  id_15,
    input  tri   id_16,
    input  uwire id_17
);
  always id_12 <= id_8;
  uwire id_19;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6,
      id_5,
      id_1,
      id_7,
      id_7
  );
  assign modCall_1.id_4 = 0;
  assign id_19 = 1 ? 1 : id_19;
  wire id_20;
endmodule
