// Seed: 1648345663
module module_0 (
    input  uwire id_0,
    input  tri1  id_1,
    output wand  id_2
);
  assign id_2 = -1;
  wire id_4;
  always @(-1 or id_4, -1'b0 - id_0 or id_0 or id_1, -1, posedge id_4, posedge -1) $unsigned(59);
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    output wand id_2,
    output tri  id_3,
    output wire id_4
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    output supply1 id_5,
    output wand id_6,
    input tri id_7,
    output supply1 id_8,
    output supply1 id_9,
    output wire id_10,
    output wand id_11
);
  wire id_13;
  assign id_8 = id_0;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
