verilog work "fifo_buffer.v"
verilog work "ipcore_dir/dcm/example_design/dcm_exdes.v"
