$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module file_processor_testbench $end
  $var wire 1 + tb_clock $end
  $var wire 1 # tb_reset_n $end
  $var wire 8 $ tb_input_data [7:0] $end
  $var wire 1 % tb_data_valid $end
  $var wire 8 , tb_processed_data [7:0] $end
  $var wire 1 - tb_output_valid $end
  $var wire 32 & input_file_handle [31:0] $end
  $var wire 32 ' output_file_handle [31:0] $end
  $var wire 32 ( log_file_handle [31:0] $end
  $var wire 8 ) read_data [7:0] $end
  $var wire 32 * scan_result [31:0] $end
  $scope module dut_file_processor $end
   $var wire 32 / DATA_WIDTH [31:0] $end
   $var wire 1 + clock $end
   $var wire 1 # reset_n $end
   $var wire 8 $ input_data [7:0] $end
   $var wire 1 % data_valid $end
   $var wire 8 , processed_data [7:0] $end
   $var wire 1 - output_valid $end
  $upscope $end
  $scope module unnamedblk1 $end
   $var wire 32 . temp_file [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
b00000000 $
0%
b10000000000000000000000000101100 &
b10000000000000000000000000101011 '
b10000000000000000000000000101010 (
b00000000 )
b00000000000000000000000000000000 *
0+
b00000000 ,
0-
b10000000000000000000000000101100 .
b00000000000000000000000000001000 /
#5
1+
#10
0+
#15
1+
#20
0+
#25
1#
1+
#30
0+
#35
b00001010 $
1%
b00001010 )
b00000000000000000000000000000001 *
1+
b00001011 ,
1-
#40
0+
#45
1+
#50
0+
#55
0%
1+
0-
#60
0+
#65
b00011111 $
1%
b00011111 )
1+
b00100000 ,
1-
#70
0+
#75
1+
#80
0+
#85
0%
1+
0-
#90
0+
#95
b00110011 $
1%
b00110011 )
1+
b00110100 ,
1-
#100
0+
#105
1+
#110
0+
#115
0%
1+
0-
#120
0+
#125
b01111110 $
1%
b01111110 )
1+
b01111111 ,
1-
#130
0+
#135
1+
#140
0+
#145
0%
1+
0-
#150
0+
#155
b11111111 $
1%
b11111111 )
1+
b00000000 ,
1-
#160
0+
#165
1+
#170
0+
#175
0%
1+
0-
#180
0+
#185
1+
#190
0+
#195
1+
#200
0+
#205
1+
