WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAp branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2717408 heartbeat IPC: 3.67998 cumulative IPC: 3.67998 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2717409 cumulative IPC: 3.67998 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2717409 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 46566758 heartbeat IPC: 0.228054 cumulative IPC: 0.228054 (Simulation time: 0 hr 3 min 0 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 89311214 heartbeat IPC: 0.233949 cumulative IPC: 0.230964 (Simulation time: 0 hr 5 min 36 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 130355097 heartbeat IPC: 0.243642 cumulative IPC: 0.235041 (Simulation time: 0 hr 8 min 6 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 169474449 heartbeat IPC: 0.255628 cumulative IPC: 0.23987 (Simulation time: 0 hr 10 min 25 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 207267642 heartbeat IPC: 0.264598 cumulative IPC: 0.244439 (Simulation time: 0 hr 12 min 39 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 204550234 cumulative IPC: 0.244439 (Simulation time: 0 hr 12 min 39 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 204550234 (Simulation time: 0 hr 12 min 39 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/619.lbm_s-2676B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.244439 instructions: 50000004 cycles: 204550234
CPU 0 Branch Prediction Accuracy: 96.7064% MPKI: 0.52754 Average ROB Occupancy at Mispredict: 282.989
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.52754
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3673089  HIT:    1641219  MISS:    2031870
LLC LOAD         ACCESS:     507924  HIT:          1  MISS:     507923
LLC RFO          ACCESS:    1582381  HIT:      58684  MISS:    1523697
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1582547  HIT:    1582533  MISS:         14
LLC TRANSLATION  ACCESS:        237  HIT:          1  MISS:        236
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1298.03 cycles
cpu0_DTLB TOTAL       ACCESS:   12301925  HIT:   12126523  MISS:     175402
cpu0_DTLB LOAD         ACCESS:   12301925  HIT:   12126523  MISS:     175402
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 198.005 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:  124382259  HIT:    8137201  MISS:  116245058
cpu0_L1D LOAD         ACCESS:   22660277  HIT:    2383180  MISS:   20277097
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:  100878162  HIT:    5753999  MISS:   95124163
cpu0_L1D TRANSLATION  ACCESS:     843820  HIT:         22  MISS:     843798
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 23.3957 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    6268274  HIT:    4177730  MISS:    2090544
cpu0_L2C LOAD         ACCESS:     507940  HIT:         13  MISS:     507927
cpu0_L2C RFO          ACCESS:    2864274  HIT:    1281894  MISS:    1582380
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    2864297  HIT:    2864297  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      31763  HIT:      31526  MISS:        237
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1282.57 cycles
cpu0_STLB TOTAL       ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB LOAD         ACCESS:      58518  HIT:      26765  MISS:      31753
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1078.01 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      94222
  ROW_BUFFER_MISS:    1937626
 AVG DBUS CONGESTED CYCLE:    3.99764
 WQ ROW_BUFFER_HIT:      71455
  ROW_BUFFER_MISS:    1459044  FULL:          0
