INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:57:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.078ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.620ns  (clk rise@6.620ns - clk rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 2.079ns (32.782%)  route 4.263ns (67.218%))
  Logic Levels:           22  (CARRY4=11 LUT1=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.103 - 6.620 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1512, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X49Y66         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[11]/Q
                         net (fo=1, routed)           0.412     1.118    mulf0/operator/sigProdExt_c2[11]
    SLICE_X49Y67         LUT6 (Prop_lut6_I5_O)        0.120     1.238 r  mulf0/operator/ltOp_carry_i_13/O
                         net (fo=1, routed)           0.322     1.560    mulf0/operator/ltOp_carry_i_13_n_0
    SLICE_X48Y67         LUT5 (Prop_lut5_I3_O)        0.043     1.603 r  mulf0/operator/ltOp_carry_i_9/O
                         net (fo=1, routed)           0.000     1.603    mulf0/operator/RoundingAdder/level5_c1[3]_i_2_1[0]
    SLICE_X48Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.854 r  mulf0/operator/RoundingAdder/ltOp_carry_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.854    mulf0/operator/RoundingAdder/ltOp_carry_i_7__0_n_0
    SLICE_X48Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.903 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.903    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_4_n_0
    SLICE_X48Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.952 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.952    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_5_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.001 r  mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.001    mulf0/operator/RoundingAdder/level4_c1_reg[18]_i_3_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.050 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.050    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_13_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.099 r  mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.099    mulf0/operator/RoundingAdder/level4_c1_reg[25]_i_6_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.148 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.148    mulf0/operator/RoundingAdder/ltOp_carry__1_i_9_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.255 r  mulf0/operator/RoundingAdder/ltOp_carry__1_i_10/O[2]
                         net (fo=10, routed)          0.452     2.707    mulf0/operator/RoundingAdder/ip_result[30]
    SLICE_X47Y73         LUT4 (Prop_lut4_I2_O)        0.118     2.825 r  mulf0/operator/RoundingAdder/ltOp_carry_i_10/O
                         net (fo=1, routed)           0.089     2.914    mulf0/operator/RoundingAdder/ltOp_carry_i_10_n_0
    SLICE_X47Y73         LUT5 (Prop_lut5_I4_O)        0.043     2.957 r  mulf0/operator/RoundingAdder/ltOp_carry_i_8/O
                         net (fo=33, routed)          0.331     3.288    mulf0/operator/RoundingAdder/ltOp_carry_i_8_n_0
    SLICE_X46Y75         LUT4 (Prop_lut4_I3_O)        0.043     3.331 f  mulf0/operator/RoundingAdder/level4_c1[12]_i_2/O
                         net (fo=7, routed)           0.550     3.881    mulf0/operator/RoundingAdder/mulf0_result[9]
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.043     3.924 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_12/O
                         net (fo=1, routed)           0.152     4.076    mulf0/operator/RoundingAdder/ltOp_carry__2_i_12_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I5_O)        0.043     4.119 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0/O
                         net (fo=3, routed)           0.105     4.224    mulf0/operator/RoundingAdder/ltOp_carry__2_i_6__0_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I0_O)        0.043     4.267 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.293     4.559    addf0/operator/level5_c1_reg[3][0]
    SLICE_X51Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     4.750 f  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=56, routed)          0.412     5.163    mulf0/operator/RoundingAdder/CO[0]
    SLICE_X53Y77         LUT1 (Prop_lut1_I0_O)        0.043     5.206 r  mulf0/operator/RoundingAdder/i__carry_i_1/O
                         net (fo=5, routed)           0.271     5.477    addf0/operator/ps_c1_reg[0][0]
    SLICE_X52Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.191     5.668 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.668    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X52Y77         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     5.813 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=5, routed)           0.412     6.225    mulf0/operator/RoundingAdder/ps_c1_reg[4][3]
    SLICE_X55Y77         LUT4 (Prop_lut4_I1_O)        0.120     6.345 f  mulf0/operator/RoundingAdder/level4_c1[25]_i_2/O
                         net (fo=20, routed)          0.176     6.521    mulf0/operator/RoundingAdder/level4_c1[25]_i_2_n_0
    SLICE_X55Y78         LUT5 (Prop_lut5_I0_O)        0.043     6.564 r  mulf0/operator/RoundingAdder/level4_c1[22]_i_1__0/O
                         net (fo=9, routed)           0.286     6.850    addf0/operator/RightShifterComponent/level4_c1_reg[22]_0
    SLICE_X52Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.620     6.620 r  
                                                      0.000     6.620 r  clk (IN)
                         net (fo=1512, unset)         0.483     7.103    addf0/operator/RightShifterComponent/clk
    SLICE_X52Y78         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.103    
                         clock uncertainty           -0.035     7.067    
    SLICE_X52Y78         FDRE (Setup_fdre_C_R)       -0.295     6.772    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.772    
                         arrival time                          -6.850    
  -------------------------------------------------------------------
                         slack                                 -0.078    




