INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/DATA_MEMORY.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DM
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IM
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/MAIN_CONTROL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAIN_CONTROL
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/REGISTERS_BANK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTERS_BANK
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sources_1/new/comb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SUM
INFO: [VRFC 10-311] analyzing module SHIFT_REG
INFO: [VRFC 10-311] analyzing module MUX2_1
INFO: [VRFC 10-311] analyzing module EXT_SIGN
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Vivado Projects/MIPS_final/MIPS_final.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
