# do relatorio-5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:01 on Nov 19,2020
# vlog -work work relatorio-5.vo 
# -- Compiling module mod_test4
# 
# Top level modules:
# 	mod_test4
# End time: 15:42:01 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:42:01 on Nov 19,2020
# vlog -work work wf-modtest4.vwf.vt 
# -- Compiling module mod_test4_vlg_vec_tst
# 
# Top level modules:
# 	mod_test4_vlg_vec_tst
# End time: 15:42:01 on Nov 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.mod_test4_vlg_vec_tst 
# Start time: 15:42:01 on Nov 19,2020
# Loading work.mod_test4_vlg_vec_tst
# Loading work.mod_test4
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : wf-modtest4.vwf.vt(45)
#    Time: 10 us  Iteration: 0  Instance: /mod_test4_vlg_vec_tst
# End time: 15:42:02 on Nov 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
