{
  "Top": "sum_io_top",
  "RtlTop": "sum_io_top",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {
    "DirectiveTcl": [
      "set_directive_interface sum_io ",
      "set_directive_interface sum_io ",
      "set_directive_interface sum_io "
    ],
    "DirectiveInfo": [
      "interface sum_io {{ap_hs positionBoolean0mode} {port positionBooleanTextRequiredin1}} {}",
      "interface sum_io {{ap_vld positionBoolean0mode} {port positionBooleanTextRequiredin2}} {}",
      "interface sum_io {{ap_hs positionBoolean0mode} {port positionBooleanTextRequiredsum}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1",
    "Uncertainty": "0.5"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sum_io_top",
    "Version": "1.0",
    "DisplayName": "Sum_io_top",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": [
      "..\/..\/sum_io.c",
      "..\/..\/sum_io_top.c"
    ],
    "Vhdl": [
      "impl\/vhdl\/sum_io.vhd",
      "impl\/vhdl\/sum_io_top_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/sum_io_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sum_io.v",
      "impl\/verilog\/sum_io_top_AXILiteS_s_axi.v",
      "impl\/verilog\/sum_io_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sum_io_top_v1_0\/data\/sum_io_top.mdd",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/data\/sum_io_top.tcl",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/xsum_io_top.c",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/xsum_io_top.h",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/xsum_io_top_hw.h",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/xsum_io_top_linux.c",
      "impl\/misc\/drivers\/sum_io_top_v1_0\/src\/xsum_io_top_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/amiri\/Documents\/Snippets\/HLS\/sum_io_m\/proj_sum_io\/solution2\/.autopilot\/db\/sum_io_top.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x10",
          "name": "r_a",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r_a",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r_a",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r_a"
            }]
        },
        {
          "offset": "0x18",
          "name": "r_b",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of r_b",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "r_b",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of r_b"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "r_a": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "r_b": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sum_io_top",
      "Instances": [{
          "ModuleName": "sum_io",
          "InstanceName": "StgValue_10_sum_io_fu_28"
        }]
    },
    "Metrics": {
      "sum_io": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "1.016"
        },
        "Area": {
          "FF": "1",
          "LUT": "59",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "sum_io_top": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "1.016"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "141",
          "LUT": "251",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "sum_io_top",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-06-07 16:17:35 CEST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3.1"
  }
}
