
robotore3.32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b218  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  0800b3a8  0800b3a8  0001b3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bbac  0800bbac  0002021c  2**0
                  CONTENTS
  4 .ARM          00000008  0800bbac  0800bbac  0001bbac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bbb4  0800bbb4  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bbb4  0800bbb4  0001bbb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bbb8  0800bbb8  0001bbb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  0800bbbc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002021c  2**0
                  CONTENTS
 10 .bss          000156fc  2000021c  2000021c  0002021c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20015918  20015918  0002021c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016cfd  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002eed  00000000  00000000  00036f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001408  00000000  00000000  00039e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000012e8  00000000  00000000  0003b240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002359f  00000000  00000000  0003c528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019703  00000000  00000000  0005fac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3b76  00000000  00000000  000791ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014cd40  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000685c  00000000  00000000  0014cd90  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000021c 	.word	0x2000021c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b390 	.word	0x0800b390

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000220 	.word	0x20000220
 80001cc:	0800b390 	.word	0x0800b390

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <LED_RGB>:
//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);//G_2-4
//HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//B_2-3


void LED_RGB(int i){
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]

	switch (i)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	2b06      	cmp	r3, #6
 8000f9a:	f200 8088 	bhi.w	80010ae <LED_RGB+0x122>
 8000f9e:	a201      	add	r2, pc, #4	; (adr r2, 8000fa4 <LED_RGB+0x18>)
 8000fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa4:	08000fc1 	.word	0x08000fc1
 8000fa8:	08000fe3 	.word	0x08000fe3
 8000fac:	08001005 	.word	0x08001005
 8000fb0:	08001027 	.word	0x08001027
 8000fb4:	08001049 	.word	0x08001049
 8000fb8:	0800106b 	.word	0x0800106b
 8000fbc:	0800108d 	.word	0x0800108d
	            {
	            case 1://R
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);//R_1-2
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	2120      	movs	r1, #32
 8000fc4:	4844      	ldr	r0, [pc, #272]	; (80010d8 <LED_RGB+0x14c>)
 8000fc6:	f004 fa9d 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//G_1-4
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2110      	movs	r1, #16
 8000fce:	4842      	ldr	r0, [pc, #264]	; (80010d8 <LED_RGB+0x14c>)
 8000fd0:	f004 fa98 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//B_1-3
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fda:	4840      	ldr	r0, [pc, #256]	; (80010dc <LED_RGB+0x150>)
 8000fdc:	f004 fa92 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8000fe0:	e076      	b.n	80010d0 <LED_RGB+0x144>

	            case 2://G
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);//R_1-2
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	483c      	ldr	r0, [pc, #240]	; (80010d8 <LED_RGB+0x14c>)
 8000fe8:	f004 fa8c 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//G_1-4
 8000fec:	2200      	movs	r2, #0
 8000fee:	2110      	movs	r1, #16
 8000ff0:	4839      	ldr	r0, [pc, #228]	; (80010d8 <LED_RGB+0x14c>)
 8000ff2:	f004 fa87 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//B_1-3
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ffc:	4837      	ldr	r0, [pc, #220]	; (80010dc <LED_RGB+0x150>)
 8000ffe:	f004 fa81 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8001002:	e065      	b.n	80010d0 <LED_RGB+0x144>

	            case 3://B
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);//R_1-2
 8001004:	2201      	movs	r2, #1
 8001006:	2120      	movs	r1, #32
 8001008:	4833      	ldr	r0, [pc, #204]	; (80010d8 <LED_RGB+0x14c>)
 800100a:	f004 fa7b 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//G_1-4
 800100e:	2201      	movs	r2, #1
 8001010:	2110      	movs	r1, #16
 8001012:	4831      	ldr	r0, [pc, #196]	; (80010d8 <LED_RGB+0x14c>)
 8001014:	f004 fa76 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);//B_1-3
 8001018:	2200      	movs	r2, #0
 800101a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800101e:	482f      	ldr	r0, [pc, #188]	; (80010dc <LED_RGB+0x150>)
 8001020:	f004 fa70 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8001024:	e054      	b.n	80010d0 <LED_RGB+0x144>

	            case 4://y
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);//R_1-2
 8001026:	2200      	movs	r2, #0
 8001028:	2120      	movs	r1, #32
 800102a:	482b      	ldr	r0, [pc, #172]	; (80010d8 <LED_RGB+0x14c>)
 800102c:	f004 fa6a 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//G_1-4
 8001030:	2200      	movs	r2, #0
 8001032:	2110      	movs	r1, #16
 8001034:	4828      	ldr	r0, [pc, #160]	; (80010d8 <LED_RGB+0x14c>)
 8001036:	f004 fa65 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//B_1-3
 800103a:	2201      	movs	r2, #1
 800103c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001040:	4826      	ldr	r0, [pc, #152]	; (80010dc <LED_RGB+0x150>)
 8001042:	f004 fa5f 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8001046:	e043      	b.n	80010d0 <LED_RGB+0x144>

	            case 5://pink
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);//R_1-2
 8001048:	2200      	movs	r2, #0
 800104a:	2120      	movs	r1, #32
 800104c:	4822      	ldr	r0, [pc, #136]	; (80010d8 <LED_RGB+0x14c>)
 800104e:	f004 fa59 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//G_1-4
 8001052:	2201      	movs	r2, #1
 8001054:	2110      	movs	r1, #16
 8001056:	4820      	ldr	r0, [pc, #128]	; (80010d8 <LED_RGB+0x14c>)
 8001058:	f004 fa54 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);//B_1-3
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001062:	481e      	ldr	r0, [pc, #120]	; (80010dc <LED_RGB+0x150>)
 8001064:	f004 fa4e 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8001068:	e032      	b.n	80010d0 <LED_RGB+0x144>

	            case 6://white
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);//R_1-2
 800106a:	2200      	movs	r2, #0
 800106c:	2120      	movs	r1, #32
 800106e:	481a      	ldr	r0, [pc, #104]	; (80010d8 <LED_RGB+0x14c>)
 8001070:	f004 fa48 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//G_1-4
 8001074:	2200      	movs	r2, #0
 8001076:	2110      	movs	r1, #16
 8001078:	4817      	ldr	r0, [pc, #92]	; (80010d8 <LED_RGB+0x14c>)
 800107a:	f004 fa43 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);//B_1-3
 800107e:	2200      	movs	r2, #0
 8001080:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001084:	4815      	ldr	r0, [pc, #84]	; (80010dc <LED_RGB+0x150>)
 8001086:	f004 fa3d 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 800108a:	e021      	b.n	80010d0 <LED_RGB+0x144>

	            case 7://Cyan
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);//R_1-2
 800108c:	2201      	movs	r2, #1
 800108e:	2120      	movs	r1, #32
 8001090:	4811      	ldr	r0, [pc, #68]	; (80010d8 <LED_RGB+0x14c>)
 8001092:	f004 fa37 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);//G_1-4
 8001096:	2200      	movs	r2, #0
 8001098:	2110      	movs	r1, #16
 800109a:	480f      	ldr	r0, [pc, #60]	; (80010d8 <LED_RGB+0x14c>)
 800109c:	f004 fa32 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);//B_1-3
 80010a0:	2200      	movs	r2, #0
 80010a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010a6:	480d      	ldr	r0, [pc, #52]	; (80010dc <LED_RGB+0x150>)
 80010a8:	f004 fa2c 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 80010ac:	e010      	b.n	80010d0 <LED_RGB+0x144>

	            default:
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);//R_1-2
 80010ae:	2201      	movs	r2, #1
 80010b0:	2120      	movs	r1, #32
 80010b2:	4809      	ldr	r0, [pc, #36]	; (80010d8 <LED_RGB+0x14c>)
 80010b4:	f004 fa26 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//G_1-4
 80010b8:	2201      	movs	r2, #1
 80010ba:	2110      	movs	r1, #16
 80010bc:	4806      	ldr	r0, [pc, #24]	; (80010d8 <LED_RGB+0x14c>)
 80010be:	f004 fa21 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);//B_1-3
 80010c2:	2201      	movs	r2, #1
 80010c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010c8:	4804      	ldr	r0, [pc, #16]	; (80010dc <LED_RGB+0x150>)
 80010ca:	f004 fa1b 	bl	8005504 <HAL_GPIO_WritePin>
	                break;
 80010ce:	bf00      	nop
	            }


}
 80010d0:	bf00      	nop
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40020400 	.word	0x40020400
 80010dc:	40020000 	.word	0x40020000

080010e0 <LED_RGB_2>:

void LED_RGB_2(int n){
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]

	switch (n)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3b01      	subs	r3, #1
 80010ec:	2b06      	cmp	r3, #6
 80010ee:	f200 8095 	bhi.w	800121c <LED_RGB_2+0x13c>
 80010f2:	a201      	add	r2, pc, #4	; (adr r2, 80010f8 <LED_RGB_2+0x18>)
 80010f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010f8:	08001115 	.word	0x08001115
 80010fc:	08001139 	.word	0x08001139
 8001100:	0800115f 	.word	0x0800115f
 8001104:	08001185 	.word	0x08001185
 8001108:	080011ab 	.word	0x080011ab
 800110c:	080011d1 	.word	0x080011d1
 8001110:	080011f7 	.word	0x080011f7
	            {
	            case 1://R
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);//R_2-2
 8001114:	2200      	movs	r2, #0
 8001116:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800111a:	484c      	ldr	r0, [pc, #304]	; (800124c <LED_RGB_2+0x16c>)
 800111c:	f004 f9f2 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);//G_2-4
 8001120:	2201      	movs	r2, #1
 8001122:	2110      	movs	r1, #16
 8001124:	4849      	ldr	r0, [pc, #292]	; (800124c <LED_RGB_2+0x16c>)
 8001126:	f004 f9ed 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//B_2-3
 800112a:	2201      	movs	r2, #1
 800112c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001130:	4846      	ldr	r0, [pc, #280]	; (800124c <LED_RGB_2+0x16c>)
 8001132:	f004 f9e7 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 8001136:	e084      	b.n	8001242 <LED_RGB_2+0x162>

	            case 2://G
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
 8001138:	2201      	movs	r2, #1
 800113a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800113e:	4843      	ldr	r0, [pc, #268]	; (800124c <LED_RGB_2+0x16c>)
 8001140:	f004 f9e0 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);//G_2-4
 8001144:	2200      	movs	r2, #0
 8001146:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800114a:	4840      	ldr	r0, [pc, #256]	; (800124c <LED_RGB_2+0x16c>)
 800114c:	f004 f9da 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//B_2-3
 8001150:	2201      	movs	r2, #1
 8001152:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001156:	483d      	ldr	r0, [pc, #244]	; (800124c <LED_RGB_2+0x16c>)
 8001158:	f004 f9d4 	bl	8005504 <HAL_GPIO_WritePin>
	                break;
 800115c:	e071      	b.n	8001242 <LED_RGB_2+0x162>

	            case 3://B
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
 800115e:	2201      	movs	r2, #1
 8001160:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001164:	4839      	ldr	r0, [pc, #228]	; (800124c <LED_RGB_2+0x16c>)
 8001166:	f004 f9cd 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);//G_2-4
 800116a:	2201      	movs	r2, #1
 800116c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001170:	4836      	ldr	r0, [pc, #216]	; (800124c <LED_RGB_2+0x16c>)
 8001172:	f004 f9c7 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);//B_2-3
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800117c:	4833      	ldr	r0, [pc, #204]	; (800124c <LED_RGB_2+0x16c>)
 800117e:	f004 f9c1 	bl	8005504 <HAL_GPIO_WritePin>
	                break;
 8001182:	e05e      	b.n	8001242 <LED_RGB_2+0x162>

	            case 4://y
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);//R_2-2
 8001184:	2200      	movs	r2, #0
 8001186:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800118a:	4830      	ldr	r0, [pc, #192]	; (800124c <LED_RGB_2+0x16c>)
 800118c:	f004 f9ba 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);//G_2-4
 8001190:	2200      	movs	r2, #0
 8001192:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001196:	482d      	ldr	r0, [pc, #180]	; (800124c <LED_RGB_2+0x16c>)
 8001198:	f004 f9b4 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//B_2-3
 800119c:	2201      	movs	r2, #1
 800119e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011a2:	482a      	ldr	r0, [pc, #168]	; (800124c <LED_RGB_2+0x16c>)
 80011a4:	f004 f9ae 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 80011a8:	e04b      	b.n	8001242 <LED_RGB_2+0x162>

	            case 5://pink
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);//R_2-2
 80011aa:	2200      	movs	r2, #0
 80011ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011b0:	4826      	ldr	r0, [pc, #152]	; (800124c <LED_RGB_2+0x16c>)
 80011b2:	f004 f9a7 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);//G_2-4
 80011b6:	2201      	movs	r2, #1
 80011b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011bc:	4823      	ldr	r0, [pc, #140]	; (800124c <LED_RGB_2+0x16c>)
 80011be:	f004 f9a1 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);//B_2-3
 80011c2:	2200      	movs	r2, #0
 80011c4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011c8:	4820      	ldr	r0, [pc, #128]	; (800124c <LED_RGB_2+0x16c>)
 80011ca:	f004 f99b 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 80011ce:	e038      	b.n	8001242 <LED_RGB_2+0x162>

	            case 6://white
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);//R_2-2
 80011d0:	2200      	movs	r2, #0
 80011d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011d6:	481d      	ldr	r0, [pc, #116]	; (800124c <LED_RGB_2+0x16c>)
 80011d8:	f004 f994 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);//G_2-4
 80011dc:	2200      	movs	r2, #0
 80011de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e2:	481a      	ldr	r0, [pc, #104]	; (800124c <LED_RGB_2+0x16c>)
 80011e4:	f004 f98e 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);//B_2-3
 80011e8:	2200      	movs	r2, #0
 80011ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ee:	4817      	ldr	r0, [pc, #92]	; (800124c <LED_RGB_2+0x16c>)
 80011f0:	f004 f988 	bl	8005504 <HAL_GPIO_WritePin>
	                break;
 80011f4:	e025      	b.n	8001242 <LED_RGB_2+0x162>

	            case 7://Cyan
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
 80011f6:	2201      	movs	r2, #1
 80011f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80011fc:	4813      	ldr	r0, [pc, #76]	; (800124c <LED_RGB_2+0x16c>)
 80011fe:	f004 f981 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);//G_2-4
 8001202:	2200      	movs	r2, #0
 8001204:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001208:	4810      	ldr	r0, [pc, #64]	; (800124c <LED_RGB_2+0x16c>)
 800120a:	f004 f97b 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);//B_2-3
 800120e:	2200      	movs	r2, #0
 8001210:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001214:	480d      	ldr	r0, [pc, #52]	; (800124c <LED_RGB_2+0x16c>)
 8001216:	f004 f975 	bl	8005504 <HAL_GPIO_WritePin>

	                break;
 800121a:	e012      	b.n	8001242 <LED_RGB_2+0x162>

	            default:
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);//R_2-2
 800121c:	2201      	movs	r2, #1
 800121e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001222:	480a      	ldr	r0, [pc, #40]	; (800124c <LED_RGB_2+0x16c>)
 8001224:	f004 f96e 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);//G_2-4
 8001228:	2201      	movs	r2, #1
 800122a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800122e:	4807      	ldr	r0, [pc, #28]	; (800124c <LED_RGB_2+0x16c>)
 8001230:	f004 f968 	bl	8005504 <HAL_GPIO_WritePin>
	            	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);//B_2-3
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800123a:	4804      	ldr	r0, [pc, #16]	; (800124c <LED_RGB_2+0x16c>)
 800123c:	f004 f962 	bl	8005504 <HAL_GPIO_WritePin>
	                break;
 8001240:	bf00      	nop
	            }


}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40020400 	.word	0x40020400

08001250 <ButtonPress>:

int mode =0;
int calibrate_count =0;
//int mode_processed;

void ButtonPress(void){
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
	mode=0;
 8001254:	4b1a      	ldr	r3, [pc, #104]	; (80012c0 <ButtonPress+0x70>)
 8001256:	2200      	movs	r2, #0
 8001258:	601a      	str	r2, [r3, #0]
	LED_RGB_2(6);
 800125a:	2006      	movs	r0, #6
 800125c:	f7ff ff40 	bl	80010e0 <LED_RGB_2>
	HAL_Delay(1000);
 8001260:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001264:	f002 feec 	bl	8004040 <HAL_Delay>

	while(1){
    if (HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) == GPIO_PIN_RESET)//SW1
 8001268:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800126c:	4815      	ldr	r0, [pc, #84]	; (80012c4 <ButtonPress+0x74>)
 800126e:	f004 f931 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001272:	4603      	mov	r3, r0
 8001274:	2b00      	cmp	r3, #0
 8001276:	d104      	bne.n	8001282 <ButtonPress+0x32>
    {
    	HAL_Delay(1000);
 8001278:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800127c:	f002 fee0 	bl	8004040 <HAL_Delay>
    	break;
 8001280:	e01c      	b.n	80012bc <ButtonPress+0x6c>

    }

    if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15) == GPIO_PIN_RESET)//SW2
 8001282:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001286:	4810      	ldr	r0, [pc, #64]	; (80012c8 <ButtonPress+0x78>)
 8001288:	f004 f924 	bl	80054d4 <HAL_GPIO_ReadPin>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1ea      	bne.n	8001268 <ButtonPress+0x18>
    {
    	mode++;
 8001292:	4b0b      	ldr	r3, [pc, #44]	; (80012c0 <ButtonPress+0x70>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	4a09      	ldr	r2, [pc, #36]	; (80012c0 <ButtonPress+0x70>)
 800129a:	6013      	str	r3, [r2, #0]
    	LED_RGB(mode);
 800129c:	4b08      	ldr	r3, [pc, #32]	; (80012c0 <ButtonPress+0x70>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff fe73 	bl	8000f8c <LED_RGB>
		HAL_Delay(200);
 80012a6:	20c8      	movs	r0, #200	; 0xc8
 80012a8:	f002 feca 	bl	8004040 <HAL_Delay>

        if(mode >7){
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <ButtonPress+0x70>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2b07      	cmp	r3, #7
 80012b2:	ddd9      	ble.n	8001268 <ButtonPress+0x18>
        	mode = 0;
 80012b4:	4b02      	ldr	r3, [pc, #8]	; (80012c0 <ButtonPress+0x70>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	601a      	str	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) == GPIO_PIN_RESET)//SW1
 80012ba:	e7d5      	b.n	8001268 <ButtonPress+0x18>
//        mode_processed = 0;
     //   LED_RGB(0);
    }
	}

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000238 	.word	0x20000238
 80012c4:	40020800 	.word	0x40020800
 80012c8:	40020400 	.word	0x40020400
 80012cc:	00000000 	.word	0x00000000

080012d0 <mode_test>:



void mode_test(void){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0


  switch(mode)
 80012d4:	4b7c      	ldr	r3, [pc, #496]	; (80014c8 <mode_test+0x1f8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	3b01      	subs	r3, #1
 80012da:	2b06      	cmp	r3, #6
 80012dc:	f200 80e6 	bhi.w	80014ac <mode_test+0x1dc>
 80012e0:	a201      	add	r2, pc, #4	; (adr r2, 80012e8 <mode_test+0x18>)
 80012e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012e6:	bf00      	nop
 80012e8:	08001305 	.word	0x08001305
 80012ec:	08001325 	.word	0x08001325
 80012f0:	08001361 	.word	0x08001361
 80012f4:	080013a1 	.word	0x080013a1
 80012f8:	080013ef 	.word	0x080013ef
 80012fc:	0800143d 	.word	0x0800143d
 8001300:	0800148b 	.word	0x0800148b
	  {
	  case 1:
		  LED_RGB(mode);
 8001304:	4b70      	ldr	r3, [pc, #448]	; (80014c8 <mode_test+0x1f8>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fe3f 	bl	8000f8c <LED_RGB>
		  if(calibrate_count == 0){
 800130e:	4b6f      	ldr	r3, [pc, #444]	; (80014cc <mode_test+0x1fc>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b00      	cmp	r3, #0
 8001314:	f040 80ce 	bne.w	80014b4 <mode_test+0x1e4>
			  calibrate_sensors();
 8001318:	f001 f8aa 	bl	8002470 <calibrate_sensors>
			  calibrate_count = 1;
 800131c:	4b6b      	ldr	r3, [pc, #428]	; (80014cc <mode_test+0x1fc>)
 800131e:	2201      	movs	r2, #1
 8001320:	601a      	str	r2, [r3, #0]
//		  base_speed1=0;




		  break;
 8001322:	e0c7      	b.n	80014b4 <mode_test+0x1e4>

	  case 2:
		  LED_RGB(mode);
 8001324:	4b68      	ldr	r3, [pc, #416]	; (80014c8 <mode_test+0x1f8>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fe2f 	bl	8000f8c <LED_RGB>

		  LED_RGB_2(3);
 800132e:	2003      	movs	r0, #3
 8001330:	f7ff fed6 	bl	80010e0 <LED_RGB_2>
		  LED_RGB(3);
 8001334:	2003      	movs	r0, #3
 8001336:	f7ff fe29 	bl	8000f8c <LED_RGB>
		  target_speed =0.0;
 800133a:	4b65      	ldr	r3, [pc, #404]	; (80014d0 <mode_test+0x200>)
 800133c:	f04f 0200 	mov.w	r2, #0
 8001340:	601a      	str	r2, [r3, #0]

	//	while(1);
		  HAL_TIM_Base_Start_IT(&htim6);
 8001342:	4864      	ldr	r0, [pc, #400]	; (80014d4 <mode_test+0x204>)
 8001344:	f004 ff6c 	bl	8006220 <HAL_TIM_Base_Start_IT>
		  test_DD();
 8001348:	f000 f8d6 	bl	80014f8 <test_DD>
//		HAL_TIM_Base_Stop_IT(&htim6);
		ControlMotor(0, 0);
 800134c:	ed9f 1b5c 	vldr	d1, [pc, #368]	; 80014c0 <mode_test+0x1f0>
 8001350:	ed9f 0b5b 	vldr	d0, [pc, #364]	; 80014c0 <mode_test+0x1f0>
 8001354:	f000 f988 	bl	8001668 <ControlMotor>
		  LED_RGB(0);
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff fe17 	bl	8000f8c <LED_RGB>
//		  base_speed1=0;
		  break;
 800135e:	e0aa      	b.n	80014b6 <mode_test+0x1e6>


	  case 3:
		  LED_RGB(mode);
 8001360:	4b59      	ldr	r3, [pc, #356]	; (80014c8 <mode_test+0x1f8>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fe11 	bl	8000f8c <LED_RGB>
//		  HAL_TIM_Base_Start_IT(&htim6);
		  LED_RGB(0);
 800136a:	2000      	movs	r0, #0
 800136c:	f7ff fe0e 	bl	8000f8c <LED_RGB>


		  target_speed =0.0;
 8001370:	4b57      	ldr	r3, [pc, #348]	; (80014d0 <mode_test+0x200>)
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	601a      	str	r2, [r3, #0]
//		  1.8 kansou
		  HAL_TIM_Base_Start_IT(&htim6);
 8001378:	4856      	ldr	r0, [pc, #344]	; (80014d4 <mode_test+0x204>)
 800137a:	f004 ff51 	bl	8006220 <HAL_TIM_Base_Start_IT>
		  runMode = MODE_RECORD;
 800137e:	4b56      	ldr	r3, [pc, #344]	; (80014d8 <mode_test+0x208>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(500);
 8001384:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001388:	f002 fe5a 	bl	8004040 <HAL_Delay>

		  target_speed =1.0;
 800138c:	4b50      	ldr	r3, [pc, #320]	; (80014d0 <mode_test+0x200>)
 800138e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001392:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim7);//test
 8001394:	4851      	ldr	r0, [pc, #324]	; (80014dc <mode_test+0x20c>)
 8001396:	f004 ff43 	bl	8006220 <HAL_TIM_Base_Start_IT>


		  test_DD();
 800139a:	f000 f8ad 	bl	80014f8 <test_DD>
//		  base_speed1=-125;


		  break;
 800139e:	e08a      	b.n	80014b6 <mode_test+0x1e6>

	  case 4:
		  LED_RGB(mode);
 80013a0:	4b49      	ldr	r3, [pc, #292]	; (80014c8 <mode_test+0x1f8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fdf1 	bl	8000f8c <LED_RGB>
//		  HAL_TIM_Base_Start_IT(&htim6);
		  LED_RGB(0);
 80013aa:	2000      	movs	r0, #0
 80013ac:	f7ff fdee 	bl	8000f8c <LED_RGB>

		  target_speed =0.0;
 80013b0:	4b47      	ldr	r3, [pc, #284]	; (80014d0 <mode_test+0x200>)
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim6);
 80013b8:	4846      	ldr	r0, [pc, #280]	; (80014d4 <mode_test+0x204>)
 80013ba:	f004 ff31 	bl	8006220 <HAL_TIM_Base_Start_IT>
		  runMode = MODE_PLAY;
 80013be:	4b46      	ldr	r3, [pc, #280]	; (80014d8 <mode_test+0x208>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	701a      	strb	r2, [r3, #0]
		  //4.24
		  curSeg = 0;
 80013c4:	4b46      	ldr	r3, [pc, #280]	; (80014e0 <mode_test+0x210>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
		  target_speed = segTbl[0].speed;
 80013ca:	4b46      	ldr	r3, [pc, #280]	; (80014e4 <mode_test+0x214>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	4a40      	ldr	r2, [pc, #256]	; (80014d0 <mode_test+0x200>)
 80013d0:	6013      	str	r3, [r2, #0]


		  HAL_Delay(500);
 80013d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013d6:	f002 fe33 	bl	8004040 <HAL_Delay>
		  target_speed =1.0;
 80013da:	4b3d      	ldr	r3, [pc, #244]	; (80014d0 <mode_test+0x200>)
 80013dc:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013e0:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim7);//test
 80013e2:	483e      	ldr	r0, [pc, #248]	; (80014dc <mode_test+0x20c>)
 80013e4:	f004 ff1c 	bl	8006220 <HAL_TIM_Base_Start_IT>


		  test_DD();
 80013e8:	f000 f886 	bl	80014f8 <test_DD>

//		  base_speed1=-127;
		  break;
 80013ec:	e063      	b.n	80014b6 <mode_test+0x1e6>


	  case 5:
		  LED_RGB(mode);
 80013ee:	4b36      	ldr	r3, [pc, #216]	; (80014c8 <mode_test+0x1f8>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4618      	mov	r0, r3
 80013f4:	f7ff fdca 	bl	8000f8c <LED_RGB>
//		  HAL_TIM_Base_Start_IT(&htim6);
		  LED_RGB(0);
 80013f8:	2000      	movs	r0, #0
 80013fa:	f7ff fdc7 	bl	8000f8c <LED_RGB>

		  target_speed =0.0;
 80013fe:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <mode_test+0x200>)
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim6);
 8001406:	4833      	ldr	r0, [pc, #204]	; (80014d4 <mode_test+0x204>)
 8001408:	f004 ff0a 	bl	8006220 <HAL_TIM_Base_Start_IT>
		  runMode = MODE_PLAY;
 800140c:	4b32      	ldr	r3, [pc, #200]	; (80014d8 <mode_test+0x208>)
 800140e:	2201      	movs	r2, #1
 8001410:	701a      	strb	r2, [r3, #0]
		  //4.24
		  curSeg = 0;
 8001412:	4b33      	ldr	r3, [pc, #204]	; (80014e0 <mode_test+0x210>)
 8001414:	2200      	movs	r2, #0
 8001416:	701a      	strb	r2, [r3, #0]
		  target_speed = segTbl[0].speed;
 8001418:	4b32      	ldr	r3, [pc, #200]	; (80014e4 <mode_test+0x214>)
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4a2c      	ldr	r2, [pc, #176]	; (80014d0 <mode_test+0x200>)
 800141e:	6013      	str	r3, [r2, #0]

		  HAL_Delay(500);
 8001420:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001424:	f002 fe0c 	bl	8004040 <HAL_Delay>
		  target_speed =1.0;
 8001428:	4b29      	ldr	r3, [pc, #164]	; (80014d0 <mode_test+0x200>)
 800142a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800142e:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim7);//test
 8001430:	482a      	ldr	r0, [pc, #168]	; (80014dc <mode_test+0x20c>)
 8001432:	f004 fef5 	bl	8006220 <HAL_TIM_Base_Start_IT>


		  test_DD();
 8001436:	f000 f85f 	bl	80014f8 <test_DD>

//		  base_speed1=-129;

		  break;
 800143a:	e03c      	b.n	80014b6 <mode_test+0x1e6>

	  case 6:
		  LED_RGB(mode);
 800143c:	4b22      	ldr	r3, [pc, #136]	; (80014c8 <mode_test+0x1f8>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4618      	mov	r0, r3
 8001442:	f7ff fda3 	bl	8000f8c <LED_RGB>
//		  HAL_TIM_Base_Start_IT(&htim6);
		  LED_RGB(0);
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff fda0 	bl	8000f8c <LED_RGB>

		  target_speed =0.0;
 800144c:	4b20      	ldr	r3, [pc, #128]	; (80014d0 <mode_test+0x200>)
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim6);
 8001454:	481f      	ldr	r0, [pc, #124]	; (80014d4 <mode_test+0x204>)
 8001456:	f004 fee3 	bl	8006220 <HAL_TIM_Base_Start_IT>
		  runMode = MODE_PLAY;
 800145a:	4b1f      	ldr	r3, [pc, #124]	; (80014d8 <mode_test+0x208>)
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
		  //4.24
		  curSeg = 0;
 8001460:	4b1f      	ldr	r3, [pc, #124]	; (80014e0 <mode_test+0x210>)
 8001462:	2200      	movs	r2, #0
 8001464:	701a      	strb	r2, [r3, #0]
		  target_speed = segTbl[0].speed;
 8001466:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <mode_test+0x214>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	4a19      	ldr	r2, [pc, #100]	; (80014d0 <mode_test+0x200>)
 800146c:	6013      	str	r3, [r2, #0]

		  HAL_Delay(500);
 800146e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001472:	f002 fde5 	bl	8004040 <HAL_Delay>
		  target_speed =1.0;
 8001476:	4b16      	ldr	r3, [pc, #88]	; (80014d0 <mode_test+0x200>)
 8001478:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800147c:	601a      	str	r2, [r3, #0]
		  HAL_TIM_Base_Start_IT(&htim7);//test
 800147e:	4817      	ldr	r0, [pc, #92]	; (80014dc <mode_test+0x20c>)
 8001480:	f004 fece 	bl	8006220 <HAL_TIM_Base_Start_IT>


		  test_DD();
 8001484:	f000 f838 	bl	80014f8 <test_DD>

//		  base_speed1=-129;

		  break;
 8001488:	e015      	b.n	80014b6 <mode_test+0x1e6>

	  case 7:
		  LED_RGB(mode);
 800148a:	4b0f      	ldr	r3, [pc, #60]	; (80014c8 <mode_test+0x1f8>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fd7c 	bl	8000f8c <LED_RGB>
//		  HAL_TIM_Base_Start_IT(&htim6);
		  LED_RGB(0);
 8001494:	2000      	movs	r0, #0
 8001496:	f7ff fd79 	bl	8000f8c <LED_RGB>

		  target_speed =0.0;
 800149a:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <mode_test+0x200>)
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]

		  PrintVelocityData();
 80014a2:	f001 fd1f 	bl	8002ee4 <PrintVelocityData>

//		  HAL_TIM_Base_Start_IT(&htim6);
		  test_DD();
 80014a6:	f000 f827 	bl	80014f8 <test_DD>

//		  base_speed1=-129;

		  break;
 80014aa:	e004      	b.n	80014b6 <mode_test+0x1e6>

	  default:
		  LED_RGB(7);
 80014ac:	2007      	movs	r0, #7
 80014ae:	f7ff fd6d 	bl	8000f8c <LED_RGB>
//		  base_speed1=0;
//		  target_speed =0.0;



		  break;
 80014b2:	e000      	b.n	80014b6 <mode_test+0x1e6>
		  break;
 80014b4:	bf00      	nop

	  }
}
 80014b6:	bf00      	nop
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	f3af 8000 	nop.w
	...
 80014c8:	20000238 	.word	0x20000238
 80014cc:	2000023c 	.word	0x2000023c
 80014d0:	20000684 	.word	0x20000684
 80014d4:	200004bc 	.word	0x200004bc
 80014d8:	2000b664 	.word	0x2000b664
 80014dc:	20000504 	.word	0x20000504
 80014e0:	200158f4 	.word	0x200158f4
 80014e4:	2000b668 	.word	0x2000b668

080014e8 <change_mode>:

void change_mode(){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	ButtonPress();
 80014ec:	f7ff feb0 	bl	8001250 <ButtonPress>
	mode_test();
 80014f0:	f7ff feee 	bl	80012d0 <mode_test>
//		calculateEncoderSpeed();

}
 80014f4:	bf00      	nop
 80014f6:	bd80      	pop	{r7, pc}

080014f8 <test_DD>:

void test_DD(){
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
	test_flag =0;
 80014fc:	4b4e      	ldr	r3, [pc, #312]	; (8001638 <test_DD+0x140>)
 80014fe:	2200      	movs	r2, #0
 8001500:	801a      	strh	r2, [r3, #0]
	TIM4 -> CNT=32767;
 8001502:	4b4e      	ldr	r3, [pc, #312]	; (800163c <test_DD+0x144>)
 8001504:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001508:	625a      	str	r2, [r3, #36]	; 0x24
	TIM3 -> CNT=32767;
 800150a:	4b4d      	ldr	r3, [pc, #308]	; (8001640 <test_DD+0x148>)
 800150c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001510:	625a      	str	r2, [r3, #36]	; 0x24
	LED_RGB_2(3);
 8001512:	2003      	movs	r0, #3
 8001514:	f7ff fde4 	bl	80010e0 <LED_RGB_2>
	while (1) {
//		readSens2();
//		test_flag = 1;


		if (Line3_sens[0] == 0) {
 8001518:	4b4a      	ldr	r3, [pc, #296]	; (8001644 <test_DD+0x14c>)
 800151a:	edd3 7a00 	vldr	s15, [r3]
 800151e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001526:	d110      	bne.n	800154a <test_DD+0x52>
			while (1) {

				if (Line3_sens[0] == 1) {
 8001528:	4b46      	ldr	r3, [pc, #280]	; (8001644 <test_DD+0x14c>)
 800152a:	edd3 7a00 	vldr	s15, [r3]
 800152e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001532:	eef4 7a47 	vcmp.f32	s15, s14
 8001536:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153a:	d1f5      	bne.n	8001528 <test_DD+0x30>
					marker_flag++;
 800153c:	4b42      	ldr	r3, [pc, #264]	; (8001648 <test_DD+0x150>)
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	b2db      	uxtb	r3, r3
 8001542:	3301      	adds	r3, #1
 8001544:	b2da      	uxtb	r2, r3
 8001546:	4b40      	ldr	r3, [pc, #256]	; (8001648 <test_DD+0x150>)
 8001548:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		//change_mode();

		if (Line3_sens[1] == 0 && cross_flag ==0) {
 800154a:	4b3e      	ldr	r3, [pc, #248]	; (8001644 <test_DD+0x14c>)
 800154c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001550:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001558:	d113      	bne.n	8001582 <test_DD+0x8a>
 800155a:	4b3c      	ldr	r3, [pc, #240]	; (800164c <test_DD+0x154>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d10f      	bne.n	8001582 <test_DD+0x8a>
			while (1) {

				if (Line3_sens[1] == 1) {
 8001562:	4b38      	ldr	r3, [pc, #224]	; (8001644 <test_DD+0x14c>)
 8001564:	edd3 7a01 	vldr	s15, [r3, #4]
 8001568:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800156c:	eef4 7a47 	vcmp.f32	s15, s14
 8001570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001574:	d1f5      	bne.n	8001562 <test_DD+0x6a>
					test_flag++;
 8001576:	4b30      	ldr	r3, [pc, #192]	; (8001638 <test_DD+0x140>)
 8001578:	881b      	ldrh	r3, [r3, #0]
 800157a:	3301      	adds	r3, #1
 800157c:	b29a      	uxth	r2, r3
 800157e:	4b2e      	ldr	r3, [pc, #184]	; (8001638 <test_DD+0x140>)
 8001580:	801a      	strh	r2, [r3, #0]
					break;
				}
			}
		}

		if (test_flag >= 2*1) {//2
 8001582:	4b2d      	ldr	r3, [pc, #180]	; (8001638 <test_DD+0x140>)
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	2b01      	cmp	r3, #1
 8001588:	d9c6      	bls.n	8001518 <test_DD+0x20>
				LED_RGB_2(7);
 800158a:	2007      	movs	r0, #7
 800158c:	f7ff fda8 	bl	80010e0 <LED_RGB_2>
				HAL_TIM_Base_Stop_IT(&htim6);
 8001590:	482f      	ldr	r0, [pc, #188]	; (8001650 <test_DD+0x158>)
 8001592:	f004 feb5 	bl	8006300 <HAL_TIM_Base_Stop_IT>
//				HAL_TIM_Base_Stop_IT(&htim7);//test

				ControlMotor(0, 0);
 8001596:	ed9f 1b26 	vldr	d1, [pc, #152]	; 8001630 <test_DD+0x138>
 800159a:	ed9f 0b25 	vldr	d0, [pc, #148]	; 8001630 <test_DD+0x138>
 800159e:	f000 f863 	bl	8001668 <ControlMotor>
			break;
 80015a2:	bf00      	nop

		}

	}

	if(runMode == MODE_RECORD){
 80015a4:	4b2b      	ldr	r3, [pc, #172]	; (8001654 <test_DD+0x15c>)
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <test_DD+0xba>
	    BuildSegmentTable();
 80015ae:	f001 fb73 	bl	8002c98 <BuildSegmentTable>
//	    Flash_WriteSegmentTable();
	}

	calculateEncoderSpeed();
 80015b2:	f001 f8c9 	bl	8002748 <calculateEncoderSpeed>
	HAL_TIM_Base_Start_IT(&htim6);
 80015b6:	4826      	ldr	r0, [pc, #152]	; (8001650 <test_DD+0x158>)
 80015b8:	f004 fe32 	bl	8006220 <HAL_TIM_Base_Start_IT>


	 accumulation = 0;
 80015bc:	4b26      	ldr	r3, [pc, #152]	; (8001658 <test_DD+0x160>)
 80015be:	f04f 0200 	mov.w	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
	 target_speed = 0.5;
 80015c4:	4b25      	ldr	r3, [pc, #148]	; (800165c <test_DD+0x164>)
 80015c6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80015ca:	601a      	str	r2, [r3, #0]
     calculateEncoderSpeed();
 80015cc:	f001 f8bc 	bl	8002748 <calculateEncoderSpeed>
 	LED_RGB_2(5);
 80015d0:	2005      	movs	r0, #5
 80015d2:	f7ff fd85 	bl	80010e0 <LED_RGB_2>



	    while (accumulation < 25) {
 80015d6:	e00d      	b.n	80015f4 <test_DD+0xfc>
	        accumulation += distance_1ms;
 80015d8:	4b1f      	ldr	r3, [pc, #124]	; (8001658 <test_DD+0x160>)
 80015da:	ed93 7a00 	vldr	s14, [r3]
 80015de:	4b20      	ldr	r3, [pc, #128]	; (8001660 <test_DD+0x168>)
 80015e0:	edd3 7a00 	vldr	s15, [r3]
 80015e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e8:	4b1b      	ldr	r3, [pc, #108]	; (8001658 <test_DD+0x160>)
 80015ea:	edc3 7a00 	vstr	s15, [r3]
//	        ControlMotor(110, 110);
	        HAL_Delay(10);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f002 fd26 	bl	8004040 <HAL_Delay>
	    while (accumulation < 25) {
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <test_DD+0x160>)
 80015f6:	edd3 7a00 	vldr	s15, [r3]
 80015fa:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80015fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001606:	d4e7      	bmi.n	80015d8 <test_DD+0xe0>
	    }


	LED_RGB_2(2);
 8001608:	2002      	movs	r0, #2
 800160a:	f7ff fd69 	bl	80010e0 <LED_RGB_2>
	HAL_TIM_Base_Stop_IT(&htim6);
 800160e:	4810      	ldr	r0, [pc, #64]	; (8001650 <test_DD+0x158>)
 8001610:	f004 fe76 	bl	8006300 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(&htim7);//test
 8001614:	4813      	ldr	r0, [pc, #76]	; (8001664 <test_DD+0x16c>)
 8001616:	f004 fe73 	bl	8006300 <HAL_TIM_Base_Stop_IT>

	ControlMotor(0, 0);
 800161a:	ed9f 1b05 	vldr	d1, [pc, #20]	; 8001630 <test_DD+0x138>
 800161e:	ed9f 0b04 	vldr	d0, [pc, #16]	; 8001630 <test_DD+0x138>
 8001622:	f000 f821 	bl	8001668 <ControlMotor>
	return ;
 8001626:	bf00      	nop
}
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	f3af 8000 	nop.w
	...
 8001638:	20000240 	.word	0x20000240
 800163c:	40000800 	.word	0x40000800
 8001640:	40000400 	.word	0x40000400
 8001644:	200005f0 	.word	0x200005f0
 8001648:	2000bca8 	.word	0x2000bca8
 800164c:	20000688 	.word	0x20000688
 8001650:	200004bc 	.word	0x200004bc
 8001654:	2000b664 	.word	0x2000b664
 8001658:	200005d8 	.word	0x200005d8
 800165c:	20000684 	.word	0x20000684
 8001660:	200005dc 	.word	0x200005dc
 8001664:	20000504 	.word	0x20000504

08001668 <ControlMotor>:
//#define REDUCTION_RATIO 0.4 // 
//#define DISTANCE_PER_CNT (M_PI * TIRE * REDUCTION_RATIO / ENCODER_CPR) //[mm per cnt]
//float distance_1ms,distance_1ms_L,distance_1ms_R;


void ControlMotor(double duty_L, double duty_R){
 8001668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800166a:	b087      	sub	sp, #28
 800166c:	af00      	add	r7, sp, #0
 800166e:	ed87 0b04 	vstr	d0, [r7, #16]
 8001672:	ed87 1b02 	vstr	d1, [r7, #8]

    if (duty_L >= 0) {
 8001676:	f04f 0200 	mov.w	r2, #0
 800167a:	f04f 0300 	mov.w	r3, #0
 800167e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001682:	f7ff fa3f 	bl	8000b04 <__aeabi_dcmpge>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00e      	beq.n	80016aa <ControlMotor+0x42>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // PH-HIGH(+)
 800168c:	2201      	movs	r2, #1
 800168e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001692:	4828      	ldr	r0, [pc, #160]	; (8001734 <ControlMotor+0xcc>)
 8001694:	f003 ff36 	bl	8005504 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim8,TIM_CHANNEL_4, duty_L);
 8001698:	4b27      	ldr	r3, [pc, #156]	; (8001738 <ControlMotor+0xd0>)
 800169a:	681e      	ldr	r6, [r3, #0]
 800169c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80016a0:	f7ff fa82 	bl	8000ba8 <__aeabi_d2uiz>
 80016a4:	4603      	mov	r3, r0
 80016a6:	6433      	str	r3, [r6, #64]	; 0x40
 80016a8:	e013      	b.n	80016d2 <ControlMotor+0x6a>
    } else {
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
 80016aa:	2200      	movs	r2, #0
 80016ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b0:	4820      	ldr	r0, [pc, #128]	; (8001734 <ControlMotor+0xcc>)
 80016b2:	f003 ff27 	bl	8005504 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim8,TIM_CHANNEL_4, -duty_L);
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	603b      	str	r3, [r7, #0]
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80016c0:	607b      	str	r3, [r7, #4]
 80016c2:	4b1d      	ldr	r3, [pc, #116]	; (8001738 <ControlMotor+0xd0>)
 80016c4:	681e      	ldr	r6, [r3, #0]
 80016c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80016ca:	f7ff fa6d 	bl	8000ba8 <__aeabi_d2uiz>
 80016ce:	4603      	mov	r3, r0
 80016d0:	6433      	str	r3, [r6, #64]	; 0x40
    }
    if (duty_R >= 0) {
 80016d2:	f04f 0200 	mov.w	r2, #0
 80016d6:	f04f 0300 	mov.w	r3, #0
 80016da:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016de:	f7ff fa11 	bl	8000b04 <__aeabi_dcmpge>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00e      	beq.n	8001706 <ControlMotor+0x9e>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); // PH-HIGH(+)
 80016e8:	2201      	movs	r2, #1
 80016ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016ee:	4813      	ldr	r0, [pc, #76]	; (800173c <ControlMotor+0xd4>)
 80016f0:	f003 ff08 	bl	8005504 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, duty_R);
 80016f4:	4b12      	ldr	r3, [pc, #72]	; (8001740 <ControlMotor+0xd8>)
 80016f6:	681c      	ldr	r4, [r3, #0]
 80016f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80016fc:	f7ff fa54 	bl	8000ba8 <__aeabi_d2uiz>
 8001700:	4603      	mov	r3, r0
 8001702:	63a3      	str	r3, [r4, #56]	; 0x38
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, -duty_R);
        }
}
 8001704:	e011      	b.n	800172a <ControlMotor+0xc2>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); // PH-LOW(-)
 8001706:	2200      	movs	r2, #0
 8001708:	f44f 7180 	mov.w	r1, #256	; 0x100
 800170c:	480b      	ldr	r0, [pc, #44]	; (800173c <ControlMotor+0xd4>)
 800170e:	f003 fef9 	bl	8005504 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE( &htim1,TIM_CHANNEL_2, -duty_R);
 8001712:	68bc      	ldr	r4, [r7, #8]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800171a:	4b09      	ldr	r3, [pc, #36]	; (8001740 <ControlMotor+0xd8>)
 800171c:	681e      	ldr	r6, [r3, #0]
 800171e:	4620      	mov	r0, r4
 8001720:	4629      	mov	r1, r5
 8001722:	f7ff fa41 	bl	8000ba8 <__aeabi_d2uiz>
 8001726:	4603      	mov	r3, r0
 8001728:	63b3      	str	r3, [r6, #56]	; 0x38
}
 800172a:	bf00      	nop
 800172c:	371c      	adds	r7, #28
 800172e:	46bd      	mov	sp, r7
 8001730:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001732:	bf00      	nop
 8001734:	40020800 	.word	0x40020800
 8001738:	2000054c 	.word	0x2000054c
 800173c:	40020000 	.word	0x40020000
 8001740:	2000039c 	.word	0x2000039c

08001744 <HAL_TIM_PeriodElapsedCallback>:
////	EncoderSpeed();
//
//}


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM6){
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a27      	ldr	r2, [pc, #156]	; (80017f0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d103      	bne.n	800175e <HAL_TIM_PeriodElapsedCallback+0x1a>
		SpeedControl_NoENC();
 8001756:	f001 f98f 	bl	8002a78 <SpeedControl_NoENC>
		readSens2();
 800175a:	f000 fe65 	bl	8002428 <readSens2>


	}
	 if(htim->Instance == TIM7){
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a24      	ldr	r2, [pc, #144]	; (80017f4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d13f      	bne.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>

	        if(runMode == MODE_RECORD) {
 8001768:	4b23      	ldr	r3, [pc, #140]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	b2db      	uxtb	r3, r3
 800176e:	2b00      	cmp	r3, #0
 8001770:	d118      	bne.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0x60>
	            VelocityPlan();
 8001772:	f001 fb31 	bl	8002dd8 <VelocityPlan>

	            if(marker_flag){
 8001776:	4b21      	ldr	r3, [pc, #132]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	b2db      	uxtb	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d033      	beq.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>
	                marker_idx[marker_cnt++] = record_index - 1;
 8001780:	4b1f      	ldr	r3, [pc, #124]	; (8001800 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001782:	881a      	ldrh	r2, [r3, #0]
 8001784:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	1c59      	adds	r1, r3, #1
 800178a:	b2c8      	uxtb	r0, r1
 800178c:	491d      	ldr	r1, [pc, #116]	; (8001804 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 800178e:	7008      	strb	r0, [r1, #0]
 8001790:	4619      	mov	r1, r3
 8001792:	1e53      	subs	r3, r2, #1
 8001794:	b29a      	uxth	r2, r3
 8001796:	4b1c      	ldr	r3, [pc, #112]	; (8001808 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001798:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
	                marker_flag = 0;
 800179c:	4b17      	ldr	r3, [pc, #92]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
	        	    }
	            }
	        }
	    }

}
 80017a2:	e021      	b.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>
	        else if(runMode == MODE_PLAY) {
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d11c      	bne.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>
	        	if (marker_flag > 0) {
 80017ae:	4b13      	ldr	r3, [pc, #76]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d017      	beq.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>
	        	    marker_flag = 0;
 80017b8:	4b10      	ldr	r3, [pc, #64]	; (80017fc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	701a      	strb	r2, [r3, #0]
	        	    if (++curSeg < segCnt) {
 80017be:	4b13      	ldr	r3, [pc, #76]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	3301      	adds	r3, #1
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017c8:	701a      	strb	r2, [r3, #0]
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017cc:	781a      	ldrb	r2, [r3, #0]
 80017ce:	4b10      	ldr	r3, [pc, #64]	; (8001810 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d208      	bcs.n	80017e8 <HAL_TIM_PeriodElapsedCallback+0xa4>
	        	        target_speed = segTbl[curSeg].speed;
 80017d6:	4b0d      	ldr	r3, [pc, #52]	; (800180c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	4a0e      	ldr	r2, [pc, #56]	; (8001814 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 80017dc:	00db      	lsls	r3, r3, #3
 80017de:	4413      	add	r3, r2
 80017e0:	3304      	adds	r3, #4
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a0c      	ldr	r2, [pc, #48]	; (8001818 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 80017e6:	6013      	str	r3, [r2, #0]
}
 80017e8:	bf00      	nop
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40001000 	.word	0x40001000
 80017f4:	40001400 	.word	0x40001400
 80017f8:	2000b664 	.word	0x2000b664
 80017fc:	2000bca8 	.word	0x2000bca8
 8001800:	2000bca6 	.word	0x2000bca6
 8001804:	2000bca4 	.word	0x2000bca4
 8001808:	2000bb64 	.word	0x2000bb64
 800180c:	200158f4 	.word	0x200158f4
 8001810:	2000bb60 	.word	0x2000bb60
 8001814:	2000b668 	.word	0x2000b668
 8001818:	20000684 	.word	0x20000684

0800181c <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *AdcHandle) {//AD
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001834:	f002 fb92 	bl	8003f5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001838:	f000 f89e 	bl	8001978 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800183c:	f000 fd20 	bl	8002280 <MX_GPIO_Init>
  MX_DMA_Init();
 8001840:	f000 fcfe 	bl	8002240 <MX_DMA_Init>
  MX_ADC1_Init();
 8001844:	f000 f902 	bl	8001a4c <MX_ADC1_Init>
  MX_TIM1_Init();
 8001848:	f000 fa5e 	bl	8001d08 <MX_TIM1_Init>
  MX_TIM2_Init();
 800184c:	f000 fae0 	bl	8001e10 <MX_TIM2_Init>
  MX_TIM4_Init();
 8001850:	f000 fb8a 	bl	8001f68 <MX_TIM4_Init>
  MX_TIM8_Init();
 8001854:	f000 fc48 	bl	80020e8 <MX_TIM8_Init>
  MX_TIM3_Init();
 8001858:	f000 fb32 	bl	8001ec0 <MX_TIM3_Init>
  MX_I2C1_Init();
 800185c:	f000 f9f0 	bl	8001c40 <MX_I2C1_Init>
  MX_SPI3_Init();
 8001860:	f000 fa1c 	bl	8001c9c <MX_SPI3_Init>
  MX_USART6_UART_Init();
 8001864:	f000 fcc2 	bl	80021ec <MX_USART6_UART_Init>
  MX_TIM6_Init();
 8001868:	f000 fbd2 	bl	8002010 <MX_TIM6_Init>
  MX_TIM7_Init();
 800186c:	f000 fc06 	bl	800207c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*) Line_sens, 13) != HAL_OK) {
 8001870:	220d      	movs	r2, #13
 8001872:	4937      	ldr	r1, [pc, #220]	; (8001950 <main+0x120>)
 8001874:	4837      	ldr	r0, [pc, #220]	; (8001954 <main+0x124>)
 8001876:	f002 fc4b 	bl	8004110 <HAL_ADC_Start_DMA>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d001      	beq.n	8001884 <main+0x54>
		Error_Handler();
 8001880:	f000 fdca 	bl	8002418 <Error_Handler>
	}
	HAL_TIM_Encoder_Start_IT(&htim3, TIM_CHANNEL_ALL);	//ENC1
 8001884:	213c      	movs	r1, #60	; 0x3c
 8001886:	4834      	ldr	r0, [pc, #208]	; (8001958 <main+0x128>)
 8001888:	f004 ff74 	bl	8006774 <HAL_TIM_Encoder_Start_IT>
	HAL_TIM_Encoder_Start_IT(&htim4, TIM_CHANNEL_ALL);	//ENC2
 800188c:	213c      	movs	r1, #60	; 0x3c
 800188e:	4833      	ldr	r0, [pc, #204]	; (800195c <main+0x12c>)
 8001890:	f004 ff70 	bl	8006774 <HAL_TIM_Encoder_Start_IT>

	//TIM4->CNT = OFFSET;
	//TIM3->CNT = OFFSET;

	HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_2);	//DRVR
 8001894:	2104      	movs	r1, #4
 8001896:	4832      	ldr	r0, [pc, #200]	; (8001960 <main+0x130>)
 8001898:	f004 fdb0 	bl	80063fc <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_4);	//DRVL
 800189c:	210c      	movs	r1, #12
 800189e:	4831      	ldr	r0, [pc, #196]	; (8001964 <main+0x134>)
 80018a0:	f004 fdac 	bl	80063fc <HAL_TIM_PWM_Start_IT>

	HAL_TIM_PWM_Start_IT(&htim2, TIM_CHANNEL_3);	//fan
 80018a4:	2108      	movs	r1, #8
 80018a6:	4830      	ldr	r0, [pc, #192]	; (8001968 <main+0x138>)
 80018a8:	f004 fda8 	bl	80063fc <HAL_TIM_PWM_Start_IT>

	//PW-re
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80018ac:	4b2c      	ldr	r3, [pc, #176]	; (8001960 <main+0x130>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2200      	movs	r2, #0
 80018b2:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 80018b4:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <main+0x134>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	2200      	movs	r2, #0
 80018ba:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80018bc:	4b2a      	ldr	r3, [pc, #168]	; (8001968 <main+0x138>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	2200      	movs	r2, #0
 80018c2:	63da      	str	r2, [r3, #60]	; 0x3c

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);	//LED1
 80018c4:	2200      	movs	r2, #0
 80018c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80018ca:	4828      	ldr	r0, [pc, #160]	; (800196c <main+0x13c>)
 80018cc:	f003 fe1a 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_SET);	//LED2
 80018d0:	2201      	movs	r2, #1
 80018d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80018d6:	4825      	ldr	r0, [pc, #148]	; (800196c <main+0x13c>)
 80018d8:	f003 fe14 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);	//LED3
 80018dc:	2201      	movs	r2, #1
 80018de:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018e2:	4822      	ldr	r0, [pc, #136]	; (800196c <main+0x13c>)
 80018e4:	f003 fe0e 	bl	8005504 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);	//R_1-2
 80018e8:	2200      	movs	r2, #0
 80018ea:	2120      	movs	r1, #32
 80018ec:	4820      	ldr	r0, [pc, #128]	; (8001970 <main+0x140>)
 80018ee:	f003 fe09 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);	//G_1-3
 80018f2:	2201      	movs	r2, #1
 80018f4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f8:	481c      	ldr	r0, [pc, #112]	; (800196c <main+0x13c>)
 80018fa:	f003 fe03 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);	//B_1-4
 80018fe:	2201      	movs	r2, #1
 8001900:	2110      	movs	r1, #16
 8001902:	481b      	ldr	r0, [pc, #108]	; (8001970 <main+0x140>)
 8001904:	f003 fdfe 	bl	8005504 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);	//R_2-2
 8001908:	2200      	movs	r2, #0
 800190a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800190e:	4818      	ldr	r0, [pc, #96]	; (8001970 <main+0x140>)
 8001910:	f003 fdf8 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);	//G_2-3
 8001914:	2201      	movs	r2, #1
 8001916:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800191a:	4815      	ldr	r0, [pc, #84]	; (8001970 <main+0x140>)
 800191c:	f003 fdf2 	bl	8005504 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);	//B_2-4
 8001920:	2201      	movs	r2, #1
 8001922:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001926:	4812      	ldr	r0, [pc, #72]	; (8001970 <main+0x140>)
 8001928:	f003 fdec 	bl	8005504 <HAL_GPIO_WritePin>

	ControlMotor(0, 0);
 800192c:	ed9f 1b06 	vldr	d1, [pc, #24]	; 8001948 <main+0x118>
 8001930:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8001948 <main+0x118>
 8001934:	f7ff fe98 	bl	8001668 <ControlMotor>
	test_flag = 0;
 8001938:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <main+0x144>)
 800193a:	2200      	movs	r2, #0
 800193c:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		change_mode();
 800193e:	f7ff fdd3 	bl	80014e8 <change_mode>
 8001942:	e7fc      	b.n	800193e <main+0x10e>
 8001944:	f3af 8000 	nop.w
	...
 8001950:	200005f8 	.word	0x200005f8
 8001954:	20000248 	.word	0x20000248
 8001958:	2000042c 	.word	0x2000042c
 800195c:	20000474 	.word	0x20000474
 8001960:	2000039c 	.word	0x2000039c
 8001964:	2000054c 	.word	0x2000054c
 8001968:	200003e4 	.word	0x200003e4
 800196c:	40020000 	.word	0x40020000
 8001970:	40020400 	.word	0x40020400
 8001974:	20000240 	.word	0x20000240

08001978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b094      	sub	sp, #80	; 0x50
 800197c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197e:	f107 0320 	add.w	r3, r7, #32
 8001982:	2230      	movs	r2, #48	; 0x30
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f006 f8d8 	bl	8007b3c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198c:	f107 030c 	add.w	r3, r7, #12
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <SystemClock_Config+0xcc>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	4a27      	ldr	r2, [pc, #156]	; (8001a44 <SystemClock_Config+0xcc>)
 80019a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019aa:	6413      	str	r3, [r2, #64]	; 0x40
 80019ac:	4b25      	ldr	r3, [pc, #148]	; (8001a44 <SystemClock_Config+0xcc>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b4:	60bb      	str	r3, [r7, #8]
 80019b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019b8:	2300      	movs	r3, #0
 80019ba:	607b      	str	r3, [r7, #4]
 80019bc:	4b22      	ldr	r3, [pc, #136]	; (8001a48 <SystemClock_Config+0xd0>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a21      	ldr	r2, [pc, #132]	; (8001a48 <SystemClock_Config+0xd0>)
 80019c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	4b1f      	ldr	r3, [pc, #124]	; (8001a48 <SystemClock_Config+0xd0>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019d0:	607b      	str	r3, [r7, #4]
 80019d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d4:	2302      	movs	r3, #2
 80019d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019d8:	2301      	movs	r3, #1
 80019da:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019dc:	2310      	movs	r3, #16
 80019de:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e0:	2302      	movs	r3, #2
 80019e2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e4:	2300      	movs	r3, #0
 80019e6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80019e8:	2308      	movs	r3, #8
 80019ea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019ec:	23a8      	movs	r3, #168	; 0xa8
 80019ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019f0:	2302      	movs	r3, #2
 80019f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019f4:	2304      	movs	r3, #4
 80019f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f8:	f107 0320 	add.w	r3, r7, #32
 80019fc:	4618      	mov	r0, r3
 80019fe:	f003 fedf 	bl	80057c0 <HAL_RCC_OscConfig>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a08:	f000 fd06 	bl	8002418 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0c:	230f      	movs	r3, #15
 8001a0e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a10:	2302      	movs	r3, #2
 8001a12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a18:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001a1c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a24:	f107 030c 	add.w	r3, r7, #12
 8001a28:	2105      	movs	r1, #5
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f004 f940 	bl	8005cb0 <HAL_RCC_ClockConfig>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d001      	beq.n	8001a3a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a36:	f000 fcef 	bl	8002418 <Error_Handler>
  }
}
 8001a3a:	bf00      	nop
 8001a3c:	3750      	adds	r7, #80	; 0x50
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40023800 	.word	0x40023800
 8001a48:	40007000 	.word	0x40007000

08001a4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b084      	sub	sp, #16
 8001a50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a52:	463b      	mov	r3, r7
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a5e:	4b75      	ldr	r3, [pc, #468]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a60:	4a75      	ldr	r2, [pc, #468]	; (8001c38 <MX_ADC1_Init+0x1ec>)
 8001a62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001a64:	4b73      	ldr	r3, [pc, #460]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a66:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001a6a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a6c:	4b71      	ldr	r3, [pc, #452]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a72:	4b70      	ldr	r3, [pc, #448]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a78:	4b6e      	ldr	r3, [pc, #440]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a7e:	4b6d      	ldr	r3, [pc, #436]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a86:	4b6b      	ldr	r3, [pc, #428]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a8c:	4b69      	ldr	r3, [pc, #420]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a8e:	4a6b      	ldr	r2, [pc, #428]	; (8001c3c <MX_ADC1_Init+0x1f0>)
 8001a90:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a92:	4b68      	ldr	r3, [pc, #416]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 13;
 8001a98:	4b66      	ldr	r3, [pc, #408]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001a9a:	220d      	movs	r2, #13
 8001a9c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a9e:	4b65      	ldr	r3, [pc, #404]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001aa6:	4b63      	ldr	r3, [pc, #396]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001aac:	4861      	ldr	r0, [pc, #388]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001aae:	f002 faeb 	bl	8004088 <HAL_ADC_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001ab8:	f000 fcae 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001abc:	2309      	movs	r3, #9
 8001abe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001ac4:	2307      	movs	r3, #7
 8001ac6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ac8:	463b      	mov	r3, r7
 8001aca:	4619      	mov	r1, r3
 8001acc:	4859      	ldr	r0, [pc, #356]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001ace:	f002 fc43 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ad8:	f000 fc9e 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001adc:	2308      	movs	r3, #8
 8001ade:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ae4:	463b      	mov	r3, r7
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4852      	ldr	r0, [pc, #328]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001aea:	f002 fc35 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001af4:	f000 fc90 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001af8:	230f      	movs	r3, #15
 8001afa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001afc:	2303      	movs	r3, #3
 8001afe:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b00:	463b      	mov	r3, r7
 8001b02:	4619      	mov	r1, r3
 8001b04:	484b      	ldr	r0, [pc, #300]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b06:	f002 fc27 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001b10:	f000 fc82 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001b14:	230e      	movs	r3, #14
 8001b16:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001b18:	2304      	movs	r3, #4
 8001b1a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4844      	ldr	r0, [pc, #272]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b22:	f002 fc19 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d001      	beq.n	8001b30 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001b2c:	f000 fc74 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001b30:	2305      	movs	r3, #5
 8001b32:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001b34:	2305      	movs	r3, #5
 8001b36:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b38:	463b      	mov	r3, r7
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	483d      	ldr	r0, [pc, #244]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b3e:	f002 fc0b 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001b48:	f000 fc66 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001b4c:	2304      	movs	r3, #4
 8001b4e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001b50:	2306      	movs	r3, #6
 8001b52:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b54:	463b      	mov	r3, r7
 8001b56:	4619      	mov	r1, r3
 8001b58:	4836      	ldr	r0, [pc, #216]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b5a:	f002 fbfd 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001b64:	f000 fc58 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001b68:	2303      	movs	r3, #3
 8001b6a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001b6c:	2307      	movs	r3, #7
 8001b6e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b70:	463b      	mov	r3, r7
 8001b72:	4619      	mov	r1, r3
 8001b74:	482f      	ldr	r0, [pc, #188]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b76:	f002 fbef 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001b80:	f000 fc4a 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001b84:	2302      	movs	r3, #2
 8001b86:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001b88:	2308      	movs	r3, #8
 8001b8a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b8c:	463b      	mov	r3, r7
 8001b8e:	4619      	mov	r1, r3
 8001b90:	4828      	ldr	r0, [pc, #160]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001b92:	f002 fbe1 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001b9c:	f000 fc3c 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 8001ba4:	2309      	movs	r3, #9
 8001ba6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ba8:	463b      	mov	r3, r7
 8001baa:	4619      	mov	r1, r3
 8001bac:	4821      	ldr	r0, [pc, #132]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001bae:	f002 fbd3 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <MX_ADC1_Init+0x170>
  {
    Error_Handler();
 8001bb8:	f000 fc2e 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 8001bc0:	230a      	movs	r3, #10
 8001bc2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	481a      	ldr	r0, [pc, #104]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001bca:	f002 fbc5 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_ADC1_Init+0x18c>
  {
    Error_Handler();
 8001bd4:	f000 fc20 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001bd8:	230d      	movs	r3, #13
 8001bda:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 8001bdc:	230b      	movs	r3, #11
 8001bde:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001be0:	463b      	mov	r3, r7
 8001be2:	4619      	mov	r1, r3
 8001be4:	4813      	ldr	r0, [pc, #76]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001be6:	f002 fbb7 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_ADC1_Init+0x1a8>
  {
    Error_Handler();
 8001bf0:	f000 fc12 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001bf4:	230c      	movs	r3, #12
 8001bf6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8001bf8:	230c      	movs	r3, #12
 8001bfa:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480c      	ldr	r0, [pc, #48]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001c02:	f002 fba9 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_ADC1_Init+0x1c4>
  {
    Error_Handler();
 8001c0c:	f000 fc04 	bl	8002418 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001c10:	230b      	movs	r3, #11
 8001c12:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 13;
 8001c14:	230d      	movs	r3, #13
 8001c16:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c18:	463b      	mov	r3, r7
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4805      	ldr	r0, [pc, #20]	; (8001c34 <MX_ADC1_Init+0x1e8>)
 8001c1e:	f002 fb9b 	bl	8004358 <HAL_ADC_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_ADC1_Init+0x1e0>
  {
    Error_Handler();
 8001c28:	f000 fbf6 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  /* USER CODE END ADC1_Init 2 */

}
 8001c2c:	bf00      	nop
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	20000248 	.word	0x20000248
 8001c38:	40012000 	.word	0x40012000
 8001c3c:	0f000001 	.word	0x0f000001

08001c40 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_Init 0 */
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001c44:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c46:	4a13      	ldr	r2, [pc, #76]	; (8001c94 <MX_I2C1_Init+0x54>)
 8001c48:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001c4a:	4b11      	ldr	r3, [pc, #68]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c4c:	4a12      	ldr	r2, [pc, #72]	; (8001c98 <MX_I2C1_Init+0x58>)
 8001c4e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c50:	4b0f      	ldr	r3, [pc, #60]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001c56:	4b0e      	ldr	r3, [pc, #56]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c5c:	4b0c      	ldr	r3, [pc, #48]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c5e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c62:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c64:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c70:	4b07      	ldr	r3, [pc, #28]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c76:	4b06      	ldr	r3, [pc, #24]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001c7c:	4804      	ldr	r0, [pc, #16]	; (8001c90 <MX_I2C1_Init+0x50>)
 8001c7e:	f003 fc5b 	bl	8005538 <HAL_I2C_Init>
 8001c82:	4603      	mov	r3, r0
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d001      	beq.n	8001c8c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001c88:	f000 fbc6 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
  /* USER CODE END I2C1_Init 2 */

}
 8001c8c:	bf00      	nop
 8001c8e:	bd80      	pop	{r7, pc}
 8001c90:	200002f0 	.word	0x200002f0
 8001c94:	40005400 	.word	0x40005400
 8001c98:	000186a0 	.word	0x000186a0

08001c9c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */
  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001ca0:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001ca2:	4a18      	ldr	r2, [pc, #96]	; (8001d04 <MX_SPI3_Init+0x68>)
 8001ca4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001ca6:	4b16      	ldr	r3, [pc, #88]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001ca8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001cac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001cae:	4b14      	ldr	r3, [pc, #80]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ccc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001cce:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cda:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ce0:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001ce8:	220a      	movs	r2, #10
 8001cea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001cec:	4804      	ldr	r0, [pc, #16]	; (8001d00 <MX_SPI3_Init+0x64>)
 8001cee:	f004 f9bf 	bl	8006070 <HAL_SPI_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001cf8:	f000 fb8e 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */
  /* USER CODE END SPI3_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20000344 	.word	0x20000344
 8001d04:	40003c00 	.word	0x40003c00

08001d08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b092      	sub	sp, #72	; 0x48
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d12:	2200      	movs	r2, #0
 8001d14:	601a      	str	r2, [r3, #0]
 8001d16:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]
 8001d20:	605a      	str	r2, [r3, #4]
 8001d22:	609a      	str	r2, [r3, #8]
 8001d24:	60da      	str	r2, [r3, #12]
 8001d26:	611a      	str	r2, [r3, #16]
 8001d28:	615a      	str	r2, [r3, #20]
 8001d2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001d2c:	1d3b      	adds	r3, r7, #4
 8001d2e:	2220      	movs	r2, #32
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f005 ff02 	bl	8007b3c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d38:	4b33      	ldr	r3, [pc, #204]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d3a:	4a34      	ldr	r2, [pc, #208]	; (8001e0c <MX_TIM1_Init+0x104>)
 8001d3c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001d3e:	4b32      	ldr	r3, [pc, #200]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d44:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 8001d4a:	4b2f      	ldr	r3, [pc, #188]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d4c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001d50:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d52:	4b2d      	ldr	r3, [pc, #180]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d58:	4b2b      	ldr	r3, [pc, #172]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d5e:	4b2a      	ldr	r3, [pc, #168]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001d64:	4828      	ldr	r0, [pc, #160]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d66:	f004 fafa 	bl	800635e <HAL_TIM_PWM_Init>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8001d70:	f000 fb52 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d74:	2300      	movs	r3, #0
 8001d76:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d7c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d80:	4619      	mov	r1, r3
 8001d82:	4821      	ldr	r0, [pc, #132]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001d84:	f005 fa0c 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001d8e:	f000 fb43 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d92:	2360      	movs	r3, #96	; 0x60
 8001d94:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d96:	2300      	movs	r3, #0
 8001d98:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001da6:	2300      	movs	r3, #0
 8001da8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001daa:	2300      	movs	r3, #0
 8001dac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001dae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001db2:	2204      	movs	r2, #4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4814      	ldr	r0, [pc, #80]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001db8:	f004 fe92 	bl	8006ae0 <HAL_TIM_PWM_ConfigChannel>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8001dc2:	f000 fb29 	bl	8002418 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dda:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dde:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001de0:	2300      	movs	r3, #0
 8001de2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001de4:	1d3b      	adds	r3, r7, #4
 8001de6:	4619      	mov	r1, r3
 8001de8:	4807      	ldr	r0, [pc, #28]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001dea:	f005 fa55 	bl	8007298 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8001df4:	f000 fb10 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001df8:	4803      	ldr	r0, [pc, #12]	; (8001e08 <MX_TIM1_Init+0x100>)
 8001dfa:	f001 fe99 	bl	8003b30 <HAL_TIM_MspPostInit>

}
 8001dfe:	bf00      	nop
 8001e00:	3748      	adds	r7, #72	; 0x48
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	2000039c 	.word	0x2000039c
 8001e0c:	40010000 	.word	0x40010000

08001e10 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08a      	sub	sp, #40	; 0x28
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */
  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e16:	f107 0320 	add.w	r3, r7, #32
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	601a      	str	r2, [r3, #0]
 8001e1e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	2200      	movs	r2, #0
 8001e24:	601a      	str	r2, [r3, #0]
 8001e26:	605a      	str	r2, [r3, #4]
 8001e28:	609a      	str	r2, [r3, #8]
 8001e2a:	60da      	str	r2, [r3, #12]
 8001e2c:	611a      	str	r2, [r3, #16]
 8001e2e:	615a      	str	r2, [r3, #20]
 8001e30:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */
  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e32:	4b22      	ldr	r3, [pc, #136]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e38:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e3a:	4b20      	ldr	r3, [pc, #128]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e40:	4b1e      	ldr	r3, [pc, #120]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4095;
 8001e46:	4b1d      	ldr	r3, [pc, #116]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e48:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001e4c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e4e:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e54:	4b19      	ldr	r3, [pc, #100]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e5a:	4818      	ldr	r0, [pc, #96]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e5c:	f004 fa7f 	bl	800635e <HAL_TIM_PWM_Init>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001e66:	f000 fad7 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e72:	f107 0320 	add.w	r3, r7, #32
 8001e76:	4619      	mov	r1, r3
 8001e78:	4810      	ldr	r0, [pc, #64]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001e7a:	f005 f991 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001e84:	f000 fac8 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e88:	2360      	movs	r3, #96	; 0x60
 8001e8a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	2208      	movs	r2, #8
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4807      	ldr	r0, [pc, #28]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001ea0:	f004 fe1e 	bl	8006ae0 <HAL_TIM_PWM_ConfigChannel>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001eaa:	f000 fab5 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001eae:	4803      	ldr	r0, [pc, #12]	; (8001ebc <MX_TIM2_Init+0xac>)
 8001eb0:	f001 fe3e 	bl	8003b30 <HAL_TIM_MspPostInit>

}
 8001eb4:	bf00      	nop
 8001eb6:	3728      	adds	r7, #40	; 0x28
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	200003e4 	.word	0x200003e4

08001ec0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08c      	sub	sp, #48	; 0x30
 8001ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ec6:	f107 030c 	add.w	r3, r7, #12
 8001eca:	2224      	movs	r2, #36	; 0x24
 8001ecc:	2100      	movs	r1, #0
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f005 fe34 	bl	8007b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */
  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001edc:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001ede:	4a21      	ldr	r2, [pc, #132]	; (8001f64 <MX_TIM3_Init+0xa4>)
 8001ee0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ee2:	4b1f      	ldr	r3, [pc, #124]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ee8:	4b1d      	ldr	r3, [pc, #116]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001eee:	4b1c      	ldr	r3, [pc, #112]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001ef0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ef4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ef6:	4b1a      	ldr	r3, [pc, #104]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001efc:	4b18      	ldr	r3, [pc, #96]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001f02:	2303      	movs	r3, #3
 8001f04:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001f06:	2300      	movs	r3, #0
 8001f08:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001f16:	2300      	movs	r3, #0
 8001f18:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001f22:	2300      	movs	r3, #0
 8001f24:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001f26:	f107 030c 	add.w	r3, r7, #12
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	480c      	ldr	r0, [pc, #48]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001f2e:	f004 fb7b 	bl	8006628 <HAL_TIM_Encoder_Init>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f38:	f000 fa6e 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f40:	2300      	movs	r3, #0
 8001f42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f44:	1d3b      	adds	r3, r7, #4
 8001f46:	4619      	mov	r1, r3
 8001f48:	4805      	ldr	r0, [pc, #20]	; (8001f60 <MX_TIM3_Init+0xa0>)
 8001f4a:	f005 f929 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f54:	f000 fa60 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */

}
 8001f58:	bf00      	nop
 8001f5a:	3730      	adds	r7, #48	; 0x30
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	2000042c 	.word	0x2000042c
 8001f64:	40000400 	.word	0x40000400

08001f68 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08c      	sub	sp, #48	; 0x30
 8001f6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001f6e:	f107 030c 	add.w	r3, r7, #12
 8001f72:	2224      	movs	r2, #36	; 0x24
 8001f74:	2100      	movs	r1, #0
 8001f76:	4618      	mov	r0, r3
 8001f78:	f005 fde0 	bl	8007b3c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f7c:	1d3b      	adds	r3, r7, #4
 8001f7e:	2200      	movs	r2, #0
 8001f80:	601a      	str	r2, [r3, #0]
 8001f82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */
  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001f84:	4b20      	ldr	r3, [pc, #128]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001f86:	4a21      	ldr	r2, [pc, #132]	; (800200c <MX_TIM4_Init+0xa4>)
 8001f88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001f8a:	4b1f      	ldr	r3, [pc, #124]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f90:	4b1d      	ldr	r3, [pc, #116]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001f96:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001f98:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f9c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9e:	4b1a      	ldr	r3, [pc, #104]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa4:	4b18      	ldr	r3, [pc, #96]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001faa:	2303      	movs	r3, #3
 8001fac:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001fce:	f107 030c 	add.w	r3, r7, #12
 8001fd2:	4619      	mov	r1, r3
 8001fd4:	480c      	ldr	r0, [pc, #48]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001fd6:	f004 fb27 	bl	8006628 <HAL_TIM_Encoder_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001fe0:	f000 fa1a 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001fec:	1d3b      	adds	r3, r7, #4
 8001fee:	4619      	mov	r1, r3
 8001ff0:	4805      	ldr	r0, [pc, #20]	; (8002008 <MX_TIM4_Init+0xa0>)
 8001ff2:	f005 f8d5 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d001      	beq.n	8002000 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001ffc:	f000 fa0c 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  /* USER CODE END TIM4_Init 2 */

}
 8002000:	bf00      	nop
 8002002:	3730      	adds	r7, #48	; 0x30
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000474 	.word	0x20000474
 800200c:	40000800 	.word	0x40000800

08002010 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */
  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002016:	463b      	mov	r3, r7
 8002018:	2200      	movs	r2, #0
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */
  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800201e:	4b15      	ldr	r3, [pc, #84]	; (8002074 <MX_TIM6_Init+0x64>)
 8002020:	4a15      	ldr	r2, [pc, #84]	; (8002078 <MX_TIM6_Init+0x68>)
 8002022:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <MX_TIM6_Init+0x64>)
 8002026:	2253      	movs	r2, #83	; 0x53
 8002028:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_TIM6_Init+0x64>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8002030:	4b10      	ldr	r3, [pc, #64]	; (8002074 <MX_TIM6_Init+0x64>)
 8002032:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002036:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002038:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <MX_TIM6_Init+0x64>)
 800203a:	2200      	movs	r2, #0
 800203c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800203e:	480d      	ldr	r0, [pc, #52]	; (8002074 <MX_TIM6_Init+0x64>)
 8002040:	f004 f89f 	bl	8006182 <HAL_TIM_Base_Init>
 8002044:	4603      	mov	r3, r0
 8002046:	2b00      	cmp	r3, #0
 8002048:	d001      	beq.n	800204e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800204a:	f000 f9e5 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800204e:	2300      	movs	r3, #0
 8002050:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002052:	2300      	movs	r3, #0
 8002054:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002056:	463b      	mov	r3, r7
 8002058:	4619      	mov	r1, r3
 800205a:	4806      	ldr	r0, [pc, #24]	; (8002074 <MX_TIM6_Init+0x64>)
 800205c:	f005 f8a0 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002066:	f000 f9d7 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  /* USER CODE END TIM6_Init 2 */

}
 800206a:	bf00      	nop
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	200004bc 	.word	0x200004bc
 8002078:	40001000 	.word	0x40001000

0800207c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002082:	463b      	mov	r3, r7
 8002084:	2200      	movs	r2, #0
 8002086:	601a      	str	r2, [r3, #0]
 8002088:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800208a:	4b15      	ldr	r3, [pc, #84]	; (80020e0 <MX_TIM7_Init+0x64>)
 800208c:	4a15      	ldr	r2, [pc, #84]	; (80020e4 <MX_TIM7_Init+0x68>)
 800208e:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <MX_TIM7_Init+0x64>)
 8002092:	2253      	movs	r2, #83	; 0x53
 8002094:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002096:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <MX_TIM7_Init+0x64>)
 8002098:	2200      	movs	r2, #0
 800209a:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 24999;
 800209c:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <MX_TIM7_Init+0x64>)
 800209e:	f246 12a7 	movw	r2, #24999	; 0x61a7
 80020a2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a4:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <MX_TIM7_Init+0x64>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020aa:	480d      	ldr	r0, [pc, #52]	; (80020e0 <MX_TIM7_Init+0x64>)
 80020ac:	f004 f869 	bl	8006182 <HAL_TIM_Base_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80020b6:	f000 f9af 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ba:	2300      	movs	r3, #0
 80020bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020be:	2300      	movs	r3, #0
 80020c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020c2:	463b      	mov	r3, r7
 80020c4:	4619      	mov	r1, r3
 80020c6:	4806      	ldr	r0, [pc, #24]	; (80020e0 <MX_TIM7_Init+0x64>)
 80020c8:	f005 f86a 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 80020cc:	4603      	mov	r3, r0
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d001      	beq.n	80020d6 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80020d2:	f000 f9a1 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	20000504 	.word	0x20000504
 80020e4:	40001400 	.word	0x40001400

080020e8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b092      	sub	sp, #72	; 0x48
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */
  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
 8002108:	615a      	str	r2, [r3, #20]
 800210a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800210c:	1d3b      	adds	r3, r7, #4
 800210e:	2220      	movs	r2, #32
 8002110:	2100      	movs	r1, #0
 8002112:	4618      	mov	r0, r3
 8002114:	f005 fd12 	bl	8007b3c <memset>

  /* USER CODE BEGIN TIM8_Init 1 */
  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002118:	4b32      	ldr	r3, [pc, #200]	; (80021e4 <MX_TIM8_Init+0xfc>)
 800211a:	4a33      	ldr	r2, [pc, #204]	; (80021e8 <MX_TIM8_Init+0x100>)
 800211c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800211e:	4b31      	ldr	r3, [pc, #196]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002120:	2200      	movs	r2, #0
 8002122:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002124:	4b2f      	ldr	r3, [pc, #188]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002126:	2200      	movs	r2, #0
 8002128:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 499;
 800212a:	4b2e      	ldr	r3, [pc, #184]	; (80021e4 <MX_TIM8_Init+0xfc>)
 800212c:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002130:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002132:	4b2c      	ldr	r3, [pc, #176]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002138:	4b2a      	ldr	r3, [pc, #168]	; (80021e4 <MX_TIM8_Init+0xfc>)
 800213a:	2200      	movs	r2, #0
 800213c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213e:	4b29      	ldr	r3, [pc, #164]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002144:	4827      	ldr	r0, [pc, #156]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002146:	f004 f90a 	bl	800635e <HAL_TIM_PWM_Init>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002150:	f000 f962 	bl	8002418 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002154:	2300      	movs	r3, #0
 8002156:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002158:	2300      	movs	r3, #0
 800215a:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800215c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002160:	4619      	mov	r1, r3
 8002162:	4820      	ldr	r0, [pc, #128]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002164:	f005 f81c 	bl	80071a0 <HAL_TIMEx_MasterConfigSynchronization>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	d001      	beq.n	8002172 <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800216e:	f000 f953 	bl	8002418 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002172:	2360      	movs	r3, #96	; 0x60
 8002174:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002176:	2300      	movs	r3, #0
 8002178:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800217a:	2300      	movs	r3, #0
 800217c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800217e:	2300      	movs	r3, #0
 8002180:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002182:	2300      	movs	r3, #0
 8002184:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002186:	2300      	movs	r3, #0
 8002188:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800218a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800218e:	220c      	movs	r2, #12
 8002190:	4619      	mov	r1, r3
 8002192:	4814      	ldr	r0, [pc, #80]	; (80021e4 <MX_TIM8_Init+0xfc>)
 8002194:	f004 fca4 	bl	8006ae0 <HAL_TIM_PWM_ConfigChannel>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM8_Init+0xba>
  {
    Error_Handler();
 800219e:	f000 f93b 	bl	8002418 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80021a2:	2300      	movs	r3, #0
 80021a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80021b6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021bc:	2300      	movs	r3, #0
 80021be:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80021c0:	1d3b      	adds	r3, r7, #4
 80021c2:	4619      	mov	r1, r3
 80021c4:	4807      	ldr	r0, [pc, #28]	; (80021e4 <MX_TIM8_Init+0xfc>)
 80021c6:	f005 f867 	bl	8007298 <HAL_TIMEx_ConfigBreakDeadTime>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d001      	beq.n	80021d4 <MX_TIM8_Init+0xec>
  {
    Error_Handler();
 80021d0:	f000 f922 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */
  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80021d4:	4803      	ldr	r0, [pc, #12]	; (80021e4 <MX_TIM8_Init+0xfc>)
 80021d6:	f001 fcab 	bl	8003b30 <HAL_TIM_MspPostInit>

}
 80021da:	bf00      	nop
 80021dc:	3748      	adds	r7, #72	; 0x48
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	2000054c 	.word	0x2000054c
 80021e8:	40010400 	.word	0x40010400

080021ec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_Init 0 */
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */
  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 80021f2:	4a12      	ldr	r2, [pc, #72]	; (800223c <MX_USART6_UART_Init+0x50>)
 80021f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80021f6:	4b10      	ldr	r3, [pc, #64]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 80021f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80021fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 8002206:	2200      	movs	r2, #0
 8002208:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 800220c:	2200      	movs	r2, #0
 800220e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 8002212:	220c      	movs	r2, #12
 8002214:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 8002218:	2200      	movs	r2, #0
 800221a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800221c:	4b06      	ldr	r3, [pc, #24]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 800221e:	2200      	movs	r2, #0
 8002220:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002222:	4805      	ldr	r0, [pc, #20]	; (8002238 <MX_USART6_UART_Init+0x4c>)
 8002224:	f005 f89e 	bl	8007364 <HAL_UART_Init>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800222e:	f000 f8f3 	bl	8002418 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */
  /* USER CODE END USART6_Init 2 */

}
 8002232:	bf00      	nop
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000594 	.word	0x20000594
 800223c:	40011400 	.word	0x40011400

08002240 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b082      	sub	sp, #8
 8002244:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	607b      	str	r3, [r7, #4]
 800224a:	4b0c      	ldr	r3, [pc, #48]	; (800227c <MX_DMA_Init+0x3c>)
 800224c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224e:	4a0b      	ldr	r2, [pc, #44]	; (800227c <MX_DMA_Init+0x3c>)
 8002250:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002254:	6313      	str	r3, [r2, #48]	; 0x30
 8002256:	4b09      	ldr	r3, [pc, #36]	; (800227c <MX_DMA_Init+0x3c>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800225e:	607b      	str	r3, [r7, #4]
 8002260:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8002262:	2200      	movs	r2, #0
 8002264:	2100      	movs	r1, #0
 8002266:	2038      	movs	r0, #56	; 0x38
 8002268:	f002 fbf1 	bl	8004a4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800226c:	2038      	movs	r0, #56	; 0x38
 800226e:	f002 fc0a 	bl	8004a86 <HAL_NVIC_EnableIRQ>

}
 8002272:	bf00      	nop
 8002274:	3708      	adds	r7, #8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	40023800 	.word	0x40023800

08002280 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b08a      	sub	sp, #40	; 0x28
 8002284:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002286:	f107 0314 	add.w	r3, r7, #20
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
 8002294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002296:	2300      	movs	r3, #0
 8002298:	613b      	str	r3, [r7, #16]
 800229a:	4b5a      	ldr	r3, [pc, #360]	; (8002404 <MX_GPIO_Init+0x184>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	4a59      	ldr	r2, [pc, #356]	; (8002404 <MX_GPIO_Init+0x184>)
 80022a0:	f043 0304 	orr.w	r3, r3, #4
 80022a4:	6313      	str	r3, [r2, #48]	; 0x30
 80022a6:	4b57      	ldr	r3, [pc, #348]	; (8002404 <MX_GPIO_Init+0x184>)
 80022a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022aa:	f003 0304 	and.w	r3, r3, #4
 80022ae:	613b      	str	r3, [r7, #16]
 80022b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
 80022b6:	4b53      	ldr	r3, [pc, #332]	; (8002404 <MX_GPIO_Init+0x184>)
 80022b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ba:	4a52      	ldr	r2, [pc, #328]	; (8002404 <MX_GPIO_Init+0x184>)
 80022bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022c0:	6313      	str	r3, [r2, #48]	; 0x30
 80022c2:	4b50      	ldr	r3, [pc, #320]	; (8002404 <MX_GPIO_Init+0x184>)
 80022c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022ca:	60fb      	str	r3, [r7, #12]
 80022cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	60bb      	str	r3, [r7, #8]
 80022d2:	4b4c      	ldr	r3, [pc, #304]	; (8002404 <MX_GPIO_Init+0x184>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	4a4b      	ldr	r2, [pc, #300]	; (8002404 <MX_GPIO_Init+0x184>)
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	6313      	str	r3, [r2, #48]	; 0x30
 80022de:	4b49      	ldr	r3, [pc, #292]	; (8002404 <MX_GPIO_Init+0x184>)
 80022e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022ea:	2300      	movs	r3, #0
 80022ec:	607b      	str	r3, [r7, #4]
 80022ee:	4b45      	ldr	r3, [pc, #276]	; (8002404 <MX_GPIO_Init+0x184>)
 80022f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f2:	4a44      	ldr	r2, [pc, #272]	; (8002404 <MX_GPIO_Init+0x184>)
 80022f4:	f043 0302 	orr.w	r3, r3, #2
 80022f8:	6313      	str	r3, [r2, #48]	; 0x30
 80022fa:	4b42      	ldr	r3, [pc, #264]	; (8002404 <MX_GPIO_Init+0x184>)
 80022fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fe:	f003 0302 	and.w	r3, r3, #2
 8002302:	607b      	str	r3, [r7, #4]
 8002304:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002306:	2300      	movs	r3, #0
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	4b3e      	ldr	r3, [pc, #248]	; (8002404 <MX_GPIO_Init+0x184>)
 800230c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230e:	4a3d      	ldr	r2, [pc, #244]	; (8002404 <MX_GPIO_Init+0x184>)
 8002310:	f043 0308 	orr.w	r3, r3, #8
 8002314:	6313      	str	r3, [r2, #48]	; 0x30
 8002316:	4b3b      	ldr	r3, [pc, #236]	; (8002404 <MX_GPIO_Init+0x184>)
 8002318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800231a:	f003 0308 	and.w	r3, r3, #8
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED2_ARGB3_GPIO_OUT_Pin|LED2_ARGB4_GPIO_OUT_Pin|LED2_ARGB2_GPIO_OUT_Pin|LED_ARGB4_GPIO_OUT_Pin
 8002322:	2200      	movs	r2, #0
 8002324:	f247 0130 	movw	r1, #28720	; 0x7030
 8002328:	4837      	ldr	r0, [pc, #220]	; (8002408 <MX_GPIO_Init+0x188>)
 800232a:	f003 f8eb 	bl	8005504 <HAL_GPIO_WritePin>
                          |LED_ARGB2_GPIO_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DRVL_IN2_GPIO_GPIO_Port, DRVL_IN2_GPIO_Pin, GPIO_PIN_RESET);
 800232e:	2200      	movs	r2, #0
 8002330:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002334:	4835      	ldr	r0, [pc, #212]	; (800240c <MX_GPIO_Init+0x18c>)
 8002336:	f003 f8e5 	bl	8005504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DRVR_IN2_GPIO_OUT_Pin|LED3_GPIO_OUT_Pin|LED2_GPIO_OUT_Pin|LED1_GPIO_OUT_Pin
 800233a:	2200      	movs	r2, #0
 800233c:	f44f 411d 	mov.w	r1, #40192	; 0x9d00
 8002340:	4833      	ldr	r0, [pc, #204]	; (8002410 <MX_GPIO_Init+0x190>)
 8002342:	f003 f8df 	bl	8005504 <HAL_GPIO_WritePin>
                          |LED_ARGB3_GPIO_OUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NCS_GPIO_OUT_GPIO_Port, NCS_GPIO_OUT_Pin, GPIO_PIN_RESET);
 8002346:	2200      	movs	r2, #0
 8002348:	2104      	movs	r1, #4
 800234a:	4832      	ldr	r0, [pc, #200]	; (8002414 <MX_GPIO_Init+0x194>)
 800234c:	f003 f8da 	bl	8005504 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW1_GPIO_IN_Pin SIDE_SENSOR_R_GPIO_IN_Pin */
  GPIO_InitStruct.Pin = SW1_GPIO_IN_Pin|SIDE_SENSOR_R_GPIO_IN_Pin;
 8002350:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002354:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800235e:	f107 0314 	add.w	r3, r7, #20
 8002362:	4619      	mov	r1, r3
 8002364:	4829      	ldr	r0, [pc, #164]	; (800240c <MX_GPIO_Init+0x18c>)
 8002366:	f002 ff19 	bl	800519c <HAL_GPIO_Init>

  /*Configure GPIO pins : SIDE_SENSOR_L_GPIO_IN_Pin SW2_GPIO_IN_Pin */
  GPIO_InitStruct.Pin = SIDE_SENSOR_L_GPIO_IN_Pin|SW2_GPIO_IN_Pin;
 800236a:	f248 0304 	movw	r3, #32772	; 0x8004
 800236e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002370:	2300      	movs	r3, #0
 8002372:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	4619      	mov	r1, r3
 800237e:	4822      	ldr	r0, [pc, #136]	; (8002408 <MX_GPIO_Init+0x188>)
 8002380:	f002 ff0c 	bl	800519c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_ARGB3_GPIO_OUT_Pin LED2_ARGB4_GPIO_OUT_Pin LED2_ARGB2_GPIO_OUT_Pin LED_ARGB4_GPIO_OUT_Pin
                           LED_ARGB2_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = LED2_ARGB3_GPIO_OUT_Pin|LED2_ARGB4_GPIO_OUT_Pin|LED2_ARGB2_GPIO_OUT_Pin|LED_ARGB4_GPIO_OUT_Pin
 8002384:	f247 0330 	movw	r3, #28720	; 0x7030
 8002388:	617b      	str	r3, [r7, #20]
                          |LED_ARGB2_GPIO_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800238a:	2301      	movs	r3, #1
 800238c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002392:	2300      	movs	r3, #0
 8002394:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002396:	f107 0314 	add.w	r3, r7, #20
 800239a:	4619      	mov	r1, r3
 800239c:	481a      	ldr	r0, [pc, #104]	; (8002408 <MX_GPIO_Init+0x188>)
 800239e:	f002 fefd 	bl	800519c <HAL_GPIO_Init>

  /*Configure GPIO pin : DRVL_IN2_GPIO_Pin */
  GPIO_InitStruct.Pin = DRVL_IN2_GPIO_Pin;
 80023a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023a6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a8:	2301      	movs	r3, #1
 80023aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b0:	2300      	movs	r3, #0
 80023b2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DRVL_IN2_GPIO_GPIO_Port, &GPIO_InitStruct);
 80023b4:	f107 0314 	add.w	r3, r7, #20
 80023b8:	4619      	mov	r1, r3
 80023ba:	4814      	ldr	r0, [pc, #80]	; (800240c <MX_GPIO_Init+0x18c>)
 80023bc:	f002 feee 	bl	800519c <HAL_GPIO_Init>

  /*Configure GPIO pins : DRVR_IN2_GPIO_OUT_Pin LED3_GPIO_OUT_Pin LED2_GPIO_OUT_Pin LED1_GPIO_OUT_Pin
                           LED_ARGB3_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = DRVR_IN2_GPIO_OUT_Pin|LED3_GPIO_OUT_Pin|LED2_GPIO_OUT_Pin|LED1_GPIO_OUT_Pin
 80023c0:	f44f 431d 	mov.w	r3, #40192	; 0x9d00
 80023c4:	617b      	str	r3, [r7, #20]
                          |LED_ARGB3_GPIO_OUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023c6:	2301      	movs	r3, #1
 80023c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	4619      	mov	r1, r3
 80023d8:	480d      	ldr	r0, [pc, #52]	; (8002410 <MX_GPIO_Init+0x190>)
 80023da:	f002 fedf 	bl	800519c <HAL_GPIO_Init>

  /*Configure GPIO pin : NCS_GPIO_OUT_Pin */
  GPIO_InitStruct.Pin = NCS_GPIO_OUT_Pin;
 80023de:	2304      	movs	r3, #4
 80023e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e2:	2301      	movs	r3, #1
 80023e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ea:	2300      	movs	r3, #0
 80023ec:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(NCS_GPIO_OUT_GPIO_Port, &GPIO_InitStruct);
 80023ee:	f107 0314 	add.w	r3, r7, #20
 80023f2:	4619      	mov	r1, r3
 80023f4:	4807      	ldr	r0, [pc, #28]	; (8002414 <MX_GPIO_Init+0x194>)
 80023f6:	f002 fed1 	bl	800519c <HAL_GPIO_Init>

}
 80023fa:	bf00      	nop
 80023fc:	3728      	adds	r7, #40	; 0x28
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40023800 	.word	0x40023800
 8002408:	40020400 	.word	0x40020400
 800240c:	40020800 	.word	0x40020800
 8002410:	40020000 	.word	0x40020000
 8002414:	40020c00 	.word	0x40020c00

08002418 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002424:	4770      	bx	lr
	...

08002428 <readSens2>:

    }
}


void readSens2(){
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
	Line3_sens[0] = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2);//L
 800242c:	2104      	movs	r1, #4
 800242e:	480d      	ldr	r0, [pc, #52]	; (8002464 <readSens2+0x3c>)
 8002430:	f003 f850 	bl	80054d4 <HAL_GPIO_ReadPin>
 8002434:	4603      	mov	r3, r0
 8002436:	ee07 3a90 	vmov	s15, r3
 800243a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800243e:	4b0a      	ldr	r3, [pc, #40]	; (8002468 <readSens2+0x40>)
 8002440:	edc3 7a00 	vstr	s15, [r3]
    Line3_sens[1] = HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15);//R
 8002444:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002448:	4808      	ldr	r0, [pc, #32]	; (800246c <readSens2+0x44>)
 800244a:	f003 f843 	bl	80054d4 <HAL_GPIO_ReadPin>
 800244e:	4603      	mov	r3, r0
 8002450:	ee07 3a90 	vmov	s15, r3
 8002454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002458:	4b03      	ldr	r3, [pc, #12]	; (8002468 <readSens2+0x40>)
 800245a:	edc3 7a01 	vstr	s15, [r3, #4]

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40020400 	.word	0x40020400
 8002468:	200005f0 	.word	0x200005f0
 800246c:	40020800 	.word	0x40020800

08002470 <calibrate_sensors>:


void calibrate_sensors(void){    
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0

    for (int k = 0; k < SENSOR_COUNT; k++) {
 8002476:	2300      	movs	r3, #0
 8002478:	607b      	str	r3, [r7, #4]
 800247a:	e00f      	b.n	800249c <calibrate_sensors+0x2c>
        Line_min[k] = 3000.0;  // 
 800247c:	4a3c      	ldr	r2, [pc, #240]	; (8002570 <calibrate_sensors+0x100>)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	4a3b      	ldr	r2, [pc, #236]	; (8002574 <calibrate_sensors+0x104>)
 8002486:	601a      	str	r2, [r3, #0]
        Line_max[k] = 0.0;     // 
 8002488:	4a3b      	ldr	r2, [pc, #236]	; (8002578 <calibrate_sensors+0x108>)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	601a      	str	r2, [r3, #0]
    for (int k = 0; k < SENSOR_COUNT; k++) {
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3301      	adds	r3, #1
 800249a:	607b      	str	r3, [r7, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2b0c      	cmp	r3, #12
 80024a0:	ddec      	ble.n	800247c <calibrate_sensors+0xc>
    }
HAL_Delay(500);
 80024a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024a6:	f001 fdcb 	bl	8004040 <HAL_Delay>
       while(1){//SW2

    	   if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15) == GPIO_PIN_RESET){
 80024aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80024ae:	4833      	ldr	r0, [pc, #204]	; (800257c <calibrate_sensors+0x10c>)
 80024b0:	f003 f810 	bl	80054d4 <HAL_GPIO_ReadPin>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d051      	beq.n	800255e <calibrate_sensors+0xee>
    		   break;
    	   }
           //readSens();
           LED_RGB_2(2);
 80024ba:	2002      	movs	r0, #2
 80024bc:	f7fe fe10 	bl	80010e0 <LED_RGB_2>
           LED_RGB(2);
 80024c0:	2002      	movs	r0, #2
 80024c2:	f7fe fd63 	bl	8000f8c <LED_RGB>
           for(int k = 0; k < SENSOR_COUNT; k++){
 80024c6:	2300      	movs	r3, #0
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	e044      	b.n	8002556 <calibrate_sensors+0xe6>
        	   if(Line_sens[k] < Line_min[k]){
 80024cc:	4a2c      	ldr	r2, [pc, #176]	; (8002580 <calibrate_sensors+0x110>)
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024d4:	ee07 3a90 	vmov	s15, r3
 80024d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024dc:	4a24      	ldr	r2, [pc, #144]	; (8002570 <calibrate_sensors+0x100>)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	edd3 7a00 	vldr	s15, [r3]
 80024e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024f0:	d50d      	bpl.n	800250e <calibrate_sensors+0x9e>
        		   Line_min[k] = Line_sens[k];
 80024f2:	4a23      	ldr	r2, [pc, #140]	; (8002580 <calibrate_sensors+0x110>)
 80024f4:	683b      	ldr	r3, [r7, #0]
 80024f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80024fa:	ee07 3a90 	vmov	s15, r3
 80024fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002502:	4a1b      	ldr	r2, [pc, #108]	; (8002570 <calibrate_sensors+0x100>)
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	edc3 7a00 	vstr	s15, [r3]
        	   }
        	   if(Line_sens[k] > Line_max[k] ){
 800250e:	4a1c      	ldr	r2, [pc, #112]	; (8002580 <calibrate_sensors+0x110>)
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002516:	ee07 3a90 	vmov	s15, r3
 800251a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800251e:	4a16      	ldr	r2, [pc, #88]	; (8002578 <calibrate_sensors+0x108>)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4413      	add	r3, r2
 8002526:	edd3 7a00 	vldr	s15, [r3]
 800252a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800252e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002532:	dd0d      	ble.n	8002550 <calibrate_sensors+0xe0>
        		   Line_max[k] = Line_sens[k];
 8002534:	4a12      	ldr	r2, [pc, #72]	; (8002580 <calibrate_sensors+0x110>)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800253c:	ee07 3a90 	vmov	s15, r3
 8002540:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002544:	4a0c      	ldr	r2, [pc, #48]	; (8002578 <calibrate_sensors+0x108>)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	4413      	add	r3, r2
 800254c:	edc3 7a00 	vstr	s15, [r3]
           for(int k = 0; k < SENSOR_COUNT; k++){
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	3301      	adds	r3, #1
 8002554:	603b      	str	r3, [r7, #0]
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	2b0c      	cmp	r3, #12
 800255a:	ddb7      	ble.n	80024cc <calibrate_sensors+0x5c>
    	   if(HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_15) == GPIO_PIN_RESET){
 800255c:	e7a5      	b.n	80024aa <calibrate_sensors+0x3a>
    		   break;
 800255e:	bf00      	nop
			   }
		   }
	   }

       LED_RGB_2(0);
 8002560:	2000      	movs	r0, #0
 8002562:	f7fe fdbd 	bl	80010e0 <LED_RGB_2>

	}
 8002566:	bf00      	nop
 8002568:	3708      	adds	r7, #8
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	20000008 	.word	0x20000008
 8002574:	453b8000 	.word	0x453b8000
 8002578:	20000614 	.word	0x20000614
 800257c:	40020400 	.word	0x40020400
 8002580:	200005f8 	.word	0x200005f8

08002584 <sens_get>:


float sens_get(void){
 8002584:	b480      	push	{r7}
 8002586:	b085      	sub	sp, #20
 8002588:	af00      	add	r7, sp, #0
	float Line1_sum = 0.0;
 800258a:	f04f 0300 	mov.w	r3, #0
 800258e:	607b      	str	r3, [r7, #4]
	float Line2_sum = 0.0;
 8002590:	f04f 0300 	mov.w	r3, #0
 8002594:	603b      	str	r3, [r7, #0]
//	static const int g1[SENSOR_COUNT] = {1,1,1,1,1,1,1,1,1,1,1,1,1};//L
//	static const int g2[] = {1,1,1,1,1,1};


	for (int i = 0; i < SENSOR_COUNT; i++){
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
 800259a:	e076      	b.n	800268a <sens_get+0x106>
		float range = Line_max[i] - Line_min[i];
 800259c:	4a63      	ldr	r2, [pc, #396]	; (800272c <sens_get+0x1a8>)
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	009b      	lsls	r3, r3, #2
 80025a2:	4413      	add	r3, r2
 80025a4:	ed93 7a00 	vldr	s14, [r3]
 80025a8:	4a61      	ldr	r2, [pc, #388]	; (8002730 <sens_get+0x1ac>)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	edd3 7a00 	vldr	s15, [r3]
 80025b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025b8:	edc7 7a02 	vstr	s15, [r7, #8]
			if(range == 0){
 80025bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80025c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	d102      	bne.n	80025d0 <sens_get+0x4c>
				range = 1;
 80025ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80025ce:	60bb      	str	r3, [r7, #8]
			}
			if(Line_min[i] >=Line_sens[i]){
 80025d0:	4a57      	ldr	r2, [pc, #348]	; (8002730 <sens_get+0x1ac>)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4413      	add	r3, r2
 80025d8:	ed93 7a00 	vldr	s14, [r3]
 80025dc:	4a55      	ldr	r2, [pc, #340]	; (8002734 <sens_get+0x1b0>)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80025e4:	ee07 3a90 	vmov	s15, r3
 80025e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80025ec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80025f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f4:	db0e      	blt.n	8002614 <sens_get+0x90>
				Line_sens[i] = Line_min[i];
 80025f6:	4a4e      	ldr	r2, [pc, #312]	; (8002730 <sens_get+0x1ac>)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4413      	add	r3, r2
 80025fe:	edd3 7a00 	vldr	s15, [r3]
 8002602:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002606:	ee17 3a90 	vmov	r3, s15
 800260a:	b299      	uxth	r1, r3
 800260c:	4a49      	ldr	r2, [pc, #292]	; (8002734 <sens_get+0x1b0>)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}
		Line_sum[i] =0.0;
 8002614:	4a48      	ldr	r2, [pc, #288]	; (8002738 <sens_get+0x1b4>)
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
		//Line_sum[i] = (Line_sens[i]/ Line_max[i])*1000;
		Line_sum[i]=((Line_sens[i]-Line_min[i] )/range)*1000;
 8002622:	4a44      	ldr	r2, [pc, #272]	; (8002734 <sens_get+0x1b0>)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002632:	4a3f      	ldr	r2, [pc, #252]	; (8002730 <sens_get+0x1ac>)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	4413      	add	r3, r2
 800263a:	edd3 7a00 	vldr	s15, [r3]
 800263e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002642:	ed97 7a02 	vldr	s14, [r7, #8]
 8002646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800264a:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800273c <sens_get+0x1b8>
 800264e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002652:	4a39      	ldr	r2, [pc, #228]	; (8002738 <sens_get+0x1b4>)
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	4413      	add	r3, r2
 800265a:	edc3 7a00 	vstr	s15, [r3]
		if(Line_sum[i]>1000)Line_sum[i]=1000;
 800265e:	4a36      	ldr	r2, [pc, #216]	; (8002738 <sens_get+0x1b4>)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	009b      	lsls	r3, r3, #2
 8002664:	4413      	add	r3, r2
 8002666:	edd3 7a00 	vldr	s15, [r3]
 800266a:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800273c <sens_get+0x1b8>
 800266e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002676:	dd05      	ble.n	8002684 <sens_get+0x100>
 8002678:	4a2f      	ldr	r2, [pc, #188]	; (8002738 <sens_get+0x1b4>)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4413      	add	r3, r2
 8002680:	4a2f      	ldr	r2, [pc, #188]	; (8002740 <sens_get+0x1bc>)
 8002682:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < SENSOR_COUNT; i++){
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	3301      	adds	r3, #1
 8002688:	60fb      	str	r3, [r7, #12]
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2b0c      	cmp	r3, #12
 800268e:	dd85      	ble.n	800259c <sens_get+0x18>

	}

		Line1_sum =Line_sum[1]+Line_sum[2]+Line_sum[3]+Line_sum[4]+Line_sum[5];
 8002690:	4b29      	ldr	r3, [pc, #164]	; (8002738 <sens_get+0x1b4>)
 8002692:	ed93 7a01 	vldr	s14, [r3, #4]
 8002696:	4b28      	ldr	r3, [pc, #160]	; (8002738 <sens_get+0x1b4>)
 8002698:	edd3 7a02 	vldr	s15, [r3, #8]
 800269c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026a0:	4b25      	ldr	r3, [pc, #148]	; (8002738 <sens_get+0x1b4>)
 80026a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80026a6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026aa:	4b23      	ldr	r3, [pc, #140]	; (8002738 <sens_get+0x1b4>)
 80026ac:	edd3 7a04 	vldr	s15, [r3, #16]
 80026b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b4:	4b20      	ldr	r3, [pc, #128]	; (8002738 <sens_get+0x1b4>)
 80026b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80026ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026be:	edc7 7a01 	vstr	s15, [r7, #4]
		Line2_sum =Line_sum[7]+Line_sum[8]+Line_sum[9]+Line_sum[10]+Line_sum[11];
 80026c2:	4b1d      	ldr	r3, [pc, #116]	; (8002738 <sens_get+0x1b4>)
 80026c4:	ed93 7a07 	vldr	s14, [r3, #28]
 80026c8:	4b1b      	ldr	r3, [pc, #108]	; (8002738 <sens_get+0x1b4>)
 80026ca:	edd3 7a08 	vldr	s15, [r3, #32]
 80026ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026d2:	4b19      	ldr	r3, [pc, #100]	; (8002738 <sens_get+0x1b4>)
 80026d4:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80026d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026dc:	4b16      	ldr	r3, [pc, #88]	; (8002738 <sens_get+0x1b4>)
 80026de:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80026e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026e6:	4b14      	ldr	r3, [pc, #80]	; (8002738 <sens_get+0x1b4>)
 80026e8:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80026ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026f0:	edc7 7a00 	vstr	s15, [r7]


		average_cross = (Line_sum[2] + Line_sum[10])/2;
 80026f4:	4b10      	ldr	r3, [pc, #64]	; (8002738 <sens_get+0x1b4>)
 80026f6:	ed93 7a02 	vldr	s14, [r3, #8]
 80026fa:	4b0f      	ldr	r3, [pc, #60]	; (8002738 <sens_get+0x1b4>)
 80026fc:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002700:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002704:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002708:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800270c:	4b0d      	ldr	r3, [pc, #52]	; (8002744 <sens_get+0x1c0>)
 800270e:	edc3 7a00 	vstr	s15, [r3]

//		}
//

	return  Line1_sum - Line2_sum;
 8002712:	ed97 7a01 	vldr	s14, [r7, #4]
 8002716:	edd7 7a00 	vldr	s15, [r7]
 800271a:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 800271e:	eeb0 0a67 	vmov.f32	s0, s15
 8002722:	3714      	adds	r7, #20
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr
 800272c:	20000614 	.word	0x20000614
 8002730:	20000008 	.word	0x20000008
 8002734:	200005f8 	.word	0x200005f8
 8002738:	20000648 	.word	0x20000648
 800273c:	447a0000 	.word	0x447a0000
 8002740:	447a0000 	.word	0x447a0000
 8002744:	20000244 	.word	0x20000244

08002748 <calculateEncoderSpeed>:


// int32_t cnt_test; //Max value is 2048

float calculateEncoderSpeed(){
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
	 static bool first_call = true;

	cnt_new_L =  TIM4 -> CNT ; //dL
 800274c:	4b64      	ldr	r3, [pc, #400]	; (80028e0 <calculateEncoderSpeed+0x198>)
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	461a      	mov	r2, r3
 8002752:	4b64      	ldr	r3, [pc, #400]	; (80028e4 <calculateEncoderSpeed+0x19c>)
 8002754:	601a      	str	r2, [r3, #0]
	cnt_new_R = TIM3 -> CNT; //dR
 8002756:	4b64      	ldr	r3, [pc, #400]	; (80028e8 <calculateEncoderSpeed+0x1a0>)
 8002758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275a:	461a      	mov	r2, r3
 800275c:	4b63      	ldr	r3, [pc, #396]	; (80028ec <calculateEncoderSpeed+0x1a4>)
 800275e:	601a      	str	r2, [r3, #0]


	 if (first_call) {
 8002760:	4b63      	ldr	r3, [pc, #396]	; (80028f0 <calculateEncoderSpeed+0x1a8>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d015      	beq.n	8002794 <calculateEncoderSpeed+0x4c>

	        TIM4->CNT = 32767;
 8002768:	4b5d      	ldr	r3, [pc, #372]	; (80028e0 <calculateEncoderSpeed+0x198>)
 800276a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800276e:	625a      	str	r2, [r3, #36]	; 0x24
	        TIM3->CNT = 32767;
 8002770:	4b5d      	ldr	r3, [pc, #372]	; (80028e8 <calculateEncoderSpeed+0x1a0>)
 8002772:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002776:	625a      	str	r2, [r3, #36]	; 0x24

	        //  old  32767 
	        cnt_old_L = 32767;
 8002778:	4b5e      	ldr	r3, [pc, #376]	; (80028f4 <calculateEncoderSpeed+0x1ac>)
 800277a:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800277e:	601a      	str	r2, [r3, #0]
	        cnt_old_R = 32767;
 8002780:	4b5d      	ldr	r3, [pc, #372]	; (80028f8 <calculateEncoderSpeed+0x1b0>)
 8002782:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8002786:	601a      	str	r2, [r3, #0]
//	    	cnt_old_L = cnt_new_L;
//	        cnt_old_R = cnt_new_R;

	        first_call = false;
 8002788:	4b59      	ldr	r3, [pc, #356]	; (80028f0 <calculateEncoderSpeed+0x1a8>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
	        //  return 0
	        return 0.0f;
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e09c      	b.n	80028ce <calculateEncoderSpeed+0x186>
	    }


	 TIM4 -> CNT=32767;
 8002794:	4b52      	ldr	r3, [pc, #328]	; (80028e0 <calculateEncoderSpeed+0x198>)
 8002796:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800279a:	625a      	str	r2, [r3, #36]	; 0x24
	 TIM3 -> CNT=32767;
 800279c:	4b52      	ldr	r3, [pc, #328]	; (80028e8 <calculateEncoderSpeed+0x1a0>)
 800279e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80027a2:	625a      	str	r2, [r3, #36]	; 0x24


//	 test_cnt_L =TIM4 -> CNT ;
//	 test_cnt_R =TIM3 -> CNT;

	cnt_L = -(cnt_new_L - 32767);
 80027a4:	4b4f      	ldr	r3, [pc, #316]	; (80028e4 <calculateEncoderSpeed+0x19c>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f5c3 43ff 	rsb	r3, r3, #32640	; 0x7f80
 80027ac:	337f      	adds	r3, #127	; 0x7f
 80027ae:	4a53      	ldr	r2, [pc, #332]	; (80028fc <calculateEncoderSpeed+0x1b4>)
 80027b0:	6013      	str	r3, [r2, #0]
	cnt_R = -(cnt_new_R - 32767);
 80027b2:	4b4e      	ldr	r3, [pc, #312]	; (80028ec <calculateEncoderSpeed+0x1a4>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f5c3 43ff 	rsb	r3, r3, #32640	; 0x7f80
 80027ba:	337f      	adds	r3, #127	; 0x7f
 80027bc:	4a50      	ldr	r2, [pc, #320]	; (8002900 <calculateEncoderSpeed+0x1b8>)
 80027be:	6013      	str	r3, [r2, #0]





	distance_1ms = DISTANCE_PER_CNT * (cnt_L + cnt_R) / 2;
 80027c0:	4b4e      	ldr	r3, [pc, #312]	; (80028fc <calculateEncoderSpeed+0x1b4>)
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	4b4e      	ldr	r3, [pc, #312]	; (8002900 <calculateEncoderSpeed+0x1b8>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4413      	add	r3, r2
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fd feaa 	bl	8000524 <__aeabi_i2d>
 80027d0:	a341      	add	r3, pc, #260	; (adr r3, 80028d8 <calculateEncoderSpeed+0x190>)
 80027d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d6:	f7fd ff0f 	bl	80005f8 <__aeabi_dmul>
 80027da:	4602      	mov	r2, r0
 80027dc:	460b      	mov	r3, r1
 80027de:	4610      	mov	r0, r2
 80027e0:	4619      	mov	r1, r3
 80027e2:	f04f 0200 	mov.w	r2, #0
 80027e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80027ea:	f7fe f82f 	bl	800084c <__aeabi_ddiv>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4610      	mov	r0, r2
 80027f4:	4619      	mov	r1, r3
 80027f6:	f7fe f9f7 	bl	8000be8 <__aeabi_d2f>
 80027fa:	4603      	mov	r3, r0
 80027fc:	4a41      	ldr	r2, [pc, #260]	; (8002904 <calculateEncoderSpeed+0x1bc>)
 80027fe:	6013      	str	r3, [r2, #0]
//	accumulation += distance_1ms;
	distance_1ms_L = DISTANCE_PER_CNT * cnt_L;
 8002800:	4b3e      	ldr	r3, [pc, #248]	; (80028fc <calculateEncoderSpeed+0x1b4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fd fe8d 	bl	8000524 <__aeabi_i2d>
 800280a:	a333      	add	r3, pc, #204	; (adr r3, 80028d8 <calculateEncoderSpeed+0x190>)
 800280c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002810:	f7fd fef2 	bl	80005f8 <__aeabi_dmul>
 8002814:	4602      	mov	r2, r0
 8002816:	460b      	mov	r3, r1
 8002818:	4610      	mov	r0, r2
 800281a:	4619      	mov	r1, r3
 800281c:	f7fe f9e4 	bl	8000be8 <__aeabi_d2f>
 8002820:	4603      	mov	r3, r0
 8002822:	4a39      	ldr	r2, [pc, #228]	; (8002908 <calculateEncoderSpeed+0x1c0>)
 8002824:	6013      	str	r3, [r2, #0]
	distance_1ms_R = DISTANCE_PER_CNT * cnt_R;
 8002826:	4b36      	ldr	r3, [pc, #216]	; (8002900 <calculateEncoderSpeed+0x1b8>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4618      	mov	r0, r3
 800282c:	f7fd fe7a 	bl	8000524 <__aeabi_i2d>
 8002830:	a329      	add	r3, pc, #164	; (adr r3, 80028d8 <calculateEncoderSpeed+0x190>)
 8002832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002836:	f7fd fedf 	bl	80005f8 <__aeabi_dmul>
 800283a:	4602      	mov	r2, r0
 800283c:	460b      	mov	r3, r1
 800283e:	4610      	mov	r0, r2
 8002840:	4619      	mov	r1, r3
 8002842:	f7fe f9d1 	bl	8000be8 <__aeabi_d2f>
 8002846:	4603      	mov	r3, r0
 8002848:	4a30      	ldr	r2, [pc, #192]	; (800290c <calculateEncoderSpeed+0x1c4>)
 800284a:	6013      	str	r3, [r2, #0]



	if(average_cross <250){
 800284c:	4b30      	ldr	r3, [pc, #192]	; (8002910 <calculateEncoderSpeed+0x1c8>)
 800284e:	edd3 7a00 	vldr	s15, [r3]
 8002852:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002914 <calculateEncoderSpeed+0x1cc>
 8002856:	eef4 7ac7 	vcmpe.f32	s15, s14
 800285a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285e:	d509      	bpl.n	8002874 <calculateEncoderSpeed+0x12c>
		 cross_flag = 1;
 8002860:	4b2d      	ldr	r3, [pc, #180]	; (8002918 <calculateEncoderSpeed+0x1d0>)
 8002862:	2201      	movs	r2, #1
 8002864:	601a      	str	r2, [r3, #0]
		 accumulation = 0;
 8002866:	4b2d      	ldr	r3, [pc, #180]	; (800291c <calculateEncoderSpeed+0x1d4>)
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	601a      	str	r2, [r3, #0]
		 LED_RGB(1);
 800286e:	2001      	movs	r0, #1
 8002870:	f7fe fb8c 	bl	8000f8c <LED_RGB>
	}

	if(cross_flag == 1){
 8002874:	4b28      	ldr	r3, [pc, #160]	; (8002918 <calculateEncoderSpeed+0x1d0>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	2b01      	cmp	r3, #1
 800287a:	d11e      	bne.n	80028ba <calculateEncoderSpeed+0x172>
//		 LED_RGB(1);
		accumulation +=distance_1ms;
 800287c:	4b27      	ldr	r3, [pc, #156]	; (800291c <calculateEncoderSpeed+0x1d4>)
 800287e:	ed93 7a00 	vldr	s14, [r3]
 8002882:	4b20      	ldr	r3, [pc, #128]	; (8002904 <calculateEncoderSpeed+0x1bc>)
 8002884:	edd3 7a00 	vldr	s15, [r3]
 8002888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288c:	4b23      	ldr	r3, [pc, #140]	; (800291c <calculateEncoderSpeed+0x1d4>)
 800288e:	edc3 7a00 	vstr	s15, [r3]
		if(accumulation >800){
 8002892:	4b22      	ldr	r3, [pc, #136]	; (800291c <calculateEncoderSpeed+0x1d4>)
 8002894:	edd3 7a00 	vldr	s15, [r3]
 8002898:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002920 <calculateEncoderSpeed+0x1d8>
 800289c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a4:	dd09      	ble.n	80028ba <calculateEncoderSpeed+0x172>
			cross_flag = 0;
 80028a6:	4b1c      	ldr	r3, [pc, #112]	; (8002918 <calculateEncoderSpeed+0x1d0>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
			accumulation = 0;
 80028ac:	4b1b      	ldr	r3, [pc, #108]	; (800291c <calculateEncoderSpeed+0x1d4>)
 80028ae:	f04f 0200 	mov.w	r2, #0
 80028b2:	601a      	str	r2, [r3, #0]
			LED_RGB(0);
 80028b4:	2000      	movs	r0, #0
 80028b6:	f7fe fb69 	bl	8000f8c <LED_RGB>
	}else{
	}



	cnt_old_L = cnt_new_L;
 80028ba:	4b0a      	ldr	r3, [pc, #40]	; (80028e4 <calculateEncoderSpeed+0x19c>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a0d      	ldr	r2, [pc, #52]	; (80028f4 <calculateEncoderSpeed+0x1ac>)
 80028c0:	6013      	str	r3, [r2, #0]
    cnt_old_R = cnt_new_R;
 80028c2:	4b0a      	ldr	r3, [pc, #40]	; (80028ec <calculateEncoderSpeed+0x1a4>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a0c      	ldr	r2, [pc, #48]	; (80028f8 <calculateEncoderSpeed+0x1b0>)
 80028c8:	6013      	str	r3, [r2, #0]


    return distance_1ms;
 80028ca:	4b0e      	ldr	r3, [pc, #56]	; (8002904 <calculateEncoderSpeed+0x1bc>)
 80028cc:	681b      	ldr	r3, [r3, #0]
}
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eeb0 0a67 	vmov.f32	s0, s15
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	4317cb34 	.word	0x4317cb34
 80028dc:	3f7ba561 	.word	0x3f7ba561
 80028e0:	40000800 	.word	0x40000800
 80028e4:	2000068c 	.word	0x2000068c
 80028e8:	40000400 	.word	0x40000400
 80028ec:	20000690 	.word	0x20000690
 80028f0:	2000003c 	.word	0x2000003c
 80028f4:	200005e8 	.word	0x200005e8
 80028f8:	200005ec 	.word	0x200005ec
 80028fc:	20000694 	.word	0x20000694
 8002900:	20000698 	.word	0x20000698
 8002904:	200005dc 	.word	0x200005dc
 8002908:	200005e0 	.word	0x200005e0
 800290c:	200005e4 	.word	0x200005e4
 8002910:	20000244 	.word	0x20000244
 8002914:	437a0000 	.word	0x437a0000
 8002918:	20000688 	.word	0x20000688
 800291c:	200005d8 	.word	0x200005d8
 8002920:	44480000 	.word	0x44480000
 8002924:	00000000 	.word	0x00000000

08002928 <EncoderSpeed>:




float EncoderSpeed() {
 8002928:	b5b0      	push	{r4, r5, r7, lr}
 800292a:	ed2d 8b02 	vpush	{d8}
 800292e:	b086      	sub	sp, #24
 8002930:	af00      	add	r7, sp, #0


	float Sp = 800;
 8002932:	4b43      	ldr	r3, [pc, #268]	; (8002a40 <EncoderSpeed+0x118>)
 8002934:	613b      	str	r3, [r7, #16]
	float Si = 8000;
 8002936:	4b43      	ldr	r3, [pc, #268]	; (8002a44 <EncoderSpeed+0x11c>)
 8002938:	60fb      	str	r3, [r7, #12]

	float adjusted_speed = target_speed - calculateEncoderSpeed();
 800293a:	4b43      	ldr	r3, [pc, #268]	; (8002a48 <EncoderSpeed+0x120>)
 800293c:	ed93 8a00 	vldr	s16, [r3]
 8002940:	f7ff ff02 	bl	8002748 <calculateEncoderSpeed>
 8002944:	eef0 7a40 	vmov.f32	s15, s0
 8002948:	ee78 7a67 	vsub.f32	s15, s16, s15
 800294c:	edc7 7a02 	vstr	s15, [r7, #8]

	static float integral= 0;
	integral += adjusted_speed * dt;
 8002950:	4b3e      	ldr	r3, [pc, #248]	; (8002a4c <EncoderSpeed+0x124>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4618      	mov	r0, r3
 8002956:	f7fd fdf7 	bl	8000548 <__aeabi_f2d>
 800295a:	4604      	mov	r4, r0
 800295c:	460d      	mov	r5, r1
 800295e:	68b8      	ldr	r0, [r7, #8]
 8002960:	f7fd fdf2 	bl	8000548 <__aeabi_f2d>
 8002964:	a334      	add	r3, pc, #208	; (adr r3, 8002a38 <EncoderSpeed+0x110>)
 8002966:	e9d3 2300 	ldrd	r2, r3, [r3]
 800296a:	f7fd fe45 	bl	80005f8 <__aeabi_dmul>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4620      	mov	r0, r4
 8002974:	4629      	mov	r1, r5
 8002976:	f7fd fc89 	bl	800028c <__adddf3>
 800297a:	4602      	mov	r2, r0
 800297c:	460b      	mov	r3, r1
 800297e:	4610      	mov	r0, r2
 8002980:	4619      	mov	r1, r3
 8002982:	f7fe f931 	bl	8000be8 <__aeabi_d2f>
 8002986:	4603      	mov	r3, r0
 8002988:	4a30      	ldr	r2, [pc, #192]	; (8002a4c <EncoderSpeed+0x124>)
 800298a:	6013      	str	r3, [r2, #0]



	//P
	float speed_P_gain = Sp * adjusted_speed;
 800298c:	ed97 7a04 	vldr	s14, [r7, #16]
 8002990:	edd7 7a02 	vldr	s15, [r7, #8]
 8002994:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002998:	edc7 7a01 	vstr	s15, [r7, #4]
	//I
    float speed_I_gain = Si * integral;
 800299c:	4b2b      	ldr	r3, [pc, #172]	; (8002a4c <EncoderSpeed+0x124>)
 800299e:	edd3 7a00 	vldr	s15, [r3]
 80029a2:	ed97 7a03 	vldr	s14, [r7, #12]
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	edc7 7a00 	vstr	s15, [r7]



	#define I_LIMIT 1000
	if (integral > I_LIMIT) integral= I_LIMIT;
 80029ae:	4b27      	ldr	r3, [pc, #156]	; (8002a4c <EncoderSpeed+0x124>)
 80029b0:	edd3 7a00 	vldr	s15, [r3]
 80029b4:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002a50 <EncoderSpeed+0x128>
 80029b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c0:	dd02      	ble.n	80029c8 <EncoderSpeed+0xa0>
 80029c2:	4b22      	ldr	r3, [pc, #136]	; (8002a4c <EncoderSpeed+0x124>)
 80029c4:	4a23      	ldr	r2, [pc, #140]	; (8002a54 <EncoderSpeed+0x12c>)
 80029c6:	601a      	str	r2, [r3, #0]
	if (integral < -I_LIMIT) integral = -I_LIMIT;
 80029c8:	4b20      	ldr	r3, [pc, #128]	; (8002a4c <EncoderSpeed+0x124>)
 80029ca:	edd3 7a00 	vldr	s15, [r3]
 80029ce:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8002a58 <EncoderSpeed+0x130>
 80029d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029da:	d502      	bpl.n	80029e2 <EncoderSpeed+0xba>
 80029dc:	4b1b      	ldr	r3, [pc, #108]	; (8002a4c <EncoderSpeed+0x124>)
 80029de:	4a1f      	ldr	r2, [pc, #124]	; (8002a5c <EncoderSpeed+0x134>)
 80029e0:	601a      	str	r2, [r3, #0]


	float duty = speed_P_gain + speed_I_gain;
 80029e2:	ed97 7a01 	vldr	s14, [r7, #4]
 80029e6:	edd7 7a00 	vldr	s15, [r7]
 80029ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029ee:	edc7 7a05 	vstr	s15, [r7, #20]

    if (duty > 250) duty = 250;
 80029f2:	edd7 7a05 	vldr	s15, [r7, #20]
 80029f6:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002a60 <EncoderSpeed+0x138>
 80029fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a02:	dd01      	ble.n	8002a08 <EncoderSpeed+0xe0>
 8002a04:	4b17      	ldr	r3, [pc, #92]	; (8002a64 <EncoderSpeed+0x13c>)
 8002a06:	617b      	str	r3, [r7, #20]
    if (duty < -250) duty = -250;
 8002a08:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a0c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8002a68 <EncoderSpeed+0x140>
 8002a10:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a18:	d501      	bpl.n	8002a1e <EncoderSpeed+0xf6>
 8002a1a:	4b14      	ldr	r3, [pc, #80]	; (8002a6c <EncoderSpeed+0x144>)
 8002a1c:	617b      	str	r3, [r7, #20]


    previous_speed_error = adjusted_speed;
 8002a1e:	4a14      	ldr	r2, [pc, #80]	; (8002a70 <EncoderSpeed+0x148>)
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	6013      	str	r3, [r2, #0]




    // 
    return duty;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	ee07 3a90 	vmov	s15, r3
}
 8002a2a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a2e:	3718      	adds	r7, #24
 8002a30:	46bd      	mov	sp, r7
 8002a32:	ecbd 8b02 	vpop	{d8}
 8002a36:	bdb0      	pop	{r4, r5, r7, pc}
 8002a38:	d2f1a9fc 	.word	0xd2f1a9fc
 8002a3c:	3f50624d 	.word	0x3f50624d
 8002a40:	44480000 	.word	0x44480000
 8002a44:	45fa0000 	.word	0x45fa0000
 8002a48:	20000684 	.word	0x20000684
 8002a4c:	200158f8 	.word	0x200158f8
 8002a50:	447a0000 	.word	0x447a0000
 8002a54:	447a0000 	.word	0x447a0000
 8002a58:	c47a0000 	.word	0xc47a0000
 8002a5c:	c47a0000 	.word	0xc47a0000
 8002a60:	437a0000 	.word	0x437a0000
 8002a64:	437a0000 	.word	0x437a0000
 8002a68:	c37a0000 	.word	0xc37a0000
 8002a6c:	c37a0000 	.word	0xc37a0000
 8002a70:	20000680 	.word	0x20000680
 8002a74:	00000000 	.word	0x00000000

08002a78 <SpeedControl_NoENC>:



void SpeedControl_NoENC() {
 8002a78:	b5b0      	push	{r4, r5, r7, lr}
 8002a7a:	b08c      	sub	sp, #48	; 0x30
 8002a7c:	af00      	add	r7, sp, #0

//		readSens2();

	     float error = sens_get();
 8002a7e:	f7ff fd81 	bl	8002584 <sens_get>
 8002a82:	ed87 0a07 	vstr	s0, [r7, #28]
	     // PD
	     float derivative = (error - previous_error) / dt;
 8002a86:	4b80      	ldr	r3, [pc, #512]	; (8002c88 <SpeedControl_NoENC+0x210>)
 8002a88:	edd3 7a00 	vldr	s15, [r3]
 8002a8c:	ed97 7a07 	vldr	s14, [r7, #28]
 8002a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a94:	ee17 0a90 	vmov	r0, s15
 8002a98:	f7fd fd56 	bl	8000548 <__aeabi_f2d>
 8002a9c:	a378      	add	r3, pc, #480	; (adr r3, 8002c80 <SpeedControl_NoENC+0x208>)
 8002a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aa2:	f7fd fed3 	bl	800084c <__aeabi_ddiv>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	460b      	mov	r3, r1
 8002aaa:	4610      	mov	r0, r2
 8002aac:	4619      	mov	r1, r3
 8002aae:	f7fe f89b 	bl	8000be8 <__aeabi_d2f>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	61bb      	str	r3, [r7, #24]

	     float P =Kp * error;
 8002ab6:	4b75      	ldr	r3, [pc, #468]	; (8002c8c <SpeedControl_NoENC+0x214>)
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	ed97 7a07 	vldr	s14, [r7, #28]
 8002ac0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ac4:	edc7 7a05 	vstr	s15, [r7, #20]
	     float D =Kd * derivative;
 8002ac8:	4b71      	ldr	r3, [pc, #452]	; (8002c90 <SpeedControl_NoENC+0x218>)
 8002aca:	edd3 7a00 	vldr	s15, [r3]
 8002ace:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ad2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ad6:	edc7 7a04 	vstr	s15, [r7, #16]

	     float output = P + D;
 8002ada:	ed97 7a05 	vldr	s14, [r7, #20]
 8002ade:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ae2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ae6:	edc7 7a03 	vstr	s15, [r7, #12]
	     previous_error = error;
 8002aea:	4a67      	ldr	r2, [pc, #412]	; (8002c88 <SpeedControl_NoENC+0x210>)
 8002aec:	69fb      	ldr	r3, [r7, #28]
 8002aee:	6013      	str	r3, [r2, #0]

	     float sp =EncoderSpeed();
 8002af0:	f7ff ff1a 	bl	8002928 <EncoderSpeed>
 8002af4:	ed87 0a02 	vstr	s0, [r7, #8]

	     float motor_L = output + sp;
 8002af8:	ed97 7a03 	vldr	s14, [r7, #12]
 8002afc:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b04:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	     float motor_R = -output + sp;
 8002b08:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b0c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b10:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b14:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28


	     float max_output = 499;
 8002b18:	4b5e      	ldr	r3, [pc, #376]	; (8002c94 <SpeedControl_NoENC+0x21c>)
 8002b1a:	607b      	str	r3, [r7, #4]


	     float overflow_L = 0;
 8002b1c:	f04f 0300 	mov.w	r3, #0
 8002b20:	627b      	str	r3, [r7, #36]	; 0x24
	     float overflow_R = 0;
 8002b22:	f04f 0300 	mov.w	r3, #0
 8002b26:	623b      	str	r3, [r7, #32]

	     if (motor_L > max_output) {
 8002b28:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b38:	dd0a      	ble.n	8002b50 <SpeedControl_NoENC+0xd8>
	         overflow_L = motor_L - max_output;
 8002b3a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b3e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b46:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	         motor_L = max_output;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b4e:	e018      	b.n	8002b82 <SpeedControl_NoENC+0x10a>
	     } else if (motor_L < -max_output) {
 8002b50:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b54:	eef1 7a67 	vneg.f32	s15, s15
 8002b58:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b5c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b64:	d50d      	bpl.n	8002b82 <SpeedControl_NoENC+0x10a>
	         overflow_L = motor_L - max_output;
 8002b66:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002b6a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b72:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	         motor_L = -max_output;
 8002b76:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b7a:	eef1 7a67 	vneg.f32	s15, s15
 8002b7e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	     }

	     if (motor_R > max_output) {
 8002b82:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002b86:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b92:	dd0a      	ble.n	8002baa <SpeedControl_NoENC+0x132>
	         overflow_R = motor_R - max_output;
 8002b94:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002b98:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ba0:	edc7 7a08 	vstr	s15, [r7, #32]
	         motor_R = max_output;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ba8:	e018      	b.n	8002bdc <SpeedControl_NoENC+0x164>
	     } else if (motor_R < -max_output) {
 8002baa:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bae:	eef1 7a67 	vneg.f32	s15, s15
 8002bb2:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002bb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bbe:	d50d      	bpl.n	8002bdc <SpeedControl_NoENC+0x164>
	         overflow_R = motor_R - max_output;
 8002bc0:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002bc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bc8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bcc:	edc7 7a08 	vstr	s15, [r7, #32]
	         motor_R = -max_output;
 8002bd0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bd4:	eef1 7a67 	vneg.f32	s15, s15
 8002bd8:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	     }



	     if (overflow_L > 0) {
 8002bdc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002be0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002be8:	dd07      	ble.n	8002bfa <SpeedControl_NoENC+0x182>
	         motor_R -= overflow_L;
 8002bea:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002bee:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002bf2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bf6:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	     }
	     if (overflow_L < 0) {
 8002bfa:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002bfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c06:	d507      	bpl.n	8002c18 <SpeedControl_NoENC+0x1a0>
	         motor_R += overflow_L;
 8002c08:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002c0c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002c10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c14:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	     }
	     if (overflow_R > 0) {
 8002c18:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c24:	dd07      	ble.n	8002c36 <SpeedControl_NoENC+0x1be>
	         motor_L -= overflow_R;
 8002c26:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002c2a:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c32:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	     }
	     if (overflow_R < 0) {
 8002c36:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002c3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c42:	d507      	bpl.n	8002c54 <SpeedControl_NoENC+0x1dc>
	         motor_L += overflow_R;
 8002c44:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002c48:	edd7 7a08 	vldr	s15, [r7, #32]
 8002c4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c50:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	     }


	     // 
	     ControlMotor(motor_L, motor_R);
 8002c54:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002c56:	f7fd fc77 	bl	8000548 <__aeabi_f2d>
 8002c5a:	4604      	mov	r4, r0
 8002c5c:	460d      	mov	r5, r1
 8002c5e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002c60:	f7fd fc72 	bl	8000548 <__aeabi_f2d>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	ec43 2b11 	vmov	d1, r2, r3
 8002c6c:	ec45 4b10 	vmov	d0, r4, r5
 8002c70:	f7fe fcfa 	bl	8001668 <ControlMotor>
}
 8002c74:	bf00      	nop
 8002c76:	3730      	adds	r7, #48	; 0x30
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002c7c:	f3af 8000 	nop.w
 8002c80:	d2f1a9fc 	.word	0xd2f1a9fc
 8002c84:	3f50624d 	.word	0x3f50624d
 8002c88:	2000067c 	.word	0x2000067c
 8002c8c:	20000000 	.word	0x20000000
 8002c90:	20000004 	.word	0x20000004
 8002c94:	43f98000 	.word	0x43f98000

08002c98 <BuildSegmentTable>:

uint8_t curSeg = 0;


void BuildSegmentTable(void)
{
 8002c98:	b590      	push	{r4, r7, lr}
 8002c9a:	f6ad 0d24 	subw	sp, sp, #2084	; 0x824
 8002c9e:	af02      	add	r7, sp, #8
    segCnt = marker_cnt - 1;
 8002ca0:	4b47      	ldr	r3, [pc, #284]	; (8002dc0 <BuildSegmentTable+0x128>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	4b46      	ldr	r3, [pc, #280]	; (8002dc4 <BuildSegmentTable+0x12c>)
 8002caa:	701a      	strb	r2, [r3, #0]
    for(uint8_t s = 0; s < segCnt; s++){
 8002cac:	2300      	movs	r3, #0
 8002cae:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 8002cb2:	e078      	b.n	8002da6 <BuildSegmentTable+0x10e>
        uint16_t a = marker_idx[s];
 8002cb4:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002cb8:	4a43      	ldr	r2, [pc, #268]	; (8002dc8 <BuildSegmentTable+0x130>)
 8002cba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cbe:	f8a7 3812 	strh.w	r3, [r7, #2066]	; 0x812
        uint16_t b = marker_idx[s+1];
 8002cc2:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002cc6:	3301      	adds	r3, #1
 8002cc8:	4a3f      	ldr	r2, [pc, #252]	; (8002dc8 <BuildSegmentTable+0x130>)
 8002cca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002cce:	f8a7 3810 	strh.w	r3, [r7, #2064]	; 0x810
        uint16_t n = b - a + 1;
 8002cd2:	f8b7 2810 	ldrh.w	r2, [r7, #2064]	; 0x810
 8002cd6:	f8b7 3812 	ldrh.w	r3, [r7, #2066]	; 0x812
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	3301      	adds	r3, #1
 8002ce0:	f8a7 380e 	strh.w	r3, [r7, #2062]	; 0x80e
        // ---  tmp  ---
        Position pts[256];                // n 
        for(uint16_t i=0;i<n;i++){
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	f8a7 3814 	strh.w	r3, [r7, #2068]	; 0x814
 8002cea:	e029      	b.n	8002d40 <BuildSegmentTable+0xa8>
            pts[i].x = posX[a+i];
 8002cec:	f8b7 2812 	ldrh.w	r2, [r7, #2066]	; 0x812
 8002cf0:	f8b7 3814 	ldrh.w	r3, [r7, #2068]	; 0x814
 8002cf4:	441a      	add	r2, r3
 8002cf6:	f8b7 3814 	ldrh.w	r3, [r7, #2068]	; 0x814
 8002cfa:	4934      	ldr	r1, [pc, #208]	; (8002dcc <BuildSegmentTable+0x134>)
 8002cfc:	0092      	lsls	r2, r2, #2
 8002cfe:	440a      	add	r2, r1
 8002d00:	6812      	ldr	r2, [r2, #0]
 8002d02:	f607 0118 	addw	r1, r7, #2072	; 0x818
 8002d06:	f6a1 0118 	subw	r1, r1, #2072	; 0x818
 8002d0a:	00db      	lsls	r3, r3, #3
 8002d0c:	440b      	add	r3, r1
 8002d0e:	601a      	str	r2, [r3, #0]
            pts[i].y = posY[a+i];
 8002d10:	f8b7 2812 	ldrh.w	r2, [r7, #2066]	; 0x812
 8002d14:	f8b7 3814 	ldrh.w	r3, [r7, #2068]	; 0x814
 8002d18:	441a      	add	r2, r3
 8002d1a:	f8b7 3814 	ldrh.w	r3, [r7, #2068]	; 0x814
 8002d1e:	492c      	ldr	r1, [pc, #176]	; (8002dd0 <BuildSegmentTable+0x138>)
 8002d20:	0092      	lsls	r2, r2, #2
 8002d22:	440a      	add	r2, r1
 8002d24:	6812      	ldr	r2, [r2, #0]
 8002d26:	f607 0118 	addw	r1, r7, #2072	; 0x818
 8002d2a:	f6a1 0118 	subw	r1, r1, #2072	; 0x818
 8002d2e:	00db      	lsls	r3, r3, #3
 8002d30:	440b      	add	r3, r1
 8002d32:	3304      	adds	r3, #4
 8002d34:	601a      	str	r2, [r3, #0]
        for(uint16_t i=0;i<n;i++){
 8002d36:	f8b7 3814 	ldrh.w	r3, [r7, #2068]	; 0x814
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	f8a7 3814 	strh.w	r3, [r7, #2068]	; 0x814
 8002d40:	f8b7 2814 	ldrh.w	r2, [r7, #2068]	; 0x814
 8002d44:	f8b7 380e 	ldrh.w	r3, [r7, #2062]	; 0x80e
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d3cf      	bcc.n	8002cec <BuildSegmentTable+0x54>
        }
        float cx,cy,R;
        fit_circle_kasa(pts, n, &cx,&cy,&R);
 8002d4c:	f607 0404 	addw	r4, r7, #2052	; 0x804
 8002d50:	f607 0208 	addw	r2, r7, #2056	; 0x808
 8002d54:	f8b7 180e 	ldrh.w	r1, [r7, #2062]	; 0x80e
 8002d58:	4638      	mov	r0, r7
 8002d5a:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8002d5e:	9300      	str	r3, [sp, #0]
 8002d60:	4623      	mov	r3, r4
 8002d62:	f000 f999 	bl	8003098 <fit_circle_kasa>
        segTbl[s].R     = R;
 8002d66:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002d6a:	f507 6200 	add.w	r2, r7, #2048	; 0x800
 8002d6e:	6812      	ldr	r2, [r2, #0]
 8002d70:	4918      	ldr	r1, [pc, #96]	; (8002dd4 <BuildSegmentTable+0x13c>)
 8002d72:	00db      	lsls	r3, r3, #3
 8002d74:	440b      	add	r3, r1
 8002d76:	601a      	str	r2, [r3, #0]
        segTbl[s].speed = decideSpeed(R);
 8002d78:	f507 6300 	add.w	r3, r7, #2048	; 0x800
 8002d7c:	edd3 7a00 	vldr	s15, [r3]
 8002d80:	f897 4817 	ldrb.w	r4, [r7, #2071]	; 0x817
 8002d84:	eeb0 0a67 	vmov.f32	s0, s15
 8002d88:	f000 f87e 	bl	8002e88 <decideSpeed>
 8002d8c:	eef0 7a40 	vmov.f32	s15, s0
 8002d90:	4a10      	ldr	r2, [pc, #64]	; (8002dd4 <BuildSegmentTable+0x13c>)
 8002d92:	00e3      	lsls	r3, r4, #3
 8002d94:	4413      	add	r3, r2
 8002d96:	3304      	adds	r3, #4
 8002d98:	edc3 7a00 	vstr	s15, [r3]
    for(uint8_t s = 0; s < segCnt; s++){
 8002d9c:	f897 3817 	ldrb.w	r3, [r7, #2071]	; 0x817
 8002da0:	3301      	adds	r3, #1
 8002da2:	f887 3817 	strb.w	r3, [r7, #2071]	; 0x817
 8002da6:	4b07      	ldr	r3, [pc, #28]	; (8002dc4 <BuildSegmentTable+0x12c>)
 8002da8:	781b      	ldrb	r3, [r3, #0]
 8002daa:	f897 2817 	ldrb.w	r2, [r7, #2071]	; 0x817
 8002dae:	429a      	cmp	r2, r3
 8002db0:	d380      	bcc.n	8002cb4 <BuildSegmentTable+0x1c>
    }
}
 8002db2:	bf00      	nop
 8002db4:	bf00      	nop
 8002db6:	f607 071c 	addw	r7, r7, #2076	; 0x81c
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd90      	pop	{r4, r7, pc}
 8002dbe:	bf00      	nop
 8002dc0:	2000bca4 	.word	0x2000bca4
 8002dc4:	2000bb60 	.word	0x2000bb60
 8002dc8:	2000bb64 	.word	0x2000bb64
 8002dcc:	2000bcac 	.word	0x2000bcac
 8002dd0:	20010ad0 	.word	0x20010ad0
 8002dd4:	2000b668 	.word	0x2000b668

08002dd8 <VelocityPlan>:



void VelocityPlan(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
    if(record_index >= MAX_RECORDS) return;
 8002ddc:	4b21      	ldr	r3, [pc, #132]	; (8002e64 <VelocityPlan+0x8c>)
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	f241 3287 	movw	r2, #4999	; 0x1387
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d83b      	bhi.n	8002e60 <VelocityPlan+0x88>

    // 1) 
    VP_L[record_index] = cnt_L;
 8002de8:	4b1e      	ldr	r3, [pc, #120]	; (8002e64 <VelocityPlan+0x8c>)
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	4619      	mov	r1, r3
 8002dee:	4b1e      	ldr	r3, [pc, #120]	; (8002e68 <VelocityPlan+0x90>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a1e      	ldr	r2, [pc, #120]	; (8002e6c <VelocityPlan+0x94>)
 8002df4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    VP_R[record_index] = cnt_R;
 8002df8:	4b1a      	ldr	r3, [pc, #104]	; (8002e64 <VelocityPlan+0x8c>)
 8002dfa:	881b      	ldrh	r3, [r3, #0]
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4b1c      	ldr	r3, [pc, #112]	; (8002e70 <VelocityPlan+0x98>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a1c      	ldr	r2, [pc, #112]	; (8002e74 <VelocityPlan+0x9c>)
 8002e04:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

    // 2) 
    VP_S[record_index] = marker_flag;
 8002e08:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <VelocityPlan+0x8c>)
 8002e0a:	881b      	ldrh	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	4b1a      	ldr	r3, [pc, #104]	; (8002e78 <VelocityPlan+0xa0>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	b2d9      	uxtb	r1, r3
 8002e14:	4b19      	ldr	r3, [pc, #100]	; (8002e7c <VelocityPlan+0xa4>)
 8002e16:	5499      	strb	r1, [r3, r2]
    if(marker_flag){
 8002e18:	4b17      	ldr	r3, [pc, #92]	; (8002e78 <VelocityPlan+0xa0>)
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d00e      	beq.n	8002e40 <VelocityPlan+0x68>
        marker_idx[marker_cnt++] = record_index;
 8002e22:	4b17      	ldr	r3, [pc, #92]	; (8002e80 <VelocityPlan+0xa8>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	1c5a      	adds	r2, r3, #1
 8002e28:	b2d1      	uxtb	r1, r2
 8002e2a:	4a15      	ldr	r2, [pc, #84]	; (8002e80 <VelocityPlan+0xa8>)
 8002e2c:	7011      	strb	r1, [r2, #0]
 8002e2e:	461a      	mov	r2, r3
 8002e30:	4b0c      	ldr	r3, [pc, #48]	; (8002e64 <VelocityPlan+0x8c>)
 8002e32:	8819      	ldrh	r1, [r3, #0]
 8002e34:	4b13      	ldr	r3, [pc, #76]	; (8002e84 <VelocityPlan+0xac>)
 8002e36:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        marker_flag = 0;
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	; (8002e78 <VelocityPlan+0xa0>)
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	701a      	strb	r2, [r3, #0]
    }

    // 3) 
    if(record_index>0){
 8002e40:	4b08      	ldr	r3, [pc, #32]	; (8002e64 <VelocityPlan+0x8c>)
 8002e42:	881b      	ldrh	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d004      	beq.n	8002e52 <VelocityPlan+0x7a>
        odom_update(record_index);        // x,y posX/Y
 8002e48:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <VelocityPlan+0x8c>)
 8002e4a:	881b      	ldrh	r3, [r3, #0]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f000 f885 	bl	8002f5c <odom_update>
    }

    record_index++;
 8002e52:	4b04      	ldr	r3, [pc, #16]	; (8002e64 <VelocityPlan+0x8c>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	3301      	adds	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	4b02      	ldr	r3, [pc, #8]	; (8002e64 <VelocityPlan+0x8c>)
 8002e5c:	801a      	strh	r2, [r3, #0]
 8002e5e:	e000      	b.n	8002e62 <VelocityPlan+0x8a>
    if(record_index >= MAX_RECORDS) return;
 8002e60:	bf00      	nop
}
 8002e62:	bd80      	pop	{r7, pc}
 8002e64:	2000bca6 	.word	0x2000bca6
 8002e68:	20000694 	.word	0x20000694
 8002e6c:	2000069c 	.word	0x2000069c
 8002e70:	20000698 	.word	0x20000698
 8002e74:	200054bc 	.word	0x200054bc
 8002e78:	2000bca8 	.word	0x2000bca8
 8002e7c:	2000a2dc 	.word	0x2000a2dc
 8002e80:	2000bca4 	.word	0x2000bca4
 8002e84:	2000bb64 	.word	0x2000bb64

08002e88 <decideSpeed>:


float decideSpeed(float R)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	ed87 0a01 	vstr	s0, [r7, #4]
    if(R <= 0.05f) return 0.8f;    //   
 8002e92:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e96:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002ed8 <decideSpeed+0x50>
 8002e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ea2:	d801      	bhi.n	8002ea8 <decideSpeed+0x20>
 8002ea4:	4b0d      	ldr	r3, [pc, #52]	; (8002edc <decideSpeed+0x54>)
 8002ea6:	e00d      	b.n	8002ec4 <decideSpeed+0x3c>
    if(R <= 0.08f) return 1.0f;    //   
 8002ea8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002eac:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002ee0 <decideSpeed+0x58>
 8002eb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eb8:	d802      	bhi.n	8002ec0 <decideSpeed+0x38>
 8002eba:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002ebe:	e001      	b.n	8002ec4 <decideSpeed+0x3c>
    return 1.5f;                   //   .
 8002ec0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
}
 8002ec4:	ee07 3a90 	vmov	s15, r3
 8002ec8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	3d4ccccd 	.word	0x3d4ccccd
 8002edc:	3f4ccccd 	.word	0x3f4ccccd
 8002ee0:	3da3d70a 	.word	0x3da3d70a

08002ee4 <PrintVelocityData>:



void PrintVelocityData() {
 8002ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ee6:	b085      	sub	sp, #20
 8002ee8:	af02      	add	r7, sp, #8
    printf("=== Velocity Data ===\r\n");
 8002eea:	4818      	ldr	r0, [pc, #96]	; (8002f4c <PrintVelocityData+0x68>)
 8002eec:	f005 fb1e 	bl	800852c <puts>
////        printf("%ld, %ld\r\n", VP_L[i], VP_R[i]);
//    	printf("%ld, %ld, %d\r\n", VP_L[i], VP_R[i], VP_S[i]);
//
//
//    }
    for(uint8_t i = 0; i < segCnt; i++){
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	71fb      	strb	r3, [r7, #7]
 8002ef4:	e020      	b.n	8002f38 <PrintVelocityData+0x54>
        printf("Seg[%d]: R = %.2f, Speed = %.2f\r\n", i, segTbl[i].R, segTbl[i].speed);
 8002ef6:	79fe      	ldrb	r6, [r7, #7]
 8002ef8:	79fb      	ldrb	r3, [r7, #7]
 8002efa:	4a15      	ldr	r2, [pc, #84]	; (8002f50 <PrintVelocityData+0x6c>)
 8002efc:	00db      	lsls	r3, r3, #3
 8002efe:	4413      	add	r3, r2
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7fd fb20 	bl	8000548 <__aeabi_f2d>
 8002f08:	4604      	mov	r4, r0
 8002f0a:	460d      	mov	r5, r1
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	4a10      	ldr	r2, [pc, #64]	; (8002f50 <PrintVelocityData+0x6c>)
 8002f10:	00db      	lsls	r3, r3, #3
 8002f12:	4413      	add	r3, r2
 8002f14:	3304      	adds	r3, #4
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7fd fb15 	bl	8000548 <__aeabi_f2d>
 8002f1e:	4602      	mov	r2, r0
 8002f20:	460b      	mov	r3, r1
 8002f22:	e9cd 2300 	strd	r2, r3, [sp]
 8002f26:	4622      	mov	r2, r4
 8002f28:	462b      	mov	r3, r5
 8002f2a:	4631      	mov	r1, r6
 8002f2c:	4809      	ldr	r0, [pc, #36]	; (8002f54 <PrintVelocityData+0x70>)
 8002f2e:	f005 fa77 	bl	8008420 <iprintf>
    for(uint8_t i = 0; i < segCnt; i++){
 8002f32:	79fb      	ldrb	r3, [r7, #7]
 8002f34:	3301      	adds	r3, #1
 8002f36:	71fb      	strb	r3, [r7, #7]
 8002f38:	4b07      	ldr	r3, [pc, #28]	; (8002f58 <PrintVelocityData+0x74>)
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	79fa      	ldrb	r2, [r7, #7]
 8002f3e:	429a      	cmp	r2, r3
 8002f40:	d3d9      	bcc.n	8002ef6 <PrintVelocityData+0x12>
    }

}
 8002f42:	bf00      	nop
 8002f44:	bf00      	nop
 8002f46:	370c      	adds	r7, #12
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f4c:	0800b3a8 	.word	0x0800b3a8
 8002f50:	2000b668 	.word	0x2000b668
 8002f54:	0800b3c0 	.word	0x0800b3c0
 8002f58:	2000bb60 	.word	0x2000bb60

08002f5c <odom_update>:

void odom_update(uint16_t idx)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	ed2d 8b02 	vpush	{d8}
 8002f62:	b086      	sub	sp, #24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	80fb      	strh	r3, [r7, #6]
    if(idx==0) return;
 8002f6a:	88fb      	ldrh	r3, [r7, #6]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d07e      	beq.n	800306e <odom_update+0x112>
    /* 1 */
    float dL = (VP_L[idx] - VP_L[idx-1]) * ENC_MM_PER_CNT;
 8002f70:	88fb      	ldrh	r3, [r7, #6]
 8002f72:	4a42      	ldr	r2, [pc, #264]	; (800307c <odom_update+0x120>)
 8002f74:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002f78:	88fb      	ldrh	r3, [r7, #6]
 8002f7a:	3b01      	subs	r3, #1
 8002f7c:	493f      	ldr	r1, [pc, #252]	; (800307c <odom_update+0x120>)
 8002f7e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002f82:	1ad3      	subs	r3, r2, r3
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f8c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8003080 <odom_update+0x124>
 8002f90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f94:	edc7 7a05 	vstr	s15, [r7, #20]
    float dR = (VP_R[idx] - VP_R[idx-1]) * ENC_MM_PER_CNT;
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	4a3a      	ldr	r2, [pc, #232]	; (8003084 <odom_update+0x128>)
 8002f9c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002fa0:	88fb      	ldrh	r3, [r7, #6]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	4937      	ldr	r1, [pc, #220]	; (8003084 <odom_update+0x128>)
 8002fa6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	ee07 3a90 	vmov	s15, r3
 8002fb0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb4:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8003080 <odom_update+0x124>
 8002fb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fbc:	edc7 7a04 	vstr	s15, [r7, #16]

    float dS = (dL + dR) * 0.5f;
 8002fc0:	ed97 7a05 	vldr	s14, [r7, #20]
 8002fc4:	edd7 7a04 	vldr	s15, [r7, #16]
 8002fc8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fcc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002fd0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002fd4:	edc7 7a03 	vstr	s15, [r7, #12]
    static float theta = 0.0f;
    theta += (dR - dL) / TREAD_MM;
 8002fd8:	ed97 7a04 	vldr	s14, [r7, #16]
 8002fdc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fe0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fe4:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003088 <odom_update+0x12c>
 8002fe8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002fec:	4b27      	ldr	r3, [pc, #156]	; (800308c <odom_update+0x130>)
 8002fee:	edd3 7a00 	vldr	s15, [r3]
 8002ff2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ff6:	4b25      	ldr	r3, [pc, #148]	; (800308c <odom_update+0x130>)
 8002ff8:	edc3 7a00 	vstr	s15, [r3]

    posX[idx] = posX[idx-1] + dS * cosf(theta);
 8002ffc:	88fb      	ldrh	r3, [r7, #6]
 8002ffe:	3b01      	subs	r3, #1
 8003000:	4a23      	ldr	r2, [pc, #140]	; (8003090 <odom_update+0x134>)
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	ed93 8a00 	vldr	s16, [r3]
 800300a:	4b20      	ldr	r3, [pc, #128]	; (800308c <odom_update+0x130>)
 800300c:	edd3 7a00 	vldr	s15, [r3]
 8003010:	eeb0 0a67 	vmov.f32	s0, s15
 8003014:	f007 fb3e 	bl	800a694 <cosf>
 8003018:	eeb0 7a40 	vmov.f32	s14, s0
 800301c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003020:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003024:	88fb      	ldrh	r3, [r7, #6]
 8003026:	ee78 7a27 	vadd.f32	s15, s16, s15
 800302a:	4a19      	ldr	r2, [pc, #100]	; (8003090 <odom_update+0x134>)
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4413      	add	r3, r2
 8003030:	edc3 7a00 	vstr	s15, [r3]
    posY[idx] = posY[idx-1] + dS * sinf(theta);
 8003034:	88fb      	ldrh	r3, [r7, #6]
 8003036:	3b01      	subs	r3, #1
 8003038:	4a16      	ldr	r2, [pc, #88]	; (8003094 <odom_update+0x138>)
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	ed93 8a00 	vldr	s16, [r3]
 8003042:	4b12      	ldr	r3, [pc, #72]	; (800308c <odom_update+0x130>)
 8003044:	edd3 7a00 	vldr	s15, [r3]
 8003048:	eeb0 0a67 	vmov.f32	s0, s15
 800304c:	f007 fb66 	bl	800a71c <sinf>
 8003050:	eeb0 7a40 	vmov.f32	s14, s0
 8003054:	edd7 7a03 	vldr	s15, [r7, #12]
 8003058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800305c:	88fb      	ldrh	r3, [r7, #6]
 800305e:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003062:	4a0c      	ldr	r2, [pc, #48]	; (8003094 <odom_update+0x138>)
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	4413      	add	r3, r2
 8003068:	edc3 7a00 	vstr	s15, [r3]
 800306c:	e000      	b.n	8003070 <odom_update+0x114>
    if(idx==0) return;
 800306e:	bf00      	nop
}
 8003070:	3718      	adds	r7, #24
 8003072:	46bd      	mov	sp, r7
 8003074:	ecbd 8b02 	vpop	{d8}
 8003078:	bd80      	pop	{r7, pc}
 800307a:	bf00      	nop
 800307c:	2000069c 	.word	0x2000069c
 8003080:	3bd31d73 	.word	0x3bd31d73
 8003084:	200054bc 	.word	0x200054bc
 8003088:	40a428f6 	.word	0x40a428f6
 800308c:	200158fc 	.word	0x200158fc
 8003090:	2000bcac 	.word	0x2000bcac
 8003094:	20010ad0 	.word	0x20010ad0

08003098 <fit_circle_kasa>:

void fit_circle_kasa(Position* pts, uint16_t n,
                     float* cx, float* cy, float* R)
{
 8003098:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800309c:	b0b8      	sub	sp, #224	; 0xe0
 800309e:	af00      	add	r7, sp, #0
 80030a0:	60f8      	str	r0, [r7, #12]
 80030a2:	607a      	str	r2, [r7, #4]
 80030a4:	603b      	str	r3, [r7, #0]
 80030a6:	460b      	mov	r3, r1
 80030a8:	817b      	strh	r3, [r7, #10]
    if(n < 3){                 /*    */
 80030aa:	897b      	ldrh	r3, [r7, #10]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d80d      	bhi.n	80030cc <fit_circle_kasa+0x34>
        *cx = *cy = 0.0f;  *R = INFINITY;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	f04f 0200 	mov.w	r2, #0
 80030b6:	601a      	str	r2, [r3, #0]
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681a      	ldr	r2, [r3, #0]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80030c4:	f04f 42ff 	mov.w	r2, #2139095040	; 0x7f800000
 80030c8:	601a      	str	r2, [r3, #0]
        return;
 80030ca:	e2ae      	b.n	800362a <fit_circle_kasa+0x592>
    }

    /* ----------  ---------- */
    double Sx=0, Sy=0, Sx2=0, Sy2=0, Sx3=0, Sy3=0, Sxy=0, Sx2y=0, Sxy2=0;
 80030cc:	f04f 0200 	mov.w	r2, #0
 80030d0:	f04f 0300 	mov.w	r3, #0
 80030d4:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
 80030d8:	f04f 0200 	mov.w	r2, #0
 80030dc:	f04f 0300 	mov.w	r3, #0
 80030e0:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
 80030e4:	f04f 0200 	mov.w	r2, #0
 80030e8:	f04f 0300 	mov.w	r3, #0
 80030ec:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
 80030f0:	f04f 0200 	mov.w	r2, #0
 80030f4:	f04f 0300 	mov.w	r3, #0
 80030f8:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
 80030fc:	f04f 0200 	mov.w	r2, #0
 8003100:	f04f 0300 	mov.w	r3, #0
 8003104:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	f04f 0300 	mov.w	r3, #0
 8003110:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
 8003114:	f04f 0200 	mov.w	r2, #0
 8003118:	f04f 0300 	mov.w	r3, #0
 800311c:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
 800312c:	f04f 0200 	mov.w	r2, #0
 8003130:	f04f 0300 	mov.w	r3, #0
 8003134:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98

    for(uint16_t i=0; i<n; i++){
 8003138:	2300      	movs	r3, #0
 800313a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 800313e:	e0aa      	b.n	8003296 <fit_circle_kasa+0x1fe>
        double x = pts[i].x;
 8003140:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	4413      	add	r3, r2
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f7fd f9fb 	bl	8000548 <__aeabi_f2d>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
        double y = pts[i].y;
 800315a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	68fa      	ldr	r2, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4618      	mov	r0, r3
 8003168:	f7fd f9ee 	bl	8000548 <__aeabi_f2d>
 800316c:	4602      	mov	r2, r0
 800316e:	460b      	mov	r3, r1
 8003170:	e9c7 2308 	strd	r2, r3, [r7, #32]
        double x2 = x*x;
 8003174:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003178:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800317c:	f7fd fa3c 	bl	80005f8 <__aeabi_dmul>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	e9c7 2306 	strd	r2, r3, [r7, #24]
        double y2 = y*y;
 8003188:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800318c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003190:	f7fd fa32 	bl	80005f8 <__aeabi_dmul>
 8003194:	4602      	mov	r2, r0
 8003196:	460b      	mov	r3, r1
 8003198:	e9c7 2304 	strd	r2, r3, [r7, #16]

        Sx   += x;
 800319c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031a0:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80031a4:	f7fd f872 	bl	800028c <__adddf3>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	e9c7 2336 	strd	r2, r3, [r7, #216]	; 0xd8
        Sy   += y;
 80031b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80031b4:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80031b8:	f7fd f868 	bl	800028c <__adddf3>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	e9c7 2334 	strd	r2, r3, [r7, #208]	; 0xd0
        Sx2  += x2;
 80031c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031c8:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80031cc:	f7fd f85e 	bl	800028c <__adddf3>
 80031d0:	4602      	mov	r2, r0
 80031d2:	460b      	mov	r3, r1
 80031d4:	e9c7 2332 	strd	r2, r3, [r7, #200]	; 0xc8
        Sy2  += y2;
 80031d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80031dc:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 80031e0:	f7fd f854 	bl	800028c <__adddf3>
 80031e4:	4602      	mov	r2, r0
 80031e6:	460b      	mov	r3, r1
 80031e8:	e9c7 2330 	strd	r2, r3, [r7, #192]	; 0xc0
        Sx3  += x2*x;
 80031ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80031f0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80031f4:	f7fd fa00 	bl	80005f8 <__aeabi_dmul>
 80031f8:	4602      	mov	r2, r0
 80031fa:	460b      	mov	r3, r1
 80031fc:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003200:	f7fd f844 	bl	800028c <__adddf3>
 8003204:	4602      	mov	r2, r0
 8003206:	460b      	mov	r3, r1
 8003208:	e9c7 232e 	strd	r2, r3, [r7, #184]	; 0xb8
        Sy3  += y2*y;
 800320c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003210:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003214:	f7fd f9f0 	bl	80005f8 <__aeabi_dmul>
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003220:	f7fd f834 	bl	800028c <__adddf3>
 8003224:	4602      	mov	r2, r0
 8003226:	460b      	mov	r3, r1
 8003228:	e9c7 232c 	strd	r2, r3, [r7, #176]	; 0xb0
        Sxy  += x*y;
 800322c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003230:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003234:	f7fd f9e0 	bl	80005f8 <__aeabi_dmul>
 8003238:	4602      	mov	r2, r0
 800323a:	460b      	mov	r3, r1
 800323c:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 8003240:	f7fd f824 	bl	800028c <__adddf3>
 8003244:	4602      	mov	r2, r0
 8003246:	460b      	mov	r3, r1
 8003248:	e9c7 232a 	strd	r2, r3, [r7, #168]	; 0xa8
        Sx2y += x2*y;
 800324c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003250:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003254:	f7fd f9d0 	bl	80005f8 <__aeabi_dmul>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
 800325c:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003260:	f7fd f814 	bl	800028c <__adddf3>
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	e9c7 2328 	strd	r2, r3, [r7, #160]	; 0xa0
        Sxy2 += x*y2;
 800326c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003270:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003274:	f7fd f9c0 	bl	80005f8 <__aeabi_dmul>
 8003278:	4602      	mov	r2, r0
 800327a:	460b      	mov	r3, r1
 800327c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003280:	f7fd f804 	bl	800028c <__adddf3>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
    for(uint16_t i=0; i<n; i++){
 800328c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8003290:	3301      	adds	r3, #1
 8003292:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8003296:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800329a:	897b      	ldrh	r3, [r7, #10]
 800329c:	429a      	cmp	r2, r3
 800329e:	f4ff af4f 	bcc.w	8003140 <fit_circle_kasa+0xa8>
    }

    /* ---------- Kasa  ---------- */
    double C = n * Sx2 - Sx*Sx;
 80032a2:	897b      	ldrh	r3, [r7, #10]
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fd f93d 	bl	8000524 <__aeabi_i2d>
 80032aa:	e9d7 2332 	ldrd	r2, r3, [r7, #200]	; 0xc8
 80032ae:	f7fd f9a3 	bl	80005f8 <__aeabi_dmul>
 80032b2:	4602      	mov	r2, r0
 80032b4:	460b      	mov	r3, r1
 80032b6:	4690      	mov	r8, r2
 80032b8:	4699      	mov	r9, r3
 80032ba:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 80032be:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80032c2:	f7fd f999 	bl	80005f8 <__aeabi_dmul>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4640      	mov	r0, r8
 80032cc:	4649      	mov	r1, r9
 80032ce:	f7fc ffdb 	bl	8000288 <__aeabi_dsub>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
    double D = n * Sxy - Sx*Sy;
 80032da:	897b      	ldrh	r3, [r7, #10]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd f921 	bl	8000524 <__aeabi_i2d>
 80032e2:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80032e6:	f7fd f987 	bl	80005f8 <__aeabi_dmul>
 80032ea:	4602      	mov	r2, r0
 80032ec:	460b      	mov	r3, r1
 80032ee:	4690      	mov	r8, r2
 80032f0:	4699      	mov	r9, r3
 80032f2:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80032f6:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 80032fa:	f7fd f97d 	bl	80005f8 <__aeabi_dmul>
 80032fe:	4602      	mov	r2, r0
 8003300:	460b      	mov	r3, r1
 8003302:	4640      	mov	r0, r8
 8003304:	4649      	mov	r1, r9
 8003306:	f7fc ffbf 	bl	8000288 <__aeabi_dsub>
 800330a:	4602      	mov	r2, r0
 800330c:	460b      	mov	r3, r1
 800330e:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
    double E = n * Sx3 + n * Sxy2 - (Sx2 + Sy2)*Sx;
 8003312:	897b      	ldrh	r3, [r7, #10]
 8003314:	4618      	mov	r0, r3
 8003316:	f7fd f905 	bl	8000524 <__aeabi_i2d>
 800331a:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800331e:	f7fd f96b 	bl	80005f8 <__aeabi_dmul>
 8003322:	4602      	mov	r2, r0
 8003324:	460b      	mov	r3, r1
 8003326:	4690      	mov	r8, r2
 8003328:	4699      	mov	r9, r3
 800332a:	897b      	ldrh	r3, [r7, #10]
 800332c:	4618      	mov	r0, r3
 800332e:	f7fd f8f9 	bl	8000524 <__aeabi_i2d>
 8003332:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 8003336:	f7fd f95f 	bl	80005f8 <__aeabi_dmul>
 800333a:	4602      	mov	r2, r0
 800333c:	460b      	mov	r3, r1
 800333e:	4640      	mov	r0, r8
 8003340:	4649      	mov	r1, r9
 8003342:	f7fc ffa3 	bl	800028c <__adddf3>
 8003346:	4602      	mov	r2, r0
 8003348:	460b      	mov	r3, r1
 800334a:	4690      	mov	r8, r2
 800334c:	4699      	mov	r9, r3
 800334e:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8003352:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003356:	f7fc ff99 	bl	800028c <__adddf3>
 800335a:	4602      	mov	r2, r0
 800335c:	460b      	mov	r3, r1
 800335e:	4610      	mov	r0, r2
 8003360:	4619      	mov	r1, r3
 8003362:	e9d7 2336 	ldrd	r2, r3, [r7, #216]	; 0xd8
 8003366:	f7fd f947 	bl	80005f8 <__aeabi_dmul>
 800336a:	4602      	mov	r2, r0
 800336c:	460b      	mov	r3, r1
 800336e:	4640      	mov	r0, r8
 8003370:	4649      	mov	r1, r9
 8003372:	f7fc ff89 	bl	8000288 <__aeabi_dsub>
 8003376:	4602      	mov	r2, r0
 8003378:	460b      	mov	r3, r1
 800337a:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    double G = n * Sy2 - Sy*Sy;
 800337e:	897b      	ldrh	r3, [r7, #10]
 8003380:	4618      	mov	r0, r3
 8003382:	f7fd f8cf 	bl	8000524 <__aeabi_i2d>
 8003386:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800338a:	f7fd f935 	bl	80005f8 <__aeabi_dmul>
 800338e:	4602      	mov	r2, r0
 8003390:	460b      	mov	r3, r1
 8003392:	4690      	mov	r8, r2
 8003394:	4699      	mov	r9, r3
 8003396:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800339a:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800339e:	f7fd f92b 	bl	80005f8 <__aeabi_dmul>
 80033a2:	4602      	mov	r2, r0
 80033a4:	460b      	mov	r3, r1
 80033a6:	4640      	mov	r0, r8
 80033a8:	4649      	mov	r1, r9
 80033aa:	f7fc ff6d 	bl	8000288 <__aeabi_dsub>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
    double H = n * Sx2y + n * Sy3 - (Sx2 + Sy2)*Sy;
 80033b6:	897b      	ldrh	r3, [r7, #10]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fd f8b3 	bl	8000524 <__aeabi_i2d>
 80033be:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 80033c2:	f7fd f919 	bl	80005f8 <__aeabi_dmul>
 80033c6:	4602      	mov	r2, r0
 80033c8:	460b      	mov	r3, r1
 80033ca:	4690      	mov	r8, r2
 80033cc:	4699      	mov	r9, r3
 80033ce:	897b      	ldrh	r3, [r7, #10]
 80033d0:	4618      	mov	r0, r3
 80033d2:	f7fd f8a7 	bl	8000524 <__aeabi_i2d>
 80033d6:	e9d7 232c 	ldrd	r2, r3, [r7, #176]	; 0xb0
 80033da:	f7fd f90d 	bl	80005f8 <__aeabi_dmul>
 80033de:	4602      	mov	r2, r0
 80033e0:	460b      	mov	r3, r1
 80033e2:	4640      	mov	r0, r8
 80033e4:	4649      	mov	r1, r9
 80033e6:	f7fc ff51 	bl	800028c <__adddf3>
 80033ea:	4602      	mov	r2, r0
 80033ec:	460b      	mov	r3, r1
 80033ee:	4690      	mov	r8, r2
 80033f0:	4699      	mov	r9, r3
 80033f2:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 80033f6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80033fa:	f7fc ff47 	bl	800028c <__adddf3>
 80033fe:	4602      	mov	r2, r0
 8003400:	460b      	mov	r3, r1
 8003402:	4610      	mov	r0, r2
 8003404:	4619      	mov	r1, r3
 8003406:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800340a:	f7fd f8f5 	bl	80005f8 <__aeabi_dmul>
 800340e:	4602      	mov	r2, r0
 8003410:	460b      	mov	r3, r1
 8003412:	4640      	mov	r0, r8
 8003414:	4649      	mov	r1, r9
 8003416:	f7fc ff37 	bl	8000288 <__aeabi_dsub>
 800341a:	4602      	mov	r2, r0
 800341c:	460b      	mov	r3, r1
 800341e:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58

    double denom = 2.0*(C*G - D*D);
 8003422:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8003426:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 800342a:	f7fd f8e5 	bl	80005f8 <__aeabi_dmul>
 800342e:	4602      	mov	r2, r0
 8003430:	460b      	mov	r3, r1
 8003432:	4690      	mov	r8, r2
 8003434:	4699      	mov	r9, r3
 8003436:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800343a:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800343e:	f7fd f8db 	bl	80005f8 <__aeabi_dmul>
 8003442:	4602      	mov	r2, r0
 8003444:	460b      	mov	r3, r1
 8003446:	4640      	mov	r0, r8
 8003448:	4649      	mov	r1, r9
 800344a:	f7fc ff1d 	bl	8000288 <__aeabi_dsub>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4610      	mov	r0, r2
 8003454:	4619      	mov	r1, r3
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	f7fc ff17 	bl	800028c <__adddf3>
 800345e:	4602      	mov	r2, r0
 8003460:	460b      	mov	r3, r1
 8003462:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    if(fabs(denom) < 1e-12){   /*    */
 8003466:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8003468:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800346a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800346e:	a372      	add	r3, pc, #456	; (adr r3, 8003638 <fit_circle_kasa+0x5a0>)
 8003470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003474:	4620      	mov	r0, r4
 8003476:	4629      	mov	r1, r5
 8003478:	f7fd fb30 	bl	8000adc <__aeabi_dcmplt>
 800347c:	4603      	mov	r3, r0
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00d      	beq.n	800349e <fit_circle_kasa+0x406>
        *cx = *cy = 0.0f;  *R = INFINITY;
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	f04f 0200 	mov.w	r2, #0
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	601a      	str	r2, [r3, #0]
 8003492:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003496:	f04f 42ff 	mov.w	r2, #2139095040	; 0x7f800000
 800349a:	601a      	str	r2, [r3, #0]
        return;
 800349c:	e0c5      	b.n	800362a <fit_circle_kasa+0x592>
    }

    /* ----------  (a,b) ---------- */
    double a = (G*E - D*H) / denom;
 800349e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80034a2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80034a6:	f7fd f8a7 	bl	80005f8 <__aeabi_dmul>
 80034aa:	4602      	mov	r2, r0
 80034ac:	460b      	mov	r3, r1
 80034ae:	4614      	mov	r4, r2
 80034b0:	461d      	mov	r5, r3
 80034b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80034b6:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80034ba:	f7fd f89d 	bl	80005f8 <__aeabi_dmul>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4620      	mov	r0, r4
 80034c4:	4629      	mov	r1, r5
 80034c6:	f7fc fedf 	bl	8000288 <__aeabi_dsub>
 80034ca:	4602      	mov	r2, r0
 80034cc:	460b      	mov	r3, r1
 80034ce:	4610      	mov	r0, r2
 80034d0:	4619      	mov	r1, r3
 80034d2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80034d6:	f7fd f9b9 	bl	800084c <__aeabi_ddiv>
 80034da:	4602      	mov	r2, r0
 80034dc:	460b      	mov	r3, r1
 80034de:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double b = (C*H - D*E) / denom;
 80034e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80034e6:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80034ea:	f7fd f885 	bl	80005f8 <__aeabi_dmul>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4614      	mov	r4, r2
 80034f4:	461d      	mov	r5, r3
 80034f6:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80034fa:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 80034fe:	f7fd f87b 	bl	80005f8 <__aeabi_dmul>
 8003502:	4602      	mov	r2, r0
 8003504:	460b      	mov	r3, r1
 8003506:	4620      	mov	r0, r4
 8003508:	4629      	mov	r1, r5
 800350a:	f7fc febd 	bl	8000288 <__aeabi_dsub>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	4610      	mov	r0, r2
 8003514:	4619      	mov	r1, r3
 8003516:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800351a:	f7fd f997 	bl	800084c <__aeabi_ddiv>
 800351e:	4602      	mov	r2, r0
 8003520:	460b      	mov	r3, r1
 8003522:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    *cx = (float)a;
 8003526:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800352a:	f7fd fb5d 	bl	8000be8 <__aeabi_d2f>
 800352e:	4602      	mov	r2, r0
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	601a      	str	r2, [r3, #0]
    *cy = (float)b;
 8003534:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8003538:	f7fd fb56 	bl	8000be8 <__aeabi_d2f>
 800353c:	4602      	mov	r2, r0
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	601a      	str	r2, [r3, #0]

    /* ----------  ---------- */
    double rSum = 0.0;
 8003542:	f04f 0200 	mov.w	r2, #0
 8003546:	f04f 0300 	mov.w	r3, #0
 800354a:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
    for(uint16_t i=0; i<n; i++){
 800354e:	2300      	movs	r3, #0
 8003550:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 8003554:	e050      	b.n	80035f8 <fit_circle_kasa+0x560>
        double dx = pts[i].x - a;
 8003556:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4413      	add	r3, r2
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4618      	mov	r0, r3
 8003564:	f7fc fff0 	bl	8000548 <__aeabi_f2d>
 8003568:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800356c:	f7fc fe8c 	bl	8000288 <__aeabi_dsub>
 8003570:	4602      	mov	r2, r0
 8003572:	460b      	mov	r3, r1
 8003574:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
        double dy = pts[i].y - b;
 8003578:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800357c:	00db      	lsls	r3, r3, #3
 800357e:	68fa      	ldr	r2, [r7, #12]
 8003580:	4413      	add	r3, r2
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	4618      	mov	r0, r3
 8003586:	f7fc ffdf 	bl	8000548 <__aeabi_f2d>
 800358a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800358e:	f7fc fe7b 	bl	8000288 <__aeabi_dsub>
 8003592:	4602      	mov	r2, r0
 8003594:	460b      	mov	r3, r1
 8003596:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
        rSum += sqrt(dx*dx + dy*dy);
 800359a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800359e:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80035a2:	f7fd f829 	bl	80005f8 <__aeabi_dmul>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4614      	mov	r4, r2
 80035ac:	461d      	mov	r5, r3
 80035ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80035b2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80035b6:	f7fd f81f 	bl	80005f8 <__aeabi_dmul>
 80035ba:	4602      	mov	r2, r0
 80035bc:	460b      	mov	r3, r1
 80035be:	4620      	mov	r0, r4
 80035c0:	4629      	mov	r1, r5
 80035c2:	f7fc fe63 	bl	800028c <__adddf3>
 80035c6:	4602      	mov	r2, r0
 80035c8:	460b      	mov	r3, r1
 80035ca:	ec43 2b17 	vmov	d7, r2, r3
 80035ce:	eeb0 0a47 	vmov.f32	s0, s14
 80035d2:	eef0 0a67 	vmov.f32	s1, s15
 80035d6:	f007 f8e7 	bl	800a7a8 <sqrt>
 80035da:	ec53 2b10 	vmov	r2, r3, d0
 80035de:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80035e2:	f7fc fe53 	bl	800028c <__adddf3>
 80035e6:	4602      	mov	r2, r0
 80035e8:	460b      	mov	r3, r1
 80035ea:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
    for(uint16_t i=0; i<n; i++){
 80035ee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 80035f2:	3301      	adds	r3, #1
 80035f4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 80035f8:	f8b7 2086 	ldrh.w	r2, [r7, #134]	; 0x86
 80035fc:	897b      	ldrh	r3, [r7, #10]
 80035fe:	429a      	cmp	r2, r3
 8003600:	d3a9      	bcc.n	8003556 <fit_circle_kasa+0x4be>
    }
    *R = (float)(rSum / n);
 8003602:	897b      	ldrh	r3, [r7, #10]
 8003604:	4618      	mov	r0, r3
 8003606:	f7fc ff8d 	bl	8000524 <__aeabi_i2d>
 800360a:	4602      	mov	r2, r0
 800360c:	460b      	mov	r3, r1
 800360e:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 8003612:	f7fd f91b 	bl	800084c <__aeabi_ddiv>
 8003616:	4602      	mov	r2, r0
 8003618:	460b      	mov	r3, r1
 800361a:	4610      	mov	r0, r2
 800361c:	4619      	mov	r1, r3
 800361e:	f7fd fae3 	bl	8000be8 <__aeabi_d2f>
 8003622:	4602      	mov	r2, r0
 8003624:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003628:	601a      	str	r2, [r3, #0]
}
 800362a:	37e0      	adds	r7, #224	; 0xe0
 800362c:	46bd      	mov	sp, r7
 800362e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003632:	bf00      	nop
 8003634:	f3af 8000 	nop.w
 8003638:	812dea11 	.word	0x812dea11
 800363c:	3d719799 	.word	0x3d719799

08003640 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003646:	2300      	movs	r3, #0
 8003648:	607b      	str	r3, [r7, #4]
 800364a:	4b10      	ldr	r3, [pc, #64]	; (800368c <HAL_MspInit+0x4c>)
 800364c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800364e:	4a0f      	ldr	r2, [pc, #60]	; (800368c <HAL_MspInit+0x4c>)
 8003650:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003654:	6453      	str	r3, [r2, #68]	; 0x44
 8003656:	4b0d      	ldr	r3, [pc, #52]	; (800368c <HAL_MspInit+0x4c>)
 8003658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800365a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800365e:	607b      	str	r3, [r7, #4]
 8003660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003662:	2300      	movs	r3, #0
 8003664:	603b      	str	r3, [r7, #0]
 8003666:	4b09      	ldr	r3, [pc, #36]	; (800368c <HAL_MspInit+0x4c>)
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	4a08      	ldr	r2, [pc, #32]	; (800368c <HAL_MspInit+0x4c>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003670:	6413      	str	r3, [r2, #64]	; 0x40
 8003672:	4b06      	ldr	r3, [pc, #24]	; (800368c <HAL_MspInit+0x4c>)
 8003674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800367e:	bf00      	nop
 8003680:	370c      	adds	r7, #12
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	40023800 	.word	0x40023800

08003690 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08c      	sub	sp, #48	; 0x30
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003698:	f107 031c 	add.w	r3, r7, #28
 800369c:	2200      	movs	r2, #0
 800369e:	601a      	str	r2, [r3, #0]
 80036a0:	605a      	str	r2, [r3, #4]
 80036a2:	609a      	str	r2, [r3, #8]
 80036a4:	60da      	str	r2, [r3, #12]
 80036a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a49      	ldr	r2, [pc, #292]	; (80037d4 <HAL_ADC_MspInit+0x144>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	f040 808c 	bne.w	80037cc <HAL_ADC_MspInit+0x13c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80036b4:	2300      	movs	r3, #0
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	4b47      	ldr	r3, [pc, #284]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036bc:	4a46      	ldr	r2, [pc, #280]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036c2:	6453      	str	r3, [r2, #68]	; 0x44
 80036c4:	4b44      	ldr	r3, [pc, #272]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036d0:	2300      	movs	r3, #0
 80036d2:	617b      	str	r3, [r7, #20]
 80036d4:	4b40      	ldr	r3, [pc, #256]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036d8:	4a3f      	ldr	r2, [pc, #252]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036da:	f043 0304 	orr.w	r3, r3, #4
 80036de:	6313      	str	r3, [r2, #48]	; 0x30
 80036e0:	4b3d      	ldr	r3, [pc, #244]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	f003 0304 	and.w	r3, r3, #4
 80036e8:	617b      	str	r3, [r7, #20]
 80036ea:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ec:	2300      	movs	r3, #0
 80036ee:	613b      	str	r3, [r7, #16]
 80036f0:	4b39      	ldr	r3, [pc, #228]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f4:	4a38      	ldr	r2, [pc, #224]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	6313      	str	r3, [r2, #48]	; 0x30
 80036fc:	4b36      	ldr	r3, [pc, #216]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 80036fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003708:	2300      	movs	r3, #0
 800370a:	60fb      	str	r3, [r7, #12]
 800370c:	4b32      	ldr	r3, [pc, #200]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 800370e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003710:	4a31      	ldr	r2, [pc, #196]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 8003712:	f043 0302 	orr.w	r3, r3, #2
 8003716:	6313      	str	r3, [r2, #48]	; 0x30
 8003718:	4b2f      	ldr	r3, [pc, #188]	; (80037d8 <HAL_ADC_MspInit+0x148>)
 800371a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371c:	f003 0302 	and.w	r3, r3, #2
 8003720:	60fb      	str	r3, [r7, #12]
 8003722:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = LINE_Sens13_ADC1_in11_Pin|LINE_Sens12_ADC1_in12_Pin|LINE_Sens11_ADC1_in13_Pin|LINE_Sens4_ADC1_in14_Pin
 8003724:	233e      	movs	r3, #62	; 0x3e
 8003726:	61fb      	str	r3, [r7, #28]
                          |LINE_Sens3_ADC1_in15_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003728:	2303      	movs	r3, #3
 800372a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800372c:	2300      	movs	r3, #0
 800372e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003730:	f107 031c 	add.w	r3, r7, #28
 8003734:	4619      	mov	r1, r3
 8003736:	4829      	ldr	r0, [pc, #164]	; (80037dc <HAL_ADC_MspInit+0x14c>)
 8003738:	f001 fd30 	bl	800519c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LINE_Sens10_ADC1_in0_Pin|LINE_Sens9_ADC1_in1_Pin|LINE_Sens8_ADC1_in2_Pin|LINE_Sens7_ADC1_in3_Pin
 800373c:	233f      	movs	r3, #63	; 0x3f
 800373e:	61fb      	str	r3, [r7, #28]
                          |LINE_Sens6_ADC1_in4_Pin|LINE_Sens5_ADC1_in5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003740:	2303      	movs	r3, #3
 8003742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003744:	2300      	movs	r3, #0
 8003746:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003748:	f107 031c 	add.w	r3, r7, #28
 800374c:	4619      	mov	r1, r3
 800374e:	4824      	ldr	r0, [pc, #144]	; (80037e0 <HAL_ADC_MspInit+0x150>)
 8003750:	f001 fd24 	bl	800519c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LINE_Sens2_ADC1_in8_Pin|LINE_Sens1_ADC1_in9_Pin;
 8003754:	2303      	movs	r3, #3
 8003756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003758:	2303      	movs	r3, #3
 800375a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375c:	2300      	movs	r3, #0
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003760:	f107 031c 	add.w	r3, r7, #28
 8003764:	4619      	mov	r1, r3
 8003766:	481f      	ldr	r0, [pc, #124]	; (80037e4 <HAL_ADC_MspInit+0x154>)
 8003768:	f001 fd18 	bl	800519c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800376c:	4b1e      	ldr	r3, [pc, #120]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 800376e:	4a1f      	ldr	r2, [pc, #124]	; (80037ec <HAL_ADC_MspInit+0x15c>)
 8003770:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003772:	4b1d      	ldr	r3, [pc, #116]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 8003774:	2200      	movs	r2, #0
 8003776:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003778:	4b1b      	ldr	r3, [pc, #108]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 800377a:	2200      	movs	r2, #0
 800377c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800377e:	4b1a      	ldr	r3, [pc, #104]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 8003780:	2200      	movs	r2, #0
 8003782:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003784:	4b18      	ldr	r3, [pc, #96]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 8003786:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800378a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800378c:	4b16      	ldr	r3, [pc, #88]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 800378e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003792:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003794:	4b14      	ldr	r3, [pc, #80]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 8003796:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800379a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800379c:	4b12      	ldr	r3, [pc, #72]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 800379e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80037a2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80037a4:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80037aa:	4b0f      	ldr	r3, [pc, #60]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 80037ac:	2200      	movs	r2, #0
 80037ae:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80037b0:	480d      	ldr	r0, [pc, #52]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 80037b2:	f001 f983 	bl	8004abc <HAL_DMA_Init>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <HAL_ADC_MspInit+0x130>
    {
      Error_Handler();
 80037bc:	f7fe fe2c 	bl	8002418 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a09      	ldr	r2, [pc, #36]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 80037c4:	639a      	str	r2, [r3, #56]	; 0x38
 80037c6:	4a08      	ldr	r2, [pc, #32]	; (80037e8 <HAL_ADC_MspInit+0x158>)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80037cc:	bf00      	nop
 80037ce:	3730      	adds	r7, #48	; 0x30
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	40012000 	.word	0x40012000
 80037d8:	40023800 	.word	0x40023800
 80037dc:	40020800 	.word	0x40020800
 80037e0:	40020000 	.word	0x40020000
 80037e4:	40020400 	.word	0x40020400
 80037e8:	20000290 	.word	0x20000290
 80037ec:	40026410 	.word	0x40026410

080037f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b08a      	sub	sp, #40	; 0x28
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f8:	f107 0314 	add.w	r3, r7, #20
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a19      	ldr	r2, [pc, #100]	; (8003874 <HAL_I2C_MspInit+0x84>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d12c      	bne.n	800386c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003812:	2300      	movs	r3, #0
 8003814:	613b      	str	r3, [r7, #16]
 8003816:	4b18      	ldr	r3, [pc, #96]	; (8003878 <HAL_I2C_MspInit+0x88>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800381a:	4a17      	ldr	r2, [pc, #92]	; (8003878 <HAL_I2C_MspInit+0x88>)
 800381c:	f043 0302 	orr.w	r3, r3, #2
 8003820:	6313      	str	r3, [r2, #48]	; 0x30
 8003822:	4b15      	ldr	r3, [pc, #84]	; (8003878 <HAL_I2C_MspInit+0x88>)
 8003824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	613b      	str	r3, [r7, #16]
 800382c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_3_I2C1_SCL_Pin|LCD2_I2C1_SDA_Pin;
 800382e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003832:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003834:	2312      	movs	r3, #18
 8003836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003838:	2300      	movs	r3, #0
 800383a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800383c:	2303      	movs	r3, #3
 800383e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003840:	2304      	movs	r3, #4
 8003842:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003844:	f107 0314 	add.w	r3, r7, #20
 8003848:	4619      	mov	r1, r3
 800384a:	480c      	ldr	r0, [pc, #48]	; (800387c <HAL_I2C_MspInit+0x8c>)
 800384c:	f001 fca6 	bl	800519c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003850:	2300      	movs	r3, #0
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	4b08      	ldr	r3, [pc, #32]	; (8003878 <HAL_I2C_MspInit+0x88>)
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	4a07      	ldr	r2, [pc, #28]	; (8003878 <HAL_I2C_MspInit+0x88>)
 800385a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800385e:	6413      	str	r3, [r2, #64]	; 0x40
 8003860:	4b05      	ldr	r3, [pc, #20]	; (8003878 <HAL_I2C_MspInit+0x88>)
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003868:	60fb      	str	r3, [r7, #12]
 800386a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800386c:	bf00      	nop
 800386e:	3728      	adds	r7, #40	; 0x28
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}
 8003874:	40005400 	.word	0x40005400
 8003878:	40023800 	.word	0x40023800
 800387c:	40020400 	.word	0x40020400

08003880 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b08a      	sub	sp, #40	; 0x28
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003888:	f107 0314 	add.w	r3, r7, #20
 800388c:	2200      	movs	r2, #0
 800388e:	601a      	str	r2, [r3, #0]
 8003890:	605a      	str	r2, [r3, #4]
 8003892:	609a      	str	r2, [r3, #8]
 8003894:	60da      	str	r2, [r3, #12]
 8003896:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4a19      	ldr	r2, [pc, #100]	; (8003904 <HAL_SPI_MspInit+0x84>)
 800389e:	4293      	cmp	r3, r2
 80038a0:	d12c      	bne.n	80038fc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	613b      	str	r3, [r7, #16]
 80038a6:	4b18      	ldr	r3, [pc, #96]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038aa:	4a17      	ldr	r2, [pc, #92]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038b0:	6413      	str	r3, [r2, #64]	; 0x40
 80038b2:	4b15      	ldr	r3, [pc, #84]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80038ba:	613b      	str	r3, [r7, #16]
 80038bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038be:	2300      	movs	r3, #0
 80038c0:	60fb      	str	r3, [r7, #12]
 80038c2:	4b11      	ldr	r3, [pc, #68]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038c6:	4a10      	ldr	r2, [pc, #64]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038c8:	f043 0304 	orr.w	r3, r3, #4
 80038cc:	6313      	str	r3, [r2, #48]	; 0x30
 80038ce:	4b0e      	ldr	r3, [pc, #56]	; (8003908 <HAL_SPI_MspInit+0x88>)
 80038d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d2:	f003 0304 	and.w	r3, r3, #4
 80038d6:	60fb      	str	r3, [r7, #12]
 80038d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80038da:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80038de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e0:	2302      	movs	r3, #2
 80038e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038e4:	2300      	movs	r3, #0
 80038e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038e8:	2303      	movs	r3, #3
 80038ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80038ec:	2306      	movs	r3, #6
 80038ee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038f0:	f107 0314 	add.w	r3, r7, #20
 80038f4:	4619      	mov	r1, r3
 80038f6:	4805      	ldr	r0, [pc, #20]	; (800390c <HAL_SPI_MspInit+0x8c>)
 80038f8:	f001 fc50 	bl	800519c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80038fc:	bf00      	nop
 80038fe:	3728      	adds	r7, #40	; 0x28
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40003c00 	.word	0x40003c00
 8003908:	40023800 	.word	0x40023800
 800390c:	40020800 	.word	0x40020800

08003910 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003910:	b480      	push	{r7}
 8003912:	b087      	sub	sp, #28
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	4a1f      	ldr	r2, [pc, #124]	; (800399c <HAL_TIM_PWM_MspInit+0x8c>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d10e      	bne.n	8003940 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	617b      	str	r3, [r7, #20]
 8003926:	4b1e      	ldr	r3, [pc, #120]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800392a:	4a1d      	ldr	r2, [pc, #116]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6453      	str	r3, [r2, #68]	; 0x44
 8003932:	4b1b      	ldr	r3, [pc, #108]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	617b      	str	r3, [r7, #20]
 800393c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800393e:	e026      	b.n	800398e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM2)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003948:	d10e      	bne.n	8003968 <HAL_TIM_PWM_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800394a:	2300      	movs	r3, #0
 800394c:	613b      	str	r3, [r7, #16]
 800394e:	4b14      	ldr	r3, [pc, #80]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003952:	4a13      	ldr	r2, [pc, #76]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003954:	f043 0301 	orr.w	r3, r3, #1
 8003958:	6413      	str	r3, [r2, #64]	; 0x40
 800395a:	4b11      	ldr	r3, [pc, #68]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	613b      	str	r3, [r7, #16]
 8003964:	693b      	ldr	r3, [r7, #16]
}
 8003966:	e012      	b.n	800398e <HAL_TIM_PWM_MspInit+0x7e>
  else if(htim_pwm->Instance==TIM8)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	4a0d      	ldr	r2, [pc, #52]	; (80039a4 <HAL_TIM_PWM_MspInit+0x94>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d10d      	bne.n	800398e <HAL_TIM_PWM_MspInit+0x7e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003972:	2300      	movs	r3, #0
 8003974:	60fb      	str	r3, [r7, #12]
 8003976:	4b0a      	ldr	r3, [pc, #40]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397a:	4a09      	ldr	r2, [pc, #36]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 800397c:	f043 0302 	orr.w	r3, r3, #2
 8003980:	6453      	str	r3, [r2, #68]	; 0x44
 8003982:	4b07      	ldr	r3, [pc, #28]	; (80039a0 <HAL_TIM_PWM_MspInit+0x90>)
 8003984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003986:	f003 0302 	and.w	r3, r3, #2
 800398a:	60fb      	str	r3, [r7, #12]
 800398c:	68fb      	ldr	r3, [r7, #12]
}
 800398e:	bf00      	nop
 8003990:	371c      	adds	r7, #28
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	40010000 	.word	0x40010000
 80039a0:	40023800 	.word	0x40023800
 80039a4:	40010400 	.word	0x40010400

080039a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b08c      	sub	sp, #48	; 0x30
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039b0:	f107 031c 	add.w	r3, r7, #28
 80039b4:	2200      	movs	r2, #0
 80039b6:	601a      	str	r2, [r3, #0]
 80039b8:	605a      	str	r2, [r3, #4]
 80039ba:	609a      	str	r2, [r3, #8]
 80039bc:	60da      	str	r2, [r3, #12]
 80039be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a32      	ldr	r2, [pc, #200]	; (8003a90 <HAL_TIM_Encoder_MspInit+0xe8>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d12c      	bne.n	8003a24 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80039ca:	2300      	movs	r3, #0
 80039cc:	61bb      	str	r3, [r7, #24]
 80039ce:	4b31      	ldr	r3, [pc, #196]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d2:	4a30      	ldr	r2, [pc, #192]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039d4:	f043 0302 	orr.w	r3, r3, #2
 80039d8:	6413      	str	r3, [r2, #64]	; 0x40
 80039da:	4b2e      	ldr	r3, [pc, #184]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	61bb      	str	r3, [r7, #24]
 80039e4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	4b2a      	ldr	r3, [pc, #168]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ee:	4a29      	ldr	r2, [pc, #164]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	6313      	str	r3, [r2, #48]	; 0x30
 80039f6:	4b27      	ldr	r3, [pc, #156]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 80039f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fa:	f003 0301 	and.w	r3, r3, #1
 80039fe:	617b      	str	r3, [r7, #20]
 8003a00:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = ENC1_6_TIM3_CH1_Pin|ENC1_8_TIM3_CH2_Pin;
 8003a02:	23c0      	movs	r3, #192	; 0xc0
 8003a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a06:	2302      	movs	r3, #2
 8003a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003a12:	2302      	movs	r3, #2
 8003a14:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a16:	f107 031c 	add.w	r3, r7, #28
 8003a1a:	4619      	mov	r1, r3
 8003a1c:	481e      	ldr	r0, [pc, #120]	; (8003a98 <HAL_TIM_Encoder_MspInit+0xf0>)
 8003a1e:	f001 fbbd 	bl	800519c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003a22:	e030      	b.n	8003a86 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	4a1c      	ldr	r2, [pc, #112]	; (8003a9c <HAL_TIM_Encoder_MspInit+0xf4>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d12b      	bne.n	8003a86 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003a2e:	2300      	movs	r3, #0
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	4b18      	ldr	r3, [pc, #96]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a36:	4a17      	ldr	r2, [pc, #92]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a38:	f043 0304 	orr.w	r3, r3, #4
 8003a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8003a3e:	4b15      	ldr	r3, [pc, #84]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	f003 0304 	and.w	r3, r3, #4
 8003a46:	613b      	str	r3, [r7, #16]
 8003a48:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	4b11      	ldr	r3, [pc, #68]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a52:	4a10      	ldr	r2, [pc, #64]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a54:	f043 0302 	orr.w	r3, r3, #2
 8003a58:	6313      	str	r3, [r2, #48]	; 0x30
 8003a5a:	4b0e      	ldr	r3, [pc, #56]	; (8003a94 <HAL_TIM_Encoder_MspInit+0xec>)
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	f003 0302 	and.w	r3, r3, #2
 8003a62:	60fb      	str	r3, [r7, #12]
 8003a64:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_8_TIM4_CH1_Pin|ENC2_6_TIM4_CH2_Pin;
 8003a66:	23c0      	movs	r3, #192	; 0xc0
 8003a68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a72:	2300      	movs	r3, #0
 8003a74:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003a76:	2302      	movs	r3, #2
 8003a78:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7a:	f107 031c 	add.w	r3, r7, #28
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4807      	ldr	r0, [pc, #28]	; (8003aa0 <HAL_TIM_Encoder_MspInit+0xf8>)
 8003a82:	f001 fb8b 	bl	800519c <HAL_GPIO_Init>
}
 8003a86:	bf00      	nop
 8003a88:	3730      	adds	r7, #48	; 0x30
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40000400 	.word	0x40000400
 8003a94:	40023800 	.word	0x40023800
 8003a98:	40020000 	.word	0x40020000
 8003a9c:	40000800 	.word	0x40000800
 8003aa0:	40020400 	.word	0x40020400

08003aa4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4a1c      	ldr	r2, [pc, #112]	; (8003b24 <HAL_TIM_Base_MspInit+0x80>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d116      	bne.n	8003ae4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	4b1b      	ldr	r3, [pc, #108]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003abe:	4a1a      	ldr	r2, [pc, #104]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003ac0:	f043 0310 	orr.w	r3, r3, #16
 8003ac4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ac6:	4b18      	ldr	r3, [pc, #96]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aca:	f003 0310 	and.w	r3, r3, #16
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	2036      	movs	r0, #54	; 0x36
 8003ad8:	f000 ffb9 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003adc:	2036      	movs	r0, #54	; 0x36
 8003ade:	f000 ffd2 	bl	8004a86 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003ae2:	e01a      	b.n	8003b1a <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a10      	ldr	r2, [pc, #64]	; (8003b2c <HAL_TIM_Base_MspInit+0x88>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d115      	bne.n	8003b1a <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	4b0d      	ldr	r3, [pc, #52]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af6:	4a0c      	ldr	r2, [pc, #48]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003af8:	f043 0320 	orr.w	r3, r3, #32
 8003afc:	6413      	str	r3, [r2, #64]	; 0x40
 8003afe:	4b0a      	ldr	r3, [pc, #40]	; (8003b28 <HAL_TIM_Base_MspInit+0x84>)
 8003b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b02:	f003 0320 	and.w	r3, r3, #32
 8003b06:	60bb      	str	r3, [r7, #8]
 8003b08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	2037      	movs	r0, #55	; 0x37
 8003b10:	f000 ff9d 	bl	8004a4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003b14:	2037      	movs	r0, #55	; 0x37
 8003b16:	f000 ffb6 	bl	8004a86 <HAL_NVIC_EnableIRQ>
}
 8003b1a:	bf00      	nop
 8003b1c:	3710      	adds	r7, #16
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}
 8003b22:	bf00      	nop
 8003b24:	40001000 	.word	0x40001000
 8003b28:	40023800 	.word	0x40023800
 8003b2c:	40001400 	.word	0x40001400

08003b30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b08a      	sub	sp, #40	; 0x28
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b38:	f107 0314 	add.w	r3, r7, #20
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	605a      	str	r2, [r3, #4]
 8003b42:	609a      	str	r2, [r3, #8]
 8003b44:	60da      	str	r2, [r3, #12]
 8003b46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4a37      	ldr	r2, [pc, #220]	; (8003c2c <HAL_TIM_MspPostInit+0xfc>)
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d11f      	bne.n	8003b92 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
 8003b56:	4b36      	ldr	r3, [pc, #216]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5a:	4a35      	ldr	r2, [pc, #212]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	6313      	str	r3, [r2, #48]	; 0x30
 8003b62:	4b33      	ldr	r3, [pc, #204]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	f003 0301 	and.w	r3, r3, #1
 8003b6a:	613b      	str	r3, [r7, #16]
 8003b6c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = DRVR_IN1_TIM1_CH2_Pin;
 8003b6e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b74:	2302      	movs	r3, #2
 8003b76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b80:	2301      	movs	r3, #1
 8003b82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DRVR_IN1_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 8003b84:	f107 0314 	add.w	r3, r7, #20
 8003b88:	4619      	mov	r1, r3
 8003b8a:	482a      	ldr	r0, [pc, #168]	; (8003c34 <HAL_TIM_MspPostInit+0x104>)
 8003b8c:	f001 fb06 	bl	800519c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003b90:	e048      	b.n	8003c24 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM2)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9a:	d11f      	bne.n	8003bdc <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	60fb      	str	r3, [r7, #12]
 8003ba0:	4b23      	ldr	r3, [pc, #140]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba4:	4a22      	ldr	r2, [pc, #136]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003ba6:	f043 0302 	orr.w	r3, r3, #2
 8003baa:	6313      	str	r3, [r2, #48]	; 0x30
 8003bac:	4b20      	ldr	r3, [pc, #128]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	60fb      	str	r3, [r7, #12]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = fan_PWM_1_TIM2_CH3_Pin;
 8003bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bbe:	2302      	movs	r3, #2
 8003bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(fan_PWM_1_TIM2_CH3_GPIO_Port, &GPIO_InitStruct);
 8003bce:	f107 0314 	add.w	r3, r7, #20
 8003bd2:	4619      	mov	r1, r3
 8003bd4:	4818      	ldr	r0, [pc, #96]	; (8003c38 <HAL_TIM_MspPostInit+0x108>)
 8003bd6:	f001 fae1 	bl	800519c <HAL_GPIO_Init>
}
 8003bda:	e023      	b.n	8003c24 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM8)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a16      	ldr	r2, [pc, #88]	; (8003c3c <HAL_TIM_MspPostInit+0x10c>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d11e      	bne.n	8003c24 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003be6:	2300      	movs	r3, #0
 8003be8:	60bb      	str	r3, [r7, #8]
 8003bea:	4b11      	ldr	r3, [pc, #68]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003bec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bee:	4a10      	ldr	r2, [pc, #64]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003bf0:	f043 0304 	orr.w	r3, r3, #4
 8003bf4:	6313      	str	r3, [r2, #48]	; 0x30
 8003bf6:	4b0e      	ldr	r3, [pc, #56]	; (8003c30 <HAL_TIM_MspPostInit+0x100>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	f003 0304 	and.w	r3, r3, #4
 8003bfe:	60bb      	str	r3, [r7, #8]
 8003c00:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DRVL_IN1_TIM8_CH4_Pin;
 8003c02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c08:	2302      	movs	r3, #2
 8003c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c10:	2300      	movs	r3, #0
 8003c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003c14:	2303      	movs	r3, #3
 8003c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DRVL_IN1_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 8003c18:	f107 0314 	add.w	r3, r7, #20
 8003c1c:	4619      	mov	r1, r3
 8003c1e:	4808      	ldr	r0, [pc, #32]	; (8003c40 <HAL_TIM_MspPostInit+0x110>)
 8003c20:	f001 fabc 	bl	800519c <HAL_GPIO_Init>
}
 8003c24:	bf00      	nop
 8003c26:	3728      	adds	r7, #40	; 0x28
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40023800 	.word	0x40023800
 8003c34:	40020000 	.word	0x40020000
 8003c38:	40020400 	.word	0x40020400
 8003c3c:	40010400 	.word	0x40010400
 8003c40:	40020800 	.word	0x40020800

08003c44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b08a      	sub	sp, #40	; 0x28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c4c:	f107 0314 	add.w	r3, r7, #20
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]
 8003c54:	605a      	str	r2, [r3, #4]
 8003c56:	609a      	str	r2, [r3, #8]
 8003c58:	60da      	str	r2, [r3, #12]
 8003c5a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART6)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a19      	ldr	r2, [pc, #100]	; (8003cc8 <HAL_UART_MspInit+0x84>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d12b      	bne.n	8003cbe <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8003c66:	2300      	movs	r3, #0
 8003c68:	613b      	str	r3, [r7, #16]
 8003c6a:	4b18      	ldr	r3, [pc, #96]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c6e:	4a17      	ldr	r2, [pc, #92]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c70:	f043 0320 	orr.w	r3, r3, #32
 8003c74:	6453      	str	r3, [r2, #68]	; 0x44
 8003c76:	4b15      	ldr	r3, [pc, #84]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c7a:	f003 0320 	and.w	r3, r3, #32
 8003c7e:	613b      	str	r3, [r7, #16]
 8003c80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c82:	2300      	movs	r3, #0
 8003c84:	60fb      	str	r3, [r7, #12]
 8003c86:	4b11      	ldr	r3, [pc, #68]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8a:	4a10      	ldr	r2, [pc, #64]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c8c:	f043 0304 	orr.w	r3, r3, #4
 8003c90:	6313      	str	r3, [r2, #48]	; 0x30
 8003c92:	4b0e      	ldr	r3, [pc, #56]	; (8003ccc <HAL_UART_MspInit+0x88>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c96:	f003 0304 	and.w	r3, r3, #4
 8003c9a:	60fb      	str	r3, [r7, #12]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c9e:	23c0      	movs	r3, #192	; 0xc0
 8003ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003caa:	2303      	movs	r3, #3
 8003cac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003cae:	2308      	movs	r3, #8
 8003cb0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cb2:	f107 0314 	add.w	r3, r7, #20
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	4805      	ldr	r0, [pc, #20]	; (8003cd0 <HAL_UART_MspInit+0x8c>)
 8003cba:	f001 fa6f 	bl	800519c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003cbe:	bf00      	nop
 8003cc0:	3728      	adds	r7, #40	; 0x28
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	40011400 	.word	0x40011400
 8003ccc:	40023800 	.word	0x40023800
 8003cd0:	40020800 	.word	0x40020800

08003cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003cd8:	e7fe      	b.n	8003cd8 <NMI_Handler+0x4>

08003cda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cde:	e7fe      	b.n	8003cde <HardFault_Handler+0x4>

08003ce0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ce4:	e7fe      	b.n	8003ce4 <MemManage_Handler+0x4>

08003ce6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003cea:	e7fe      	b.n	8003cea <BusFault_Handler+0x4>

08003cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003cf0:	e7fe      	b.n	8003cf0 <UsageFault_Handler+0x4>

08003cf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003cf2:	b480      	push	{r7}
 8003cf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003cf6:	bf00      	nop
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d00:	b480      	push	{r7}
 8003d02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d04:	bf00      	nop
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr

08003d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d12:	bf00      	nop
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d20:	f000 f96e 	bl	8004000 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d24:	bf00      	nop
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003d2c:	4802      	ldr	r0, [pc, #8]	; (8003d38 <TIM6_DAC_IRQHandler+0x10>)
 8003d2e:	f002 fdcf 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003d32:	bf00      	nop
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	200004bc 	.word	0x200004bc

08003d3c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003d40:	4802      	ldr	r0, [pc, #8]	; (8003d4c <TIM7_IRQHandler+0x10>)
 8003d42:	f002 fdc5 	bl	80068d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003d46:	bf00      	nop
 8003d48:	bd80      	pop	{r7, pc}
 8003d4a:	bf00      	nop
 8003d4c:	20000504 	.word	0x20000504

08003d50 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003d54:	4802      	ldr	r0, [pc, #8]	; (8003d60 <DMA2_Stream0_IRQHandler+0x10>)
 8003d56:	f000 ffb7 	bl	8004cc8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003d5a:	bf00      	nop
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	20000290 	.word	0x20000290

08003d64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
  return 1;
 8003d68:	2301      	movs	r3, #1
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <_kill>:

int _kill(int pid, int sig)
{
 8003d74:	b580      	push	{r7, lr}
 8003d76:	b082      	sub	sp, #8
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003d7e:	f003 feb3 	bl	8007ae8 <__errno>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2216      	movs	r2, #22
 8003d86:	601a      	str	r2, [r3, #0]
  return -1;
 8003d88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3708      	adds	r7, #8
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <_exit>:

void _exit (int status)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003d9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003da0:	6878      	ldr	r0, [r7, #4]
 8003da2:	f7ff ffe7 	bl	8003d74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003da6:	e7fe      	b.n	8003da6 <_exit+0x12>

08003da8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b086      	sub	sp, #24
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	60f8      	str	r0, [r7, #12]
 8003db0:	60b9      	str	r1, [r7, #8]
 8003db2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003db4:	2300      	movs	r3, #0
 8003db6:	617b      	str	r3, [r7, #20]
 8003db8:	e00a      	b.n	8003dd0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003dba:	f3af 8000 	nop.w
 8003dbe:	4601      	mov	r1, r0
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	1c5a      	adds	r2, r3, #1
 8003dc4:	60ba      	str	r2, [r7, #8]
 8003dc6:	b2ca      	uxtb	r2, r1
 8003dc8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	617b      	str	r3, [r7, #20]
 8003dd0:	697a      	ldr	r2, [r7, #20]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	dbf0      	blt.n	8003dba <_read+0x12>
  }

  return len;
 8003dd8:	687b      	ldr	r3, [r7, #4]
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b083      	sub	sp, #12
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003dea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	370c      	adds	r7, #12
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr

08003dfa <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003dfa:	b480      	push	{r7}
 8003dfc:	b083      	sub	sp, #12
 8003dfe:	af00      	add	r7, sp, #0
 8003e00:	6078      	str	r0, [r7, #4]
 8003e02:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003e0a:	605a      	str	r2, [r3, #4]
  return 0;
 8003e0c:	2300      	movs	r3, #0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	370c      	adds	r7, #12
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <_isatty>:

int _isatty(int file)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	b083      	sub	sp, #12
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003e22:	2301      	movs	r3, #1
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	60f8      	str	r0, [r7, #12]
 8003e38:	60b9      	str	r1, [r7, #8]
 8003e3a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3714      	adds	r7, #20
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
	...

08003e4c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b086      	sub	sp, #24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003e54:	4a14      	ldr	r2, [pc, #80]	; (8003ea8 <_sbrk+0x5c>)
 8003e56:	4b15      	ldr	r3, [pc, #84]	; (8003eac <_sbrk+0x60>)
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e60:	4b13      	ldr	r3, [pc, #76]	; (8003eb0 <_sbrk+0x64>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d102      	bne.n	8003e6e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e68:	4b11      	ldr	r3, [pc, #68]	; (8003eb0 <_sbrk+0x64>)
 8003e6a:	4a12      	ldr	r2, [pc, #72]	; (8003eb4 <_sbrk+0x68>)
 8003e6c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e6e:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <_sbrk+0x64>)
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	4413      	add	r3, r2
 8003e76:	693a      	ldr	r2, [r7, #16]
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d207      	bcs.n	8003e8c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e7c:	f003 fe34 	bl	8007ae8 <__errno>
 8003e80:	4603      	mov	r3, r0
 8003e82:	220c      	movs	r2, #12
 8003e84:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e86:	f04f 33ff 	mov.w	r3, #4294967295
 8003e8a:	e009      	b.n	8003ea0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e8c:	4b08      	ldr	r3, [pc, #32]	; (8003eb0 <_sbrk+0x64>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e92:	4b07      	ldr	r3, [pc, #28]	; (8003eb0 <_sbrk+0x64>)
 8003e94:	681a      	ldr	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4413      	add	r3, r2
 8003e9a:	4a05      	ldr	r2, [pc, #20]	; (8003eb0 <_sbrk+0x64>)
 8003e9c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3718      	adds	r7, #24
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bd80      	pop	{r7, pc}
 8003ea8:	20020000 	.word	0x20020000
 8003eac:	00000400 	.word	0x00000400
 8003eb0:	20015900 	.word	0x20015900
 8003eb4:	20015918 	.word	0x20015918

08003eb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003ebc:	4b06      	ldr	r3, [pc, #24]	; (8003ed8 <SystemInit+0x20>)
 8003ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ec2:	4a05      	ldr	r2, [pc, #20]	; (8003ed8 <SystemInit+0x20>)
 8003ec4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ec8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ecc:	bf00      	nop
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	e000ed00 	.word	0xe000ed00

08003edc <_write>:
 */


#include "usart.h"

int _write(int file, char *ptr, int len) {
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart6, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	f04f 33ff 	mov.w	r3, #4294967295
 8003ef0:	68b9      	ldr	r1, [r7, #8]
 8003ef2:	4804      	ldr	r0, [pc, #16]	; (8003f04 <_write+0x28>)
 8003ef4:	f003 fa83 	bl	80073fe <HAL_UART_Transmit>
    return len;
 8003ef8:	687b      	ldr	r3, [r7, #4]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000594 	.word	0x20000594

08003f08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f08:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003f40 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f0c:	480d      	ldr	r0, [pc, #52]	; (8003f44 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003f0e:	490e      	ldr	r1, [pc, #56]	; (8003f48 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003f10:	4a0e      	ldr	r2, [pc, #56]	; (8003f4c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003f12:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f14:	e002      	b.n	8003f1c <LoopCopyDataInit>

08003f16 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f16:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f18:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f1a:	3304      	adds	r3, #4

08003f1c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f1c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f1e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f20:	d3f9      	bcc.n	8003f16 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f22:	4a0b      	ldr	r2, [pc, #44]	; (8003f50 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003f24:	4c0b      	ldr	r4, [pc, #44]	; (8003f54 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003f26:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f28:	e001      	b.n	8003f2e <LoopFillZerobss>

08003f2a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f2a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f2c:	3204      	adds	r2, #4

08003f2e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f2e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f30:	d3fb      	bcc.n	8003f2a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003f32:	f7ff ffc1 	bl	8003eb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003f36:	f003 fddd 	bl	8007af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f3a:	f7fd fc79 	bl	8001830 <main>
  bx  lr    
 8003f3e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f48:	2000021c 	.word	0x2000021c
  ldr r2, =_sidata
 8003f4c:	0800bbbc 	.word	0x0800bbbc
  ldr r2, =_sbss
 8003f50:	2000021c 	.word	0x2000021c
  ldr r4, =_ebss
 8003f54:	20015918 	.word	0x20015918

08003f58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f58:	e7fe      	b.n	8003f58 <ADC_IRQHandler>
	...

08003f5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f60:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <HAL_Init+0x40>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a0d      	ldr	r2, [pc, #52]	; (8003f9c <HAL_Init+0x40>)
 8003f66:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003f6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003f6c:	4b0b      	ldr	r3, [pc, #44]	; (8003f9c <HAL_Init+0x40>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a0a      	ldr	r2, [pc, #40]	; (8003f9c <HAL_Init+0x40>)
 8003f72:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003f78:	4b08      	ldr	r3, [pc, #32]	; (8003f9c <HAL_Init+0x40>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a07      	ldr	r2, [pc, #28]	; (8003f9c <HAL_Init+0x40>)
 8003f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003f84:	2003      	movs	r0, #3
 8003f86:	f000 fd57 	bl	8004a38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003f8a:	200f      	movs	r0, #15
 8003f8c:	f000 f808 	bl	8003fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003f90:	f7ff fb56 	bl	8003640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	bf00      	nop
 8003f9c:	40023c00 	.word	0x40023c00

08003fa0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fa8:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_InitTick+0x54>)
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	4b12      	ldr	r3, [pc, #72]	; (8003ff8 <HAL_InitTick+0x58>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	4619      	mov	r1, r3
 8003fb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003fb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	f000 fd6f 	bl	8004aa2 <HAL_SYSTICK_Config>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d001      	beq.n	8003fce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e00e      	b.n	8003fec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b0f      	cmp	r3, #15
 8003fd2:	d80a      	bhi.n	8003fea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	6879      	ldr	r1, [r7, #4]
 8003fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8003fdc:	f000 fd37 	bl	8004a4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fe0:	4a06      	ldr	r2, [pc, #24]	; (8003ffc <HAL_InitTick+0x5c>)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	e000      	b.n	8003fec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3708      	adds	r7, #8
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}
 8003ff4:	20000040 	.word	0x20000040
 8003ff8:	20000048 	.word	0x20000048
 8003ffc:	20000044 	.word	0x20000044

08004000 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004004:	4b06      	ldr	r3, [pc, #24]	; (8004020 <HAL_IncTick+0x20>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	4b06      	ldr	r3, [pc, #24]	; (8004024 <HAL_IncTick+0x24>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4413      	add	r3, r2
 8004010:	4a04      	ldr	r2, [pc, #16]	; (8004024 <HAL_IncTick+0x24>)
 8004012:	6013      	str	r3, [r2, #0]
}
 8004014:	bf00      	nop
 8004016:	46bd      	mov	sp, r7
 8004018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401c:	4770      	bx	lr
 800401e:	bf00      	nop
 8004020:	20000048 	.word	0x20000048
 8004024:	20015904 	.word	0x20015904

08004028 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004028:	b480      	push	{r7}
 800402a:	af00      	add	r7, sp, #0
  return uwTick;
 800402c:	4b03      	ldr	r3, [pc, #12]	; (800403c <HAL_GetTick+0x14>)
 800402e:	681b      	ldr	r3, [r3, #0]
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	20015904 	.word	0x20015904

08004040 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b084      	sub	sp, #16
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004048:	f7ff ffee 	bl	8004028 <HAL_GetTick>
 800404c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004058:	d005      	beq.n	8004066 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800405a:	4b0a      	ldr	r3, [pc, #40]	; (8004084 <HAL_Delay+0x44>)
 800405c:	781b      	ldrb	r3, [r3, #0]
 800405e:	461a      	mov	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4413      	add	r3, r2
 8004064:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004066:	bf00      	nop
 8004068:	f7ff ffde 	bl	8004028 <HAL_GetTick>
 800406c:	4602      	mov	r2, r0
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	1ad3      	subs	r3, r2, r3
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	429a      	cmp	r2, r3
 8004076:	d8f7      	bhi.n	8004068 <HAL_Delay+0x28>
  {
  }
}
 8004078:	bf00      	nop
 800407a:	bf00      	nop
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	20000048 	.word	0x20000048

08004088 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b084      	sub	sp, #16
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004090:	2300      	movs	r3, #0
 8004092:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e033      	b.n	8004106 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d109      	bne.n	80040ba <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7ff faf2 	bl	8003690 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2200      	movs	r2, #0
 80040b0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	f003 0310 	and.w	r3, r3, #16
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d118      	bne.n	80040f8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ca:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80040ce:	f023 0302 	bic.w	r3, r3, #2
 80040d2:	f043 0202 	orr.w	r2, r3, #2
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 fa5e 	bl	800459c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	f023 0303 	bic.w	r3, r3, #3
 80040ee:	f043 0201 	orr.w	r2, r3, #1
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	641a      	str	r2, [r3, #64]	; 0x40
 80040f6:	e001      	b.n	80040fc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004104:	7bfb      	ldrb	r3, [r7, #15]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b086      	sub	sp, #24
 8004114:	af00      	add	r7, sp, #0
 8004116:	60f8      	str	r0, [r7, #12]
 8004118:	60b9      	str	r1, [r7, #8]
 800411a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 800411c:	2300      	movs	r3, #0
 800411e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_ADC_Start_DMA+0x1e>
 800412a:	2302      	movs	r3, #2
 800412c:	e0e9      	b.n	8004302 <HAL_ADC_Start_DMA+0x1f2>
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	2b01      	cmp	r3, #1
 8004142:	d018      	beq.n	8004176 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	689a      	ldr	r2, [r3, #8]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004154:	4b6d      	ldr	r3, [pc, #436]	; (800430c <HAL_ADC_Start_DMA+0x1fc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a6d      	ldr	r2, [pc, #436]	; (8004310 <HAL_ADC_Start_DMA+0x200>)
 800415a:	fba2 2303 	umull	r2, r3, r2, r3
 800415e:	0c9a      	lsrs	r2, r3, #18
 8004160:	4613      	mov	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4413      	add	r3, r2
 8004166:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004168:	e002      	b.n	8004170 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	3b01      	subs	r3, #1
 800416e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d1f9      	bne.n	800416a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004184:	d107      	bne.n	8004196 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004194:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	f040 80a1 	bne.w	80042e8 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041aa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80041ae:	f023 0301 	bic.w	r3, r3, #1
 80041b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d007      	beq.n	80041d8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041cc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80041d0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80041e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041e4:	d106      	bne.n	80041f4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ea:	f023 0206 	bic.w	r2, r3, #6
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	645a      	str	r2, [r3, #68]	; 0x44
 80041f2:	e002      	b.n	80041fa <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004202:	4b44      	ldr	r3, [pc, #272]	; (8004314 <HAL_ADC_Start_DMA+0x204>)
 8004204:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420a:	4a43      	ldr	r2, [pc, #268]	; (8004318 <HAL_ADC_Start_DMA+0x208>)
 800420c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004212:	4a42      	ldr	r2, [pc, #264]	; (800431c <HAL_ADC_Start_DMA+0x20c>)
 8004214:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800421a:	4a41      	ldr	r2, [pc, #260]	; (8004320 <HAL_ADC_Start_DMA+0x210>)
 800421c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004226:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	685a      	ldr	r2, [r3, #4]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004236:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	689a      	ldr	r2, [r3, #8]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004246:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	334c      	adds	r3, #76	; 0x4c
 8004252:	4619      	mov	r1, r3
 8004254:	68ba      	ldr	r2, [r7, #8]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f000 fcde 	bl	8004c18 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f003 031f 	and.w	r3, r3, #31
 8004264:	2b00      	cmp	r3, #0
 8004266:	d12a      	bne.n	80042be <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a2d      	ldr	r2, [pc, #180]	; (8004324 <HAL_ADC_Start_DMA+0x214>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d015      	beq.n	800429e <HAL_ADC_Start_DMA+0x18e>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	4a2c      	ldr	r2, [pc, #176]	; (8004328 <HAL_ADC_Start_DMA+0x218>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d105      	bne.n	8004288 <HAL_ADC_Start_DMA+0x178>
 800427c:	4b25      	ldr	r3, [pc, #148]	; (8004314 <HAL_ADC_Start_DMA+0x204>)
 800427e:	685b      	ldr	r3, [r3, #4]
 8004280:	f003 031f 	and.w	r3, r3, #31
 8004284:	2b00      	cmp	r3, #0
 8004286:	d00a      	beq.n	800429e <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a27      	ldr	r2, [pc, #156]	; (800432c <HAL_ADC_Start_DMA+0x21c>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d136      	bne.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
 8004292:	4b20      	ldr	r3, [pc, #128]	; (8004314 <HAL_ADC_Start_DMA+0x204>)
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	2b00      	cmp	r3, #0
 800429c:	d130      	bne.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d129      	bne.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	689a      	ldr	r2, [r3, #8]
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042ba:	609a      	str	r2, [r3, #8]
 80042bc:	e020      	b.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a18      	ldr	r2, [pc, #96]	; (8004324 <HAL_ADC_Start_DMA+0x214>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d11b      	bne.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	689b      	ldr	r3, [r3, #8]
 80042ce:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d114      	bne.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	689a      	ldr	r2, [r3, #8]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80042e4:	609a      	str	r2, [r3, #8]
 80042e6:	e00b      	b.n	8004300 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ec:	f043 0210 	orr.w	r2, r3, #16
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f8:	f043 0201 	orr.w	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004300:	2300      	movs	r3, #0
}
 8004302:	4618      	mov	r0, r3
 8004304:	3718      	adds	r7, #24
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	20000040 	.word	0x20000040
 8004310:	431bde83 	.word	0x431bde83
 8004314:	40012300 	.word	0x40012300
 8004318:	08004795 	.word	0x08004795
 800431c:	0800484f 	.word	0x0800484f
 8004320:	0800486b 	.word	0x0800486b
 8004324:	40012000 	.word	0x40012000
 8004328:	40012100 	.word	0x40012100
 800432c:	40012200 	.word	0x40012200

08004330 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004342:	4770      	bx	lr

08004344 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004344:	b480      	push	{r7}
 8004346:	b083      	sub	sp, #12
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800434c:	bf00      	nop
 800434e:	370c      	adds	r7, #12
 8004350:	46bd      	mov	sp, r7
 8004352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004356:	4770      	bx	lr

08004358 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004362:	2300      	movs	r3, #0
 8004364:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800436c:	2b01      	cmp	r3, #1
 800436e:	d101      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x1c>
 8004370:	2302      	movs	r3, #2
 8004372:	e105      	b.n	8004580 <HAL_ADC_ConfigChannel+0x228>
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b09      	cmp	r3, #9
 8004382:	d925      	bls.n	80043d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68d9      	ldr	r1, [r3, #12]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	b29b      	uxth	r3, r3
 8004390:	461a      	mov	r2, r3
 8004392:	4613      	mov	r3, r2
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	4413      	add	r3, r2
 8004398:	3b1e      	subs	r3, #30
 800439a:	2207      	movs	r2, #7
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43da      	mvns	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	400a      	ands	r2, r1
 80043a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68d9      	ldr	r1, [r3, #12]
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	b29b      	uxth	r3, r3
 80043ba:	4618      	mov	r0, r3
 80043bc:	4603      	mov	r3, r0
 80043be:	005b      	lsls	r3, r3, #1
 80043c0:	4403      	add	r3, r0
 80043c2:	3b1e      	subs	r3, #30
 80043c4:	409a      	lsls	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	430a      	orrs	r2, r1
 80043cc:	60da      	str	r2, [r3, #12]
 80043ce:	e022      	b.n	8004416 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6919      	ldr	r1, [r3, #16]
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	b29b      	uxth	r3, r3
 80043dc:	461a      	mov	r2, r3
 80043de:	4613      	mov	r3, r2
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	4413      	add	r3, r2
 80043e4:	2207      	movs	r2, #7
 80043e6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ea:	43da      	mvns	r2, r3
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	400a      	ands	r2, r1
 80043f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	6919      	ldr	r1, [r3, #16]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	689a      	ldr	r2, [r3, #8]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	b29b      	uxth	r3, r3
 8004404:	4618      	mov	r0, r3
 8004406:	4603      	mov	r3, r0
 8004408:	005b      	lsls	r3, r3, #1
 800440a:	4403      	add	r3, r0
 800440c:	409a      	lsls	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	2b06      	cmp	r3, #6
 800441c:	d824      	bhi.n	8004468 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004424:	683b      	ldr	r3, [r7, #0]
 8004426:	685a      	ldr	r2, [r3, #4]
 8004428:	4613      	mov	r3, r2
 800442a:	009b      	lsls	r3, r3, #2
 800442c:	4413      	add	r3, r2
 800442e:	3b05      	subs	r3, #5
 8004430:	221f      	movs	r2, #31
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	43da      	mvns	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	400a      	ands	r2, r1
 800443e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	b29b      	uxth	r3, r3
 800444c:	4618      	mov	r0, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	4613      	mov	r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4413      	add	r3, r2
 8004458:	3b05      	subs	r3, #5
 800445a:	fa00 f203 	lsl.w	r2, r0, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	430a      	orrs	r2, r1
 8004464:	635a      	str	r2, [r3, #52]	; 0x34
 8004466:	e04c      	b.n	8004502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	2b0c      	cmp	r3, #12
 800446e:	d824      	bhi.n	80044ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	3b23      	subs	r3, #35	; 0x23
 8004482:	221f      	movs	r2, #31
 8004484:	fa02 f303 	lsl.w	r3, r2, r3
 8004488:	43da      	mvns	r2, r3
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	400a      	ands	r2, r1
 8004490:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	b29b      	uxth	r3, r3
 800449e:	4618      	mov	r0, r3
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	685a      	ldr	r2, [r3, #4]
 80044a4:	4613      	mov	r3, r2
 80044a6:	009b      	lsls	r3, r3, #2
 80044a8:	4413      	add	r3, r2
 80044aa:	3b23      	subs	r3, #35	; 0x23
 80044ac:	fa00 f203 	lsl.w	r2, r0, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	631a      	str	r2, [r3, #48]	; 0x30
 80044b8:	e023      	b.n	8004502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	685a      	ldr	r2, [r3, #4]
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	3b41      	subs	r3, #65	; 0x41
 80044cc:	221f      	movs	r2, #31
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	43da      	mvns	r2, r3
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	400a      	ands	r2, r1
 80044da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	4618      	mov	r0, r3
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	685a      	ldr	r2, [r3, #4]
 80044ee:	4613      	mov	r3, r2
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	3b41      	subs	r3, #65	; 0x41
 80044f6:	fa00 f203 	lsl.w	r2, r0, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	430a      	orrs	r2, r1
 8004500:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004502:	4b22      	ldr	r3, [pc, #136]	; (800458c <HAL_ADC_ConfigChannel+0x234>)
 8004504:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a21      	ldr	r2, [pc, #132]	; (8004590 <HAL_ADC_ConfigChannel+0x238>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d109      	bne.n	8004524 <HAL_ADC_ConfigChannel+0x1cc>
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b12      	cmp	r3, #18
 8004516:	d105      	bne.n	8004524 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a19      	ldr	r2, [pc, #100]	; (8004590 <HAL_ADC_ConfigChannel+0x238>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d123      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x21e>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	2b10      	cmp	r3, #16
 8004534:	d003      	beq.n	800453e <HAL_ADC_ConfigChannel+0x1e6>
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b11      	cmp	r3, #17
 800453c:	d11b      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2b10      	cmp	r3, #16
 8004550:	d111      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004552:	4b10      	ldr	r3, [pc, #64]	; (8004594 <HAL_ADC_ConfigChannel+0x23c>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	4a10      	ldr	r2, [pc, #64]	; (8004598 <HAL_ADC_ConfigChannel+0x240>)
 8004558:	fba2 2303 	umull	r2, r3, r2, r3
 800455c:	0c9a      	lsrs	r2, r3, #18
 800455e:	4613      	mov	r3, r2
 8004560:	009b      	lsls	r3, r3, #2
 8004562:	4413      	add	r3, r2
 8004564:	005b      	lsls	r3, r3, #1
 8004566:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004568:	e002      	b.n	8004570 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	3b01      	subs	r3, #1
 800456e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1f9      	bne.n	800456a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr
 800458c:	40012300 	.word	0x40012300
 8004590:	40012000 	.word	0x40012000
 8004594:	20000040 	.word	0x20000040
 8004598:	431bde83 	.word	0x431bde83

0800459c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800459c:	b480      	push	{r7}
 800459e:	b085      	sub	sp, #20
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045a4:	4b79      	ldr	r3, [pc, #484]	; (800478c <ADC_Init+0x1f0>)
 80045a6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	685a      	ldr	r2, [r3, #4]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	431a      	orrs	r2, r3
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045d0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6859      	ldr	r1, [r3, #4]
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	691b      	ldr	r3, [r3, #16]
 80045dc:	021a      	lsls	r2, r3, #8
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	430a      	orrs	r2, r1
 80045e4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	685a      	ldr	r2, [r3, #4]
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80045f4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	6859      	ldr	r1, [r3, #4]
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	430a      	orrs	r2, r1
 8004606:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	689a      	ldr	r2, [r3, #8]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004616:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	6899      	ldr	r1, [r3, #8]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68da      	ldr	r2, [r3, #12]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	430a      	orrs	r2, r1
 8004628:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462e:	4a58      	ldr	r2, [pc, #352]	; (8004790 <ADC_Init+0x1f4>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d022      	beq.n	800467a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	689a      	ldr	r2, [r3, #8]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004642:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6899      	ldr	r1, [r3, #8]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004664:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	6899      	ldr	r1, [r3, #8]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	609a      	str	r2, [r3, #8]
 8004678:	e00f      	b.n	800469a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004688:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	689a      	ldr	r2, [r3, #8]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004698:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	689a      	ldr	r2, [r3, #8]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f022 0202 	bic.w	r2, r2, #2
 80046a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	6899      	ldr	r1, [r3, #8]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	7e1b      	ldrb	r3, [r3, #24]
 80046b4:	005a      	lsls	r2, r3, #1
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	430a      	orrs	r2, r1
 80046bc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d01b      	beq.n	8004700 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685a      	ldr	r2, [r3, #4]
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80046d6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	685a      	ldr	r2, [r3, #4]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80046e6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6859      	ldr	r1, [r3, #4]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046f2:	3b01      	subs	r3, #1
 80046f4:	035a      	lsls	r2, r3, #13
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
 80046fe:	e007      	b.n	8004710 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	685a      	ldr	r2, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800470e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800471e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	69db      	ldr	r3, [r3, #28]
 800472a:	3b01      	subs	r3, #1
 800472c:	051a      	lsls	r2, r3, #20
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004744:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	6899      	ldr	r1, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004752:	025a      	lsls	r2, r3, #9
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	430a      	orrs	r2, r1
 800475a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689a      	ldr	r2, [r3, #8]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800476a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	6899      	ldr	r1, [r3, #8]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	029a      	lsls	r2, r3, #10
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	430a      	orrs	r2, r1
 800477e:	609a      	str	r2, [r3, #8]
}
 8004780:	bf00      	nop
 8004782:	3714      	adds	r7, #20
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr
 800478c:	40012300 	.word	0x40012300
 8004790:	0f000001 	.word	0x0f000001

08004794 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d13c      	bne.n	8004828 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047b2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	689b      	ldr	r3, [r3, #8]
 80047c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d12b      	bne.n	8004820 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d127      	bne.n	8004820 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047d6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d006      	beq.n	80047ec <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d119      	bne.n	8004820 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	685a      	ldr	r2, [r3, #4]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0220 	bic.w	r2, r2, #32
 80047fa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004800:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004810:	2b00      	cmp	r3, #0
 8004812:	d105      	bne.n	8004820 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004818:	f043 0201 	orr.w	r2, r3, #1
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004820:	68f8      	ldr	r0, [r7, #12]
 8004822:	f7fc fffb 	bl	800181c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004826:	e00e      	b.n	8004846 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800482c:	f003 0310 	and.w	r3, r3, #16
 8004830:	2b00      	cmp	r3, #0
 8004832:	d003      	beq.n	800483c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff fd85 	bl	8004344 <HAL_ADC_ErrorCallback>
}
 800483a:	e004      	b.n	8004846 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004840:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	4798      	blx	r3
}
 8004846:	bf00      	nop
 8004848:	3710      	adds	r7, #16
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b084      	sub	sp, #16
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800485c:	68f8      	ldr	r0, [r7, #12]
 800485e:	f7ff fd67 	bl	8004330 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004862:	bf00      	nop
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}

0800486a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b084      	sub	sp, #16
 800486e:	af00      	add	r7, sp, #0
 8004870:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004876:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2240      	movs	r2, #64	; 0x40
 800487c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004882:	f043 0204 	orr.w	r2, r3, #4
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800488a:	68f8      	ldr	r0, [r7, #12]
 800488c:	f7ff fd5a 	bl	8004344 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}

08004898 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f003 0307 	and.w	r3, r3, #7
 80048a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048a8:	4b0c      	ldr	r3, [pc, #48]	; (80048dc <__NVIC_SetPriorityGrouping+0x44>)
 80048aa:	68db      	ldr	r3, [r3, #12]
 80048ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048ae:	68ba      	ldr	r2, [r7, #8]
 80048b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048b4:	4013      	ands	r3, r2
 80048b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ca:	4a04      	ldr	r2, [pc, #16]	; (80048dc <__NVIC_SetPriorityGrouping+0x44>)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	60d3      	str	r3, [r2, #12]
}
 80048d0:	bf00      	nop
 80048d2:	3714      	adds	r7, #20
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr
 80048dc:	e000ed00 	.word	0xe000ed00

080048e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048e0:	b480      	push	{r7}
 80048e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048e4:	4b04      	ldr	r3, [pc, #16]	; (80048f8 <__NVIC_GetPriorityGrouping+0x18>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	0a1b      	lsrs	r3, r3, #8
 80048ea:	f003 0307 	and.w	r3, r3, #7
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr
 80048f8:	e000ed00 	.word	0xe000ed00

080048fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
 8004902:	4603      	mov	r3, r0
 8004904:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490a:	2b00      	cmp	r3, #0
 800490c:	db0b      	blt.n	8004926 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800490e:	79fb      	ldrb	r3, [r7, #7]
 8004910:	f003 021f 	and.w	r2, r3, #31
 8004914:	4907      	ldr	r1, [pc, #28]	; (8004934 <__NVIC_EnableIRQ+0x38>)
 8004916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	2001      	movs	r0, #1
 800491e:	fa00 f202 	lsl.w	r2, r0, r2
 8004922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004926:	bf00      	nop
 8004928:	370c      	adds	r7, #12
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	e000e100 	.word	0xe000e100

08004938 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004938:	b480      	push	{r7}
 800493a:	b083      	sub	sp, #12
 800493c:	af00      	add	r7, sp, #0
 800493e:	4603      	mov	r3, r0
 8004940:	6039      	str	r1, [r7, #0]
 8004942:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004944:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004948:	2b00      	cmp	r3, #0
 800494a:	db0a      	blt.n	8004962 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	b2da      	uxtb	r2, r3
 8004950:	490c      	ldr	r1, [pc, #48]	; (8004984 <__NVIC_SetPriority+0x4c>)
 8004952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004956:	0112      	lsls	r2, r2, #4
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	440b      	add	r3, r1
 800495c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004960:	e00a      	b.n	8004978 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	b2da      	uxtb	r2, r3
 8004966:	4908      	ldr	r1, [pc, #32]	; (8004988 <__NVIC_SetPriority+0x50>)
 8004968:	79fb      	ldrb	r3, [r7, #7]
 800496a:	f003 030f 	and.w	r3, r3, #15
 800496e:	3b04      	subs	r3, #4
 8004970:	0112      	lsls	r2, r2, #4
 8004972:	b2d2      	uxtb	r2, r2
 8004974:	440b      	add	r3, r1
 8004976:	761a      	strb	r2, [r3, #24]
}
 8004978:	bf00      	nop
 800497a:	370c      	adds	r7, #12
 800497c:	46bd      	mov	sp, r7
 800497e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004982:	4770      	bx	lr
 8004984:	e000e100 	.word	0xe000e100
 8004988:	e000ed00 	.word	0xe000ed00

0800498c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800498c:	b480      	push	{r7}
 800498e:	b089      	sub	sp, #36	; 0x24
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	f003 0307 	and.w	r3, r3, #7
 800499e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	f1c3 0307 	rsb	r3, r3, #7
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	bf28      	it	cs
 80049aa:	2304      	movcs	r3, #4
 80049ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	3304      	adds	r3, #4
 80049b2:	2b06      	cmp	r3, #6
 80049b4:	d902      	bls.n	80049bc <NVIC_EncodePriority+0x30>
 80049b6:	69fb      	ldr	r3, [r7, #28]
 80049b8:	3b03      	subs	r3, #3
 80049ba:	e000      	b.n	80049be <NVIC_EncodePriority+0x32>
 80049bc:	2300      	movs	r3, #0
 80049be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c0:	f04f 32ff 	mov.w	r2, #4294967295
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	fa02 f303 	lsl.w	r3, r2, r3
 80049ca:	43da      	mvns	r2, r3
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	401a      	ands	r2, r3
 80049d0:	697b      	ldr	r3, [r7, #20]
 80049d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049d4:	f04f 31ff 	mov.w	r1, #4294967295
 80049d8:	697b      	ldr	r3, [r7, #20]
 80049da:	fa01 f303 	lsl.w	r3, r1, r3
 80049de:	43d9      	mvns	r1, r3
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e4:	4313      	orrs	r3, r2
         );
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3724      	adds	r7, #36	; 0x24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr
	...

080049f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b082      	sub	sp, #8
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004a04:	d301      	bcc.n	8004a0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a06:	2301      	movs	r3, #1
 8004a08:	e00f      	b.n	8004a2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a0a:	4a0a      	ldr	r2, [pc, #40]	; (8004a34 <SysTick_Config+0x40>)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a12:	210f      	movs	r1, #15
 8004a14:	f04f 30ff 	mov.w	r0, #4294967295
 8004a18:	f7ff ff8e 	bl	8004938 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a1c:	4b05      	ldr	r3, [pc, #20]	; (8004a34 <SysTick_Config+0x40>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a22:	4b04      	ldr	r3, [pc, #16]	; (8004a34 <SysTick_Config+0x40>)
 8004a24:	2207      	movs	r2, #7
 8004a26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	e000e010 	.word	0xe000e010

08004a38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff ff29 	bl	8004898 <__NVIC_SetPriorityGrouping>
}
 8004a46:	bf00      	nop
 8004a48:	3708      	adds	r7, #8
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	bd80      	pop	{r7, pc}

08004a4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a4e:	b580      	push	{r7, lr}
 8004a50:	b086      	sub	sp, #24
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	4603      	mov	r3, r0
 8004a56:	60b9      	str	r1, [r7, #8]
 8004a58:	607a      	str	r2, [r7, #4]
 8004a5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a60:	f7ff ff3e 	bl	80048e0 <__NVIC_GetPriorityGrouping>
 8004a64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	68b9      	ldr	r1, [r7, #8]
 8004a6a:	6978      	ldr	r0, [r7, #20]
 8004a6c:	f7ff ff8e 	bl	800498c <NVIC_EncodePriority>
 8004a70:	4602      	mov	r2, r0
 8004a72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a76:	4611      	mov	r1, r2
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7ff ff5d 	bl	8004938 <__NVIC_SetPriority>
}
 8004a7e:	bf00      	nop
 8004a80:	3718      	adds	r7, #24
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a86:	b580      	push	{r7, lr}
 8004a88:	b082      	sub	sp, #8
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff ff31 	bl	80048fc <__NVIC_EnableIRQ>
}
 8004a9a:	bf00      	nop
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b082      	sub	sp, #8
 8004aa6:	af00      	add	r7, sp, #0
 8004aa8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7ff ffa2 	bl	80049f4 <SysTick_Config>
 8004ab0:	4603      	mov	r3, r0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3708      	adds	r7, #8
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
	...

08004abc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004ac8:	f7ff faae 	bl	8004028 <HAL_GetTick>
 8004acc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d101      	bne.n	8004ad8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e099      	b.n	8004c0c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2202      	movs	r2, #2
 8004adc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f022 0201 	bic.w	r2, r2, #1
 8004af6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004af8:	e00f      	b.n	8004b1a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004afa:	f7ff fa95 	bl	8004028 <HAL_GetTick>
 8004afe:	4602      	mov	r2, r0
 8004b00:	693b      	ldr	r3, [r7, #16]
 8004b02:	1ad3      	subs	r3, r2, r3
 8004b04:	2b05      	cmp	r3, #5
 8004b06:	d908      	bls.n	8004b1a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2220      	movs	r2, #32
 8004b0c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2203      	movs	r2, #3
 8004b12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004b16:	2303      	movs	r3, #3
 8004b18:	e078      	b.n	8004c0c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 0301 	and.w	r3, r3, #1
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1e8      	bne.n	8004afa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b30:	697a      	ldr	r2, [r7, #20]
 8004b32:	4b38      	ldr	r3, [pc, #224]	; (8004c14 <HAL_DMA_Init+0x158>)
 8004b34:	4013      	ands	r3, r2
 8004b36:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	699b      	ldr	r3, [r3, #24]
 8004b58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a1b      	ldr	r3, [r3, #32]
 8004b64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b66:	697a      	ldr	r2, [r7, #20]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b70:	2b04      	cmp	r3, #4
 8004b72:	d107      	bne.n	8004b84 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	697a      	ldr	r2, [r7, #20]
 8004b80:	4313      	orrs	r3, r2
 8004b82:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	697a      	ldr	r2, [r7, #20]
 8004b8a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	695b      	ldr	r3, [r3, #20]
 8004b92:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004b94:	697b      	ldr	r3, [r7, #20]
 8004b96:	f023 0307 	bic.w	r3, r3, #7
 8004b9a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	d117      	bne.n	8004bde <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d00e      	beq.n	8004bde <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	f000 fa6f 	bl	80050a4 <DMA_CheckFifoParam>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d008      	beq.n	8004bde <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2240      	movs	r2, #64	; 0x40
 8004bd0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e016      	b.n	8004c0c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	f000 fa26 	bl	8005038 <DMA_CalcBaseAndBitshift>
 8004bec:	4603      	mov	r3, r0
 8004bee:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bf4:	223f      	movs	r2, #63	; 0x3f
 8004bf6:	409a      	lsls	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	f010803f 	.word	0xf010803f

08004c18 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b086      	sub	sp, #24
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004c36:	2b01      	cmp	r3, #1
 8004c38:	d101      	bne.n	8004c3e <HAL_DMA_Start_IT+0x26>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	e040      	b.n	8004cc0 <HAL_DMA_Start_IT+0xa8>
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2201      	movs	r2, #1
 8004c42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d12f      	bne.n	8004cb2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2202      	movs	r2, #2
 8004c56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	687a      	ldr	r2, [r7, #4]
 8004c64:	68b9      	ldr	r1, [r7, #8]
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 f9b8 	bl	8004fdc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c70:	223f      	movs	r2, #63	; 0x3f
 8004c72:	409a      	lsls	r2, r3
 8004c74:	693b      	ldr	r3, [r7, #16]
 8004c76:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f042 0216 	orr.w	r2, r2, #22
 8004c86:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d007      	beq.n	8004ca0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f042 0208 	orr.w	r2, r2, #8
 8004c9e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0201 	orr.w	r2, r2, #1
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	e005      	b.n	8004cbe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cba:	2302      	movs	r3, #2
 8004cbc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004cbe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3718      	adds	r7, #24
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bd80      	pop	{r7, pc}

08004cc8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b086      	sub	sp, #24
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004cd4:	4b8e      	ldr	r3, [pc, #568]	; (8004f10 <HAL_DMA_IRQHandler+0x248>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a8e      	ldr	r2, [pc, #568]	; (8004f14 <HAL_DMA_IRQHandler+0x24c>)
 8004cda:	fba2 2303 	umull	r2, r3, r2, r3
 8004cde:	0a9b      	lsrs	r3, r3, #10
 8004ce0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ce6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004ce8:	693b      	ldr	r3, [r7, #16]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004cf2:	2208      	movs	r2, #8
 8004cf4:	409a      	lsls	r2, r3
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	4013      	ands	r3, r2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d01a      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d013      	beq.n	8004d34 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681a      	ldr	r2, [r3, #0]
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f022 0204 	bic.w	r2, r2, #4
 8004d1a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d20:	2208      	movs	r2, #8
 8004d22:	409a      	lsls	r2, r3
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d2c:	f043 0201 	orr.w	r2, r3, #1
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d38:	2201      	movs	r2, #1
 8004d3a:	409a      	lsls	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	4013      	ands	r3, r2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d012      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d00b      	beq.n	8004d6a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d56:	2201      	movs	r2, #1
 8004d58:	409a      	lsls	r2, r3
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d62:	f043 0202 	orr.w	r2, r3, #2
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d6e:	2204      	movs	r2, #4
 8004d70:	409a      	lsls	r2, r3
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d012      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f003 0302 	and.w	r3, r3, #2
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d00b      	beq.n	8004da0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004d8c:	2204      	movs	r2, #4
 8004d8e:	409a      	lsls	r2, r3
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d98:	f043 0204 	orr.w	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004da4:	2210      	movs	r2, #16
 8004da6:	409a      	lsls	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	4013      	ands	r3, r2
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d043      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f003 0308 	and.w	r3, r3, #8
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d03c      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004dc2:	2210      	movs	r2, #16
 8004dc4:	409a      	lsls	r2, r3
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d018      	beq.n	8004e0a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d108      	bne.n	8004df8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d024      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	4798      	blx	r3
 8004df6:	e01f      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d01b      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	4798      	blx	r3
 8004e08:	e016      	b.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d107      	bne.n	8004e28 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	681a      	ldr	r2, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f022 0208 	bic.w	r2, r2, #8
 8004e26:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	409a      	lsls	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4013      	ands	r3, r2
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	f000 808f 	beq.w	8004f68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f003 0310 	and.w	r3, r3, #16
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 8087 	beq.w	8004f68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e5e:	2220      	movs	r2, #32
 8004e60:	409a      	lsls	r2, r3
 8004e62:	693b      	ldr	r3, [r7, #16]
 8004e64:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	2b05      	cmp	r3, #5
 8004e70:	d136      	bne.n	8004ee0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681a      	ldr	r2, [r3, #0]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0216 	bic.w	r2, r2, #22
 8004e80:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695a      	ldr	r2, [r3, #20]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e90:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d103      	bne.n	8004ea2 <HAL_DMA_IRQHandler+0x1da>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d007      	beq.n	8004eb2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f022 0208 	bic.w	r2, r2, #8
 8004eb0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004eb6:	223f      	movs	r2, #63	; 0x3f
 8004eb8:	409a      	lsls	r2, r3
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2201      	movs	r2, #1
 8004ec2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d07e      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	4798      	blx	r3
        }
        return;
 8004ede:	e079      	b.n	8004fd4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d01d      	beq.n	8004f2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d10d      	bne.n	8004f18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d031      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	4798      	blx	r3
 8004f0c:	e02c      	b.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
 8004f0e:	bf00      	nop
 8004f10:	20000040 	.word	0x20000040
 8004f14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d023      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	4798      	blx	r3
 8004f28:	e01e      	b.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10f      	bne.n	8004f58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f022 0210 	bic.w	r2, r2, #16
 8004f46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d032      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d022      	beq.n	8004fc2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	2205      	movs	r2, #5
 8004f80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f022 0201 	bic.w	r2, r2, #1
 8004f92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	3301      	adds	r3, #1
 8004f98:	60bb      	str	r3, [r7, #8]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d307      	bcc.n	8004fb0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f003 0301 	and.w	r3, r3, #1
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d1f2      	bne.n	8004f94 <HAL_DMA_IRQHandler+0x2cc>
 8004fae:	e000      	b.n	8004fb2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004fb0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d005      	beq.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	4798      	blx	r3
 8004fd2:	e000      	b.n	8004fd6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004fd4:	bf00      	nop
    }
  }
}
 8004fd6:	3718      	adds	r7, #24
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
 8004fe8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ff8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	683a      	ldr	r2, [r7, #0]
 8005000:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	2b40      	cmp	r3, #64	; 0x40
 8005008:	d108      	bne.n	800501c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	687a      	ldr	r2, [r7, #4]
 8005010:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800501a:	e007      	b.n	800502c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	60da      	str	r2, [r3, #12]
}
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr

08005038 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005038:	b480      	push	{r7}
 800503a:	b085      	sub	sp, #20
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	b2db      	uxtb	r3, r3
 8005046:	3b10      	subs	r3, #16
 8005048:	4a14      	ldr	r2, [pc, #80]	; (800509c <DMA_CalcBaseAndBitshift+0x64>)
 800504a:	fba2 2303 	umull	r2, r3, r2, r3
 800504e:	091b      	lsrs	r3, r3, #4
 8005050:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005052:	4a13      	ldr	r2, [pc, #76]	; (80050a0 <DMA_CalcBaseAndBitshift+0x68>)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4413      	add	r3, r2
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	461a      	mov	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2b03      	cmp	r3, #3
 8005064:	d909      	bls.n	800507a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800506e:	f023 0303 	bic.w	r3, r3, #3
 8005072:	1d1a      	adds	r2, r3, #4
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	659a      	str	r2, [r3, #88]	; 0x58
 8005078:	e007      	b.n	800508a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005082:	f023 0303 	bic.w	r3, r3, #3
 8005086:	687a      	ldr	r2, [r7, #4]
 8005088:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800508e:	4618      	mov	r0, r3
 8005090:	3714      	adds	r7, #20
 8005092:	46bd      	mov	sp, r7
 8005094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005098:	4770      	bx	lr
 800509a:	bf00      	nop
 800509c:	aaaaaaab 	.word	0xaaaaaaab
 80050a0:	0800b3fc 	.word	0x0800b3fc

080050a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050a4:	b480      	push	{r7}
 80050a6:	b085      	sub	sp, #20
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050ac:	2300      	movs	r3, #0
 80050ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d11f      	bne.n	80050fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	2b03      	cmp	r3, #3
 80050c2:	d856      	bhi.n	8005172 <DMA_CheckFifoParam+0xce>
 80050c4:	a201      	add	r2, pc, #4	; (adr r2, 80050cc <DMA_CheckFifoParam+0x28>)
 80050c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050ca:	bf00      	nop
 80050cc:	080050dd 	.word	0x080050dd
 80050d0:	080050ef 	.word	0x080050ef
 80050d4:	080050dd 	.word	0x080050dd
 80050d8:	08005173 	.word	0x08005173
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d046      	beq.n	8005176 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80050e8:	2301      	movs	r3, #1
 80050ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050ec:	e043      	b.n	8005176 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050f2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80050f6:	d140      	bne.n	800517a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050fc:	e03d      	b.n	800517a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	699b      	ldr	r3, [r3, #24]
 8005102:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005106:	d121      	bne.n	800514c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005108:	68bb      	ldr	r3, [r7, #8]
 800510a:	2b03      	cmp	r3, #3
 800510c:	d837      	bhi.n	800517e <DMA_CheckFifoParam+0xda>
 800510e:	a201      	add	r2, pc, #4	; (adr r2, 8005114 <DMA_CheckFifoParam+0x70>)
 8005110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005114:	08005125 	.word	0x08005125
 8005118:	0800512b 	.word	0x0800512b
 800511c:	08005125 	.word	0x08005125
 8005120:	0800513d 	.word	0x0800513d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
      break;
 8005128:	e030      	b.n	800518c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005132:	2b00      	cmp	r3, #0
 8005134:	d025      	beq.n	8005182 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800513a:	e022      	b.n	8005182 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005140:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005144:	d11f      	bne.n	8005186 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800514a:	e01c      	b.n	8005186 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2b02      	cmp	r3, #2
 8005150:	d903      	bls.n	800515a <DMA_CheckFifoParam+0xb6>
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	2b03      	cmp	r3, #3
 8005156:	d003      	beq.n	8005160 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005158:	e018      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
      break;
 800515e:	e015      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005164:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00e      	beq.n	800518a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
      break;
 8005170:	e00b      	b.n	800518a <DMA_CheckFifoParam+0xe6>
      break;
 8005172:	bf00      	nop
 8005174:	e00a      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 8005176:	bf00      	nop
 8005178:	e008      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800517a:	bf00      	nop
 800517c:	e006      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800517e:	bf00      	nop
 8005180:	e004      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 8005182:	bf00      	nop
 8005184:	e002      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;   
 8005186:	bf00      	nop
 8005188:	e000      	b.n	800518c <DMA_CheckFifoParam+0xe8>
      break;
 800518a:	bf00      	nop
    }
  } 
  
  return status; 
 800518c:	7bfb      	ldrb	r3, [r7, #15]
}
 800518e:	4618      	mov	r0, r3
 8005190:	3714      	adds	r7, #20
 8005192:	46bd      	mov	sp, r7
 8005194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005198:	4770      	bx	lr
 800519a:	bf00      	nop

0800519c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800519c:	b480      	push	{r7}
 800519e:	b089      	sub	sp, #36	; 0x24
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
 80051a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80051a6:	2300      	movs	r3, #0
 80051a8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051aa:	2300      	movs	r3, #0
 80051ac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051ae:	2300      	movs	r3, #0
 80051b0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051b2:	2300      	movs	r3, #0
 80051b4:	61fb      	str	r3, [r7, #28]
 80051b6:	e16b      	b.n	8005490 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051b8:	2201      	movs	r2, #1
 80051ba:	69fb      	ldr	r3, [r7, #28]
 80051bc:	fa02 f303 	lsl.w	r3, r2, r3
 80051c0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	697a      	ldr	r2, [r7, #20]
 80051c8:	4013      	ands	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051cc:	693a      	ldr	r2, [r7, #16]
 80051ce:	697b      	ldr	r3, [r7, #20]
 80051d0:	429a      	cmp	r2, r3
 80051d2:	f040 815a 	bne.w	800548a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	f003 0303 	and.w	r3, r3, #3
 80051de:	2b01      	cmp	r3, #1
 80051e0:	d005      	beq.n	80051ee <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d130      	bne.n	8005250 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	2203      	movs	r2, #3
 80051fa:	fa02 f303 	lsl.w	r3, r2, r3
 80051fe:	43db      	mvns	r3, r3
 8005200:	69ba      	ldr	r2, [r7, #24]
 8005202:	4013      	ands	r3, r2
 8005204:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	68da      	ldr	r2, [r3, #12]
 800520a:	69fb      	ldr	r3, [r7, #28]
 800520c:	005b      	lsls	r3, r3, #1
 800520e:	fa02 f303 	lsl.w	r3, r2, r3
 8005212:	69ba      	ldr	r2, [r7, #24]
 8005214:	4313      	orrs	r3, r2
 8005216:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005224:	2201      	movs	r2, #1
 8005226:	69fb      	ldr	r3, [r7, #28]
 8005228:	fa02 f303 	lsl.w	r3, r2, r3
 800522c:	43db      	mvns	r3, r3
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4013      	ands	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005234:	683b      	ldr	r3, [r7, #0]
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	091b      	lsrs	r3, r3, #4
 800523a:	f003 0201 	and.w	r2, r3, #1
 800523e:	69fb      	ldr	r3, [r7, #28]
 8005240:	fa02 f303 	lsl.w	r3, r2, r3
 8005244:	69ba      	ldr	r2, [r7, #24]
 8005246:	4313      	orrs	r3, r2
 8005248:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	f003 0303 	and.w	r3, r3, #3
 8005258:	2b03      	cmp	r3, #3
 800525a:	d017      	beq.n	800528c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68db      	ldr	r3, [r3, #12]
 8005260:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005262:	69fb      	ldr	r3, [r7, #28]
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	2203      	movs	r2, #3
 8005268:	fa02 f303 	lsl.w	r3, r2, r3
 800526c:	43db      	mvns	r3, r3
 800526e:	69ba      	ldr	r2, [r7, #24]
 8005270:	4013      	ands	r3, r2
 8005272:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	689a      	ldr	r2, [r3, #8]
 8005278:	69fb      	ldr	r3, [r7, #28]
 800527a:	005b      	lsls	r3, r3, #1
 800527c:	fa02 f303 	lsl.w	r3, r2, r3
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	4313      	orrs	r3, r2
 8005284:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f003 0303 	and.w	r3, r3, #3
 8005294:	2b02      	cmp	r3, #2
 8005296:	d123      	bne.n	80052e0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005298:	69fb      	ldr	r3, [r7, #28]
 800529a:	08da      	lsrs	r2, r3, #3
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	3208      	adds	r2, #8
 80052a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80052a6:	69fb      	ldr	r3, [r7, #28]
 80052a8:	f003 0307 	and.w	r3, r3, #7
 80052ac:	009b      	lsls	r3, r3, #2
 80052ae:	220f      	movs	r2, #15
 80052b0:	fa02 f303 	lsl.w	r3, r2, r3
 80052b4:	43db      	mvns	r3, r3
 80052b6:	69ba      	ldr	r2, [r7, #24]
 80052b8:	4013      	ands	r3, r2
 80052ba:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	691a      	ldr	r2, [r3, #16]
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	009b      	lsls	r3, r3, #2
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	69ba      	ldr	r2, [r7, #24]
 80052ce:	4313      	orrs	r3, r2
 80052d0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052d2:	69fb      	ldr	r3, [r7, #28]
 80052d4:	08da      	lsrs	r2, r3, #3
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	3208      	adds	r2, #8
 80052da:	69b9      	ldr	r1, [r7, #24]
 80052dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	005b      	lsls	r3, r3, #1
 80052ea:	2203      	movs	r2, #3
 80052ec:	fa02 f303 	lsl.w	r3, r2, r3
 80052f0:	43db      	mvns	r3, r3
 80052f2:	69ba      	ldr	r2, [r7, #24]
 80052f4:	4013      	ands	r3, r2
 80052f6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685b      	ldr	r3, [r3, #4]
 80052fc:	f003 0203 	and.w	r2, r3, #3
 8005300:	69fb      	ldr	r3, [r7, #28]
 8005302:	005b      	lsls	r3, r3, #1
 8005304:	fa02 f303 	lsl.w	r3, r2, r3
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	4313      	orrs	r3, r2
 800530c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	69ba      	ldr	r2, [r7, #24]
 8005312:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800531c:	2b00      	cmp	r3, #0
 800531e:	f000 80b4 	beq.w	800548a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]
 8005326:	4b60      	ldr	r3, [pc, #384]	; (80054a8 <HAL_GPIO_Init+0x30c>)
 8005328:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800532a:	4a5f      	ldr	r2, [pc, #380]	; (80054a8 <HAL_GPIO_Init+0x30c>)
 800532c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005330:	6453      	str	r3, [r2, #68]	; 0x44
 8005332:	4b5d      	ldr	r3, [pc, #372]	; (80054a8 <HAL_GPIO_Init+0x30c>)
 8005334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005336:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800533a:	60fb      	str	r3, [r7, #12]
 800533c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800533e:	4a5b      	ldr	r2, [pc, #364]	; (80054ac <HAL_GPIO_Init+0x310>)
 8005340:	69fb      	ldr	r3, [r7, #28]
 8005342:	089b      	lsrs	r3, r3, #2
 8005344:	3302      	adds	r3, #2
 8005346:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800534a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800534c:	69fb      	ldr	r3, [r7, #28]
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	220f      	movs	r2, #15
 8005356:	fa02 f303 	lsl.w	r3, r2, r3
 800535a:	43db      	mvns	r3, r3
 800535c:	69ba      	ldr	r2, [r7, #24]
 800535e:	4013      	ands	r3, r2
 8005360:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a52      	ldr	r2, [pc, #328]	; (80054b0 <HAL_GPIO_Init+0x314>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d02b      	beq.n	80053c2 <HAL_GPIO_Init+0x226>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a51      	ldr	r2, [pc, #324]	; (80054b4 <HAL_GPIO_Init+0x318>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d025      	beq.n	80053be <HAL_GPIO_Init+0x222>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a50      	ldr	r2, [pc, #320]	; (80054b8 <HAL_GPIO_Init+0x31c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d01f      	beq.n	80053ba <HAL_GPIO_Init+0x21e>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a4f      	ldr	r2, [pc, #316]	; (80054bc <HAL_GPIO_Init+0x320>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d019      	beq.n	80053b6 <HAL_GPIO_Init+0x21a>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a4e      	ldr	r2, [pc, #312]	; (80054c0 <HAL_GPIO_Init+0x324>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d013      	beq.n	80053b2 <HAL_GPIO_Init+0x216>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a4d      	ldr	r2, [pc, #308]	; (80054c4 <HAL_GPIO_Init+0x328>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00d      	beq.n	80053ae <HAL_GPIO_Init+0x212>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a4c      	ldr	r2, [pc, #304]	; (80054c8 <HAL_GPIO_Init+0x32c>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d007      	beq.n	80053aa <HAL_GPIO_Init+0x20e>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a4b      	ldr	r2, [pc, #300]	; (80054cc <HAL_GPIO_Init+0x330>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d101      	bne.n	80053a6 <HAL_GPIO_Init+0x20a>
 80053a2:	2307      	movs	r3, #7
 80053a4:	e00e      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053a6:	2308      	movs	r3, #8
 80053a8:	e00c      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053aa:	2306      	movs	r3, #6
 80053ac:	e00a      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053ae:	2305      	movs	r3, #5
 80053b0:	e008      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053b2:	2304      	movs	r3, #4
 80053b4:	e006      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053b6:	2303      	movs	r3, #3
 80053b8:	e004      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053ba:	2302      	movs	r3, #2
 80053bc:	e002      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053be:	2301      	movs	r3, #1
 80053c0:	e000      	b.n	80053c4 <HAL_GPIO_Init+0x228>
 80053c2:	2300      	movs	r3, #0
 80053c4:	69fa      	ldr	r2, [r7, #28]
 80053c6:	f002 0203 	and.w	r2, r2, #3
 80053ca:	0092      	lsls	r2, r2, #2
 80053cc:	4093      	lsls	r3, r2
 80053ce:	69ba      	ldr	r2, [r7, #24]
 80053d0:	4313      	orrs	r3, r2
 80053d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053d4:	4935      	ldr	r1, [pc, #212]	; (80054ac <HAL_GPIO_Init+0x310>)
 80053d6:	69fb      	ldr	r3, [r7, #28]
 80053d8:	089b      	lsrs	r3, r3, #2
 80053da:	3302      	adds	r3, #2
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053e2:	4b3b      	ldr	r3, [pc, #236]	; (80054d0 <HAL_GPIO_Init+0x334>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	43db      	mvns	r3, r3
 80053ec:	69ba      	ldr	r2, [r7, #24]
 80053ee:	4013      	ands	r3, r2
 80053f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d003      	beq.n	8005406 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80053fe:	69ba      	ldr	r2, [r7, #24]
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	4313      	orrs	r3, r2
 8005404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005406:	4a32      	ldr	r2, [pc, #200]	; (80054d0 <HAL_GPIO_Init+0x334>)
 8005408:	69bb      	ldr	r3, [r7, #24]
 800540a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800540c:	4b30      	ldr	r3, [pc, #192]	; (80054d0 <HAL_GPIO_Init+0x334>)
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	43db      	mvns	r3, r3
 8005416:	69ba      	ldr	r2, [r7, #24]
 8005418:	4013      	ands	r3, r2
 800541a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005424:	2b00      	cmp	r3, #0
 8005426:	d003      	beq.n	8005430 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	4313      	orrs	r3, r2
 800542e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005430:	4a27      	ldr	r2, [pc, #156]	; (80054d0 <HAL_GPIO_Init+0x334>)
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005436:	4b26      	ldr	r3, [pc, #152]	; (80054d0 <HAL_GPIO_Init+0x334>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	43db      	mvns	r3, r3
 8005440:	69ba      	ldr	r2, [r7, #24]
 8005442:	4013      	ands	r3, r2
 8005444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005452:	69ba      	ldr	r2, [r7, #24]
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	4313      	orrs	r3, r2
 8005458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800545a:	4a1d      	ldr	r2, [pc, #116]	; (80054d0 <HAL_GPIO_Init+0x334>)
 800545c:	69bb      	ldr	r3, [r7, #24]
 800545e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005460:	4b1b      	ldr	r3, [pc, #108]	; (80054d0 <HAL_GPIO_Init+0x334>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	43db      	mvns	r3, r3
 800546a:	69ba      	ldr	r2, [r7, #24]
 800546c:	4013      	ands	r3, r2
 800546e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	685b      	ldr	r3, [r3, #4]
 8005474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800547c:	69ba      	ldr	r2, [r7, #24]
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	4313      	orrs	r3, r2
 8005482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005484:	4a12      	ldr	r2, [pc, #72]	; (80054d0 <HAL_GPIO_Init+0x334>)
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	3301      	adds	r3, #1
 800548e:	61fb      	str	r3, [r7, #28]
 8005490:	69fb      	ldr	r3, [r7, #28]
 8005492:	2b0f      	cmp	r3, #15
 8005494:	f67f ae90 	bls.w	80051b8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005498:	bf00      	nop
 800549a:	bf00      	nop
 800549c:	3724      	adds	r7, #36	; 0x24
 800549e:	46bd      	mov	sp, r7
 80054a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a4:	4770      	bx	lr
 80054a6:	bf00      	nop
 80054a8:	40023800 	.word	0x40023800
 80054ac:	40013800 	.word	0x40013800
 80054b0:	40020000 	.word	0x40020000
 80054b4:	40020400 	.word	0x40020400
 80054b8:	40020800 	.word	0x40020800
 80054bc:	40020c00 	.word	0x40020c00
 80054c0:	40021000 	.word	0x40021000
 80054c4:	40021400 	.word	0x40021400
 80054c8:	40021800 	.word	0x40021800
 80054cc:	40021c00 	.word	0x40021c00
 80054d0:	40013c00 	.word	0x40013c00

080054d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
 80054f0:	e001      	b.n	80054f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	460b      	mov	r3, r1
 800550e:	807b      	strh	r3, [r7, #2]
 8005510:	4613      	mov	r3, r2
 8005512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005514:	787b      	ldrb	r3, [r7, #1]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800551a:	887a      	ldrh	r2, [r7, #2]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005520:	e003      	b.n	800552a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005522:	887b      	ldrh	r3, [r7, #2]
 8005524:	041a      	lsls	r2, r3, #16
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	619a      	str	r2, [r3, #24]
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
	...

08005538 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b084      	sub	sp, #16
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d101      	bne.n	800554a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	e12b      	b.n	80057a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005550:	b2db      	uxtb	r3, r3
 8005552:	2b00      	cmp	r3, #0
 8005554:	d106      	bne.n	8005564 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	2200      	movs	r2, #0
 800555a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f7fe f946 	bl	80037f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2224      	movs	r2, #36	; 0x24
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	681a      	ldr	r2, [r3, #0]
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f022 0201 	bic.w	r2, r2, #1
 800557a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800558a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	681a      	ldr	r2, [r3, #0]
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800559a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800559c:	f000 fd40 	bl	8006020 <HAL_RCC_GetPCLK1Freq>
 80055a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	4a81      	ldr	r2, [pc, #516]	; (80057ac <HAL_I2C_Init+0x274>)
 80055a8:	4293      	cmp	r3, r2
 80055aa:	d807      	bhi.n	80055bc <HAL_I2C_Init+0x84>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	4a80      	ldr	r2, [pc, #512]	; (80057b0 <HAL_I2C_Init+0x278>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	bf94      	ite	ls
 80055b4:	2301      	movls	r3, #1
 80055b6:	2300      	movhi	r3, #0
 80055b8:	b2db      	uxtb	r3, r3
 80055ba:	e006      	b.n	80055ca <HAL_I2C_Init+0x92>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	4a7d      	ldr	r2, [pc, #500]	; (80057b4 <HAL_I2C_Init+0x27c>)
 80055c0:	4293      	cmp	r3, r2
 80055c2:	bf94      	ite	ls
 80055c4:	2301      	movls	r3, #1
 80055c6:	2300      	movhi	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d001      	beq.n	80055d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055ce:	2301      	movs	r3, #1
 80055d0:	e0e7      	b.n	80057a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	4a78      	ldr	r2, [pc, #480]	; (80057b8 <HAL_I2C_Init+0x280>)
 80055d6:	fba2 2303 	umull	r2, r3, r2, r3
 80055da:	0c9b      	lsrs	r3, r3, #18
 80055dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	430a      	orrs	r2, r1
 80055f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	4a6a      	ldr	r2, [pc, #424]	; (80057ac <HAL_I2C_Init+0x274>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d802      	bhi.n	800560c <HAL_I2C_Init+0xd4>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	3301      	adds	r3, #1
 800560a:	e009      	b.n	8005620 <HAL_I2C_Init+0xe8>
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005612:	fb02 f303 	mul.w	r3, r2, r3
 8005616:	4a69      	ldr	r2, [pc, #420]	; (80057bc <HAL_I2C_Init+0x284>)
 8005618:	fba2 2303 	umull	r2, r3, r2, r3
 800561c:	099b      	lsrs	r3, r3, #6
 800561e:	3301      	adds	r3, #1
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	6812      	ldr	r2, [r2, #0]
 8005624:	430b      	orrs	r3, r1
 8005626:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005632:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	495c      	ldr	r1, [pc, #368]	; (80057ac <HAL_I2C_Init+0x274>)
 800563c:	428b      	cmp	r3, r1
 800563e:	d819      	bhi.n	8005674 <HAL_I2C_Init+0x13c>
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	1e59      	subs	r1, r3, #1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	005b      	lsls	r3, r3, #1
 800564a:	fbb1 f3f3 	udiv	r3, r1, r3
 800564e:	1c59      	adds	r1, r3, #1
 8005650:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005654:	400b      	ands	r3, r1
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_I2C_Init+0x138>
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	1e59      	subs	r1, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	fbb1 f3f3 	udiv	r3, r1, r3
 8005668:	3301      	adds	r3, #1
 800566a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800566e:	e051      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 8005670:	2304      	movs	r3, #4
 8005672:	e04f      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	d111      	bne.n	80056a0 <HAL_I2C_Init+0x168>
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	1e58      	subs	r0, r3, #1
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6859      	ldr	r1, [r3, #4]
 8005684:	460b      	mov	r3, r1
 8005686:	005b      	lsls	r3, r3, #1
 8005688:	440b      	add	r3, r1
 800568a:	fbb0 f3f3 	udiv	r3, r0, r3
 800568e:	3301      	adds	r3, #1
 8005690:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005694:	2b00      	cmp	r3, #0
 8005696:	bf0c      	ite	eq
 8005698:	2301      	moveq	r3, #1
 800569a:	2300      	movne	r3, #0
 800569c:	b2db      	uxtb	r3, r3
 800569e:	e012      	b.n	80056c6 <HAL_I2C_Init+0x18e>
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	1e58      	subs	r0, r3, #1
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6859      	ldr	r1, [r3, #4]
 80056a8:	460b      	mov	r3, r1
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	440b      	add	r3, r1
 80056ae:	0099      	lsls	r1, r3, #2
 80056b0:	440b      	add	r3, r1
 80056b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80056b6:	3301      	adds	r3, #1
 80056b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056bc:	2b00      	cmp	r3, #0
 80056be:	bf0c      	ite	eq
 80056c0:	2301      	moveq	r3, #1
 80056c2:	2300      	movne	r3, #0
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d001      	beq.n	80056ce <HAL_I2C_Init+0x196>
 80056ca:	2301      	movs	r3, #1
 80056cc:	e022      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10e      	bne.n	80056f4 <HAL_I2C_Init+0x1bc>
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	1e58      	subs	r0, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6859      	ldr	r1, [r3, #4]
 80056de:	460b      	mov	r3, r1
 80056e0:	005b      	lsls	r3, r3, #1
 80056e2:	440b      	add	r3, r1
 80056e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80056e8:	3301      	adds	r3, #1
 80056ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056f2:	e00f      	b.n	8005714 <HAL_I2C_Init+0x1dc>
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	1e58      	subs	r0, r3, #1
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6859      	ldr	r1, [r3, #4]
 80056fc:	460b      	mov	r3, r1
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	440b      	add	r3, r1
 8005702:	0099      	lsls	r1, r3, #2
 8005704:	440b      	add	r3, r1
 8005706:	fbb0 f3f3 	udiv	r3, r0, r3
 800570a:	3301      	adds	r3, #1
 800570c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005710:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005714:	6879      	ldr	r1, [r7, #4]
 8005716:	6809      	ldr	r1, [r1, #0]
 8005718:	4313      	orrs	r3, r2
 800571a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	69da      	ldr	r2, [r3, #28]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a1b      	ldr	r3, [r3, #32]
 800572e:	431a      	orrs	r2, r3
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	430a      	orrs	r2, r1
 8005736:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005742:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	6911      	ldr	r1, [r2, #16]
 800574a:	687a      	ldr	r2, [r7, #4]
 800574c:	68d2      	ldr	r2, [r2, #12]
 800574e:	4311      	orrs	r1, r2
 8005750:	687a      	ldr	r2, [r7, #4]
 8005752:	6812      	ldr	r2, [r2, #0]
 8005754:	430b      	orrs	r3, r1
 8005756:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	68db      	ldr	r3, [r3, #12]
 800575e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	695a      	ldr	r2, [r3, #20]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	699b      	ldr	r3, [r3, #24]
 800576a:	431a      	orrs	r2, r3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681a      	ldr	r2, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f042 0201 	orr.w	r2, r2, #1
 8005782:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2200      	movs	r2, #0
 8005788:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2200      	movs	r2, #0
 8005796:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3710      	adds	r7, #16
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	000186a0 	.word	0x000186a0
 80057b0:	001e847f 	.word	0x001e847f
 80057b4:	003d08ff 	.word	0x003d08ff
 80057b8:	431bde83 	.word	0x431bde83
 80057bc:	10624dd3 	.word	0x10624dd3

080057c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d101      	bne.n	80057d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	e267      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d075      	beq.n	80058ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057de:	4b88      	ldr	r3, [pc, #544]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	f003 030c 	and.w	r3, r3, #12
 80057e6:	2b04      	cmp	r3, #4
 80057e8:	d00c      	beq.n	8005804 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057ea:	4b85      	ldr	r3, [pc, #532]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80057f2:	2b08      	cmp	r3, #8
 80057f4:	d112      	bne.n	800581c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80057f6:	4b82      	ldr	r3, [pc, #520]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005802:	d10b      	bne.n	800581c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005804:	4b7e      	ldr	r3, [pc, #504]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580c:	2b00      	cmp	r3, #0
 800580e:	d05b      	beq.n	80058c8 <HAL_RCC_OscConfig+0x108>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d157      	bne.n	80058c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e242      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005824:	d106      	bne.n	8005834 <HAL_RCC_OscConfig+0x74>
 8005826:	4b76      	ldr	r3, [pc, #472]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a75      	ldr	r2, [pc, #468]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800582c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005830:	6013      	str	r3, [r2, #0]
 8005832:	e01d      	b.n	8005870 <HAL_RCC_OscConfig+0xb0>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800583c:	d10c      	bne.n	8005858 <HAL_RCC_OscConfig+0x98>
 800583e:	4b70      	ldr	r3, [pc, #448]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	4a6f      	ldr	r2, [pc, #444]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005844:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005848:	6013      	str	r3, [r2, #0]
 800584a:	4b6d      	ldr	r3, [pc, #436]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a6c      	ldr	r2, [pc, #432]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005850:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005854:	6013      	str	r3, [r2, #0]
 8005856:	e00b      	b.n	8005870 <HAL_RCC_OscConfig+0xb0>
 8005858:	4b69      	ldr	r3, [pc, #420]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a68      	ldr	r2, [pc, #416]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800585e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005862:	6013      	str	r3, [r2, #0]
 8005864:	4b66      	ldr	r3, [pc, #408]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a65      	ldr	r2, [pc, #404]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800586a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800586e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	2b00      	cmp	r3, #0
 8005876:	d013      	beq.n	80058a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005878:	f7fe fbd6 	bl	8004028 <HAL_GetTick>
 800587c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800587e:	e008      	b.n	8005892 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005880:	f7fe fbd2 	bl	8004028 <HAL_GetTick>
 8005884:	4602      	mov	r2, r0
 8005886:	693b      	ldr	r3, [r7, #16]
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	2b64      	cmp	r3, #100	; 0x64
 800588c:	d901      	bls.n	8005892 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800588e:	2303      	movs	r3, #3
 8005890:	e207      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005892:	4b5b      	ldr	r3, [pc, #364]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800589a:	2b00      	cmp	r3, #0
 800589c:	d0f0      	beq.n	8005880 <HAL_RCC_OscConfig+0xc0>
 800589e:	e014      	b.n	80058ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058a0:	f7fe fbc2 	bl	8004028 <HAL_GetTick>
 80058a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058a6:	e008      	b.n	80058ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058a8:	f7fe fbbe 	bl	8004028 <HAL_GetTick>
 80058ac:	4602      	mov	r2, r0
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	1ad3      	subs	r3, r2, r3
 80058b2:	2b64      	cmp	r3, #100	; 0x64
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e1f3      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80058ba:	4b51      	ldr	r3, [pc, #324]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d1f0      	bne.n	80058a8 <HAL_RCC_OscConfig+0xe8>
 80058c6:	e000      	b.n	80058ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0302 	and.w	r3, r3, #2
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d063      	beq.n	800599e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058d6:	4b4a      	ldr	r3, [pc, #296]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f003 030c 	and.w	r3, r3, #12
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00b      	beq.n	80058fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058e2:	4b47      	ldr	r3, [pc, #284]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d11c      	bne.n	8005928 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80058ee:	4b44      	ldr	r3, [pc, #272]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d116      	bne.n	8005928 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058fa:	4b41      	ldr	r3, [pc, #260]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0302 	and.w	r3, r3, #2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d005      	beq.n	8005912 <HAL_RCC_OscConfig+0x152>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	68db      	ldr	r3, [r3, #12]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d001      	beq.n	8005912 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800590e:	2301      	movs	r3, #1
 8005910:	e1c7      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005912:	4b3b      	ldr	r3, [pc, #236]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	00db      	lsls	r3, r3, #3
 8005920:	4937      	ldr	r1, [pc, #220]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005922:	4313      	orrs	r3, r2
 8005924:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005926:	e03a      	b.n	800599e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d020      	beq.n	8005972 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005930:	4b34      	ldr	r3, [pc, #208]	; (8005a04 <HAL_RCC_OscConfig+0x244>)
 8005932:	2201      	movs	r2, #1
 8005934:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005936:	f7fe fb77 	bl	8004028 <HAL_GetTick>
 800593a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800593c:	e008      	b.n	8005950 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800593e:	f7fe fb73 	bl	8004028 <HAL_GetTick>
 8005942:	4602      	mov	r2, r0
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	2b02      	cmp	r3, #2
 800594a:	d901      	bls.n	8005950 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800594c:	2303      	movs	r3, #3
 800594e:	e1a8      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005950:	4b2b      	ldr	r3, [pc, #172]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 0302 	and.w	r3, r3, #2
 8005958:	2b00      	cmp	r3, #0
 800595a:	d0f0      	beq.n	800593e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800595c:	4b28      	ldr	r3, [pc, #160]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	00db      	lsls	r3, r3, #3
 800596a:	4925      	ldr	r1, [pc, #148]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 800596c:	4313      	orrs	r3, r2
 800596e:	600b      	str	r3, [r1, #0]
 8005970:	e015      	b.n	800599e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005972:	4b24      	ldr	r3, [pc, #144]	; (8005a04 <HAL_RCC_OscConfig+0x244>)
 8005974:	2200      	movs	r2, #0
 8005976:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fe fb56 	bl	8004028 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005980:	f7fe fb52 	bl	8004028 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e187      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005992:	4b1b      	ldr	r3, [pc, #108]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 0302 	and.w	r3, r3, #2
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f003 0308 	and.w	r3, r3, #8
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d036      	beq.n	8005a18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	695b      	ldr	r3, [r3, #20]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d016      	beq.n	80059e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80059b2:	4b15      	ldr	r3, [pc, #84]	; (8005a08 <HAL_RCC_OscConfig+0x248>)
 80059b4:	2201      	movs	r2, #1
 80059b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059b8:	f7fe fb36 	bl	8004028 <HAL_GetTick>
 80059bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059be:	e008      	b.n	80059d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059c0:	f7fe fb32 	bl	8004028 <HAL_GetTick>
 80059c4:	4602      	mov	r2, r0
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	1ad3      	subs	r3, r2, r3
 80059ca:	2b02      	cmp	r3, #2
 80059cc:	d901      	bls.n	80059d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80059ce:	2303      	movs	r3, #3
 80059d0:	e167      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80059d2:	4b0b      	ldr	r3, [pc, #44]	; (8005a00 <HAL_RCC_OscConfig+0x240>)
 80059d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80059d6:	f003 0302 	and.w	r3, r3, #2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d0f0      	beq.n	80059c0 <HAL_RCC_OscConfig+0x200>
 80059de:	e01b      	b.n	8005a18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059e0:	4b09      	ldr	r3, [pc, #36]	; (8005a08 <HAL_RCC_OscConfig+0x248>)
 80059e2:	2200      	movs	r2, #0
 80059e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059e6:	f7fe fb1f 	bl	8004028 <HAL_GetTick>
 80059ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ec:	e00e      	b.n	8005a0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059ee:	f7fe fb1b 	bl	8004028 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	2b02      	cmp	r3, #2
 80059fa:	d907      	bls.n	8005a0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80059fc:	2303      	movs	r3, #3
 80059fe:	e150      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
 8005a00:	40023800 	.word	0x40023800
 8005a04:	42470000 	.word	0x42470000
 8005a08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005a0c:	4b88      	ldr	r3, [pc, #544]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1ea      	bne.n	80059ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f003 0304 	and.w	r3, r3, #4
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	f000 8097 	beq.w	8005b54 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a26:	2300      	movs	r3, #0
 8005a28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a2a:	4b81      	ldr	r3, [pc, #516]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d10f      	bne.n	8005a56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a36:	2300      	movs	r3, #0
 8005a38:	60bb      	str	r3, [r7, #8]
 8005a3a:	4b7d      	ldr	r3, [pc, #500]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	4a7c      	ldr	r2, [pc, #496]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a44:	6413      	str	r3, [r2, #64]	; 0x40
 8005a46:	4b7a      	ldr	r3, [pc, #488]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a4e:	60bb      	str	r3, [r7, #8]
 8005a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a52:	2301      	movs	r3, #1
 8005a54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a56:	4b77      	ldr	r3, [pc, #476]	; (8005c34 <HAL_RCC_OscConfig+0x474>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d118      	bne.n	8005a94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a62:	4b74      	ldr	r3, [pc, #464]	; (8005c34 <HAL_RCC_OscConfig+0x474>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4a73      	ldr	r2, [pc, #460]	; (8005c34 <HAL_RCC_OscConfig+0x474>)
 8005a68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a6e:	f7fe fadb 	bl	8004028 <HAL_GetTick>
 8005a72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a74:	e008      	b.n	8005a88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a76:	f7fe fad7 	bl	8004028 <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d901      	bls.n	8005a88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005a84:	2303      	movs	r3, #3
 8005a86:	e10c      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a88:	4b6a      	ldr	r3, [pc, #424]	; (8005c34 <HAL_RCC_OscConfig+0x474>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d0f0      	beq.n	8005a76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	d106      	bne.n	8005aaa <HAL_RCC_OscConfig+0x2ea>
 8005a9c:	4b64      	ldr	r3, [pc, #400]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005aa0:	4a63      	ldr	r2, [pc, #396]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005aa2:	f043 0301 	orr.w	r3, r3, #1
 8005aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8005aa8:	e01c      	b.n	8005ae4 <HAL_RCC_OscConfig+0x324>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	2b05      	cmp	r3, #5
 8005ab0:	d10c      	bne.n	8005acc <HAL_RCC_OscConfig+0x30c>
 8005ab2:	4b5f      	ldr	r3, [pc, #380]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ab4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ab6:	4a5e      	ldr	r2, [pc, #376]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ab8:	f043 0304 	orr.w	r3, r3, #4
 8005abc:	6713      	str	r3, [r2, #112]	; 0x70
 8005abe:	4b5c      	ldr	r3, [pc, #368]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ac0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ac2:	4a5b      	ldr	r2, [pc, #364]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ac4:	f043 0301 	orr.w	r3, r3, #1
 8005ac8:	6713      	str	r3, [r2, #112]	; 0x70
 8005aca:	e00b      	b.n	8005ae4 <HAL_RCC_OscConfig+0x324>
 8005acc:	4b58      	ldr	r3, [pc, #352]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ad0:	4a57      	ldr	r2, [pc, #348]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ad2:	f023 0301 	bic.w	r3, r3, #1
 8005ad6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ad8:	4b55      	ldr	r3, [pc, #340]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ada:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005adc:	4a54      	ldr	r2, [pc, #336]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005ade:	f023 0304 	bic.w	r3, r3, #4
 8005ae2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d015      	beq.n	8005b18 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005aec:	f7fe fa9c 	bl	8004028 <HAL_GetTick>
 8005af0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005af2:	e00a      	b.n	8005b0a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005af4:	f7fe fa98 	bl	8004028 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e0cb      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b0a:	4b49      	ldr	r3, [pc, #292]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d0ee      	beq.n	8005af4 <HAL_RCC_OscConfig+0x334>
 8005b16:	e014      	b.n	8005b42 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b18:	f7fe fa86 	bl	8004028 <HAL_GetTick>
 8005b1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b1e:	e00a      	b.n	8005b36 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005b20:	f7fe fa82 	bl	8004028 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e0b5      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b36:	4b3e      	ldr	r3, [pc, #248]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005b3a:	f003 0302 	and.w	r3, r3, #2
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1ee      	bne.n	8005b20 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005b42:	7dfb      	ldrb	r3, [r7, #23]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d105      	bne.n	8005b54 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b48:	4b39      	ldr	r3, [pc, #228]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b4c:	4a38      	ldr	r2, [pc, #224]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b4e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b52:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 80a1 	beq.w	8005ca0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005b5e:	4b34      	ldr	r3, [pc, #208]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 030c 	and.w	r3, r3, #12
 8005b66:	2b08      	cmp	r3, #8
 8005b68:	d05c      	beq.n	8005c24 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	699b      	ldr	r3, [r3, #24]
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d141      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b72:	4b31      	ldr	r3, [pc, #196]	; (8005c38 <HAL_RCC_OscConfig+0x478>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b78:	f7fe fa56 	bl	8004028 <HAL_GetTick>
 8005b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b7e:	e008      	b.n	8005b92 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b80:	f7fe fa52 	bl	8004028 <HAL_GetTick>
 8005b84:	4602      	mov	r2, r0
 8005b86:	693b      	ldr	r3, [r7, #16]
 8005b88:	1ad3      	subs	r3, r2, r3
 8005b8a:	2b02      	cmp	r3, #2
 8005b8c:	d901      	bls.n	8005b92 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005b8e:	2303      	movs	r3, #3
 8005b90:	e087      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b92:	4b27      	ldr	r3, [pc, #156]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1f0      	bne.n	8005b80 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69da      	ldr	r2, [r3, #28]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	431a      	orrs	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bac:	019b      	lsls	r3, r3, #6
 8005bae:	431a      	orrs	r2, r3
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bb4:	085b      	lsrs	r3, r3, #1
 8005bb6:	3b01      	subs	r3, #1
 8005bb8:	041b      	lsls	r3, r3, #16
 8005bba:	431a      	orrs	r2, r3
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bc0:	061b      	lsls	r3, r3, #24
 8005bc2:	491b      	ldr	r1, [pc, #108]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bc8:	4b1b      	ldr	r3, [pc, #108]	; (8005c38 <HAL_RCC_OscConfig+0x478>)
 8005bca:	2201      	movs	r2, #1
 8005bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bce:	f7fe fa2b 	bl	8004028 <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005bd4:	e008      	b.n	8005be8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bd6:	f7fe fa27 	bl	8004028 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d901      	bls.n	8005be8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e05c      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be8:	4b11      	ldr	r3, [pc, #68]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0f0      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x416>
 8005bf4:	e054      	b.n	8005ca0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf6:	4b10      	ldr	r3, [pc, #64]	; (8005c38 <HAL_RCC_OscConfig+0x478>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bfc:	f7fe fa14 	bl	8004028 <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c02:	e008      	b.n	8005c16 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005c04:	f7fe fa10 	bl	8004028 <HAL_GetTick>
 8005c08:	4602      	mov	r2, r0
 8005c0a:	693b      	ldr	r3, [r7, #16]
 8005c0c:	1ad3      	subs	r3, r2, r3
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d901      	bls.n	8005c16 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e045      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005c16:	4b06      	ldr	r3, [pc, #24]	; (8005c30 <HAL_RCC_OscConfig+0x470>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d1f0      	bne.n	8005c04 <HAL_RCC_OscConfig+0x444>
 8005c22:	e03d      	b.n	8005ca0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	699b      	ldr	r3, [r3, #24]
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d107      	bne.n	8005c3c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005c2c:	2301      	movs	r3, #1
 8005c2e:	e038      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
 8005c30:	40023800 	.word	0x40023800
 8005c34:	40007000 	.word	0x40007000
 8005c38:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005c3c:	4b1b      	ldr	r3, [pc, #108]	; (8005cac <HAL_RCC_OscConfig+0x4ec>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d028      	beq.n	8005c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d121      	bne.n	8005c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d11a      	bne.n	8005c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c66:	68fa      	ldr	r2, [r7, #12]
 8005c68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005c72:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d111      	bne.n	8005c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c82:	085b      	lsrs	r3, r3, #1
 8005c84:	3b01      	subs	r3, #1
 8005c86:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d107      	bne.n	8005c9c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c96:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3718      	adds	r7, #24
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}
 8005caa:	bf00      	nop
 8005cac:	40023800 	.word	0x40023800

08005cb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b084      	sub	sp, #16
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d101      	bne.n	8005cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	e0cc      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005cc4:	4b68      	ldr	r3, [pc, #416]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d90c      	bls.n	8005cec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd2:	4b65      	ldr	r3, [pc, #404]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b63      	ldr	r3, [pc, #396]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0307 	and.w	r3, r3, #7
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0b8      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0302 	and.w	r3, r3, #2
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d020      	beq.n	8005d3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 0304 	and.w	r3, r3, #4
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005d04:	4b59      	ldr	r3, [pc, #356]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	4a58      	ldr	r2, [pc, #352]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d0a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005d0e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0308 	and.w	r3, r3, #8
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d005      	beq.n	8005d28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005d1c:	4b53      	ldr	r3, [pc, #332]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	4a52      	ldr	r2, [pc, #328]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d22:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005d26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d28:	4b50      	ldr	r3, [pc, #320]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	494d      	ldr	r1, [pc, #308]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	f003 0301 	and.w	r3, r3, #1
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d044      	beq.n	8005dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d107      	bne.n	8005d5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d4e:	4b47      	ldr	r3, [pc, #284]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d119      	bne.n	8005d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e07f      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d003      	beq.n	8005d6e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d6a:	2b03      	cmp	r3, #3
 8005d6c:	d107      	bne.n	8005d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d6e:	4b3f      	ldr	r3, [pc, #252]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d109      	bne.n	8005d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e06f      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d7e:	4b3b      	ldr	r3, [pc, #236]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f003 0302 	and.w	r3, r3, #2
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e067      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d8e:	4b37      	ldr	r3, [pc, #220]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f023 0203 	bic.w	r2, r3, #3
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	4934      	ldr	r1, [pc, #208]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005da0:	f7fe f942 	bl	8004028 <HAL_GetTick>
 8005da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005da6:	e00a      	b.n	8005dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005da8:	f7fe f93e 	bl	8004028 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d901      	bls.n	8005dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e04f      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005dbe:	4b2b      	ldr	r3, [pc, #172]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	f003 020c 	and.w	r2, r3, #12
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	009b      	lsls	r3, r3, #2
 8005dcc:	429a      	cmp	r2, r3
 8005dce:	d1eb      	bne.n	8005da8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005dd0:	4b25      	ldr	r3, [pc, #148]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f003 0307 	and.w	r3, r3, #7
 8005dd8:	683a      	ldr	r2, [r7, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d20c      	bcs.n	8005df8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005dde:	4b22      	ldr	r3, [pc, #136]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005de0:	683a      	ldr	r2, [r7, #0]
 8005de2:	b2d2      	uxtb	r2, r2
 8005de4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005de6:	4b20      	ldr	r3, [pc, #128]	; (8005e68 <HAL_RCC_ClockConfig+0x1b8>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	f003 0307 	and.w	r3, r3, #7
 8005dee:	683a      	ldr	r2, [r7, #0]
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d001      	beq.n	8005df8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005df4:	2301      	movs	r3, #1
 8005df6:	e032      	b.n	8005e5e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0304 	and.w	r3, r3, #4
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d008      	beq.n	8005e16 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005e04:	4b19      	ldr	r3, [pc, #100]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	68db      	ldr	r3, [r3, #12]
 8005e10:	4916      	ldr	r1, [pc, #88]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f003 0308 	and.w	r3, r3, #8
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d009      	beq.n	8005e36 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e22:	4b12      	ldr	r3, [pc, #72]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	490e      	ldr	r1, [pc, #56]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e36:	f000 f821 	bl	8005e7c <HAL_RCC_GetSysClockFreq>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	4b0b      	ldr	r3, [pc, #44]	; (8005e6c <HAL_RCC_ClockConfig+0x1bc>)
 8005e3e:	689b      	ldr	r3, [r3, #8]
 8005e40:	091b      	lsrs	r3, r3, #4
 8005e42:	f003 030f 	and.w	r3, r3, #15
 8005e46:	490a      	ldr	r1, [pc, #40]	; (8005e70 <HAL_RCC_ClockConfig+0x1c0>)
 8005e48:	5ccb      	ldrb	r3, [r1, r3]
 8005e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e4e:	4a09      	ldr	r2, [pc, #36]	; (8005e74 <HAL_RCC_ClockConfig+0x1c4>)
 8005e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005e52:	4b09      	ldr	r3, [pc, #36]	; (8005e78 <HAL_RCC_ClockConfig+0x1c8>)
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fe f8a2 	bl	8003fa0 <HAL_InitTick>

  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3710      	adds	r7, #16
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	40023c00 	.word	0x40023c00
 8005e6c:	40023800 	.word	0x40023800
 8005e70:	0800b3e4 	.word	0x0800b3e4
 8005e74:	20000040 	.word	0x20000040
 8005e78:	20000044 	.word	0x20000044

08005e7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e7c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e80:	b090      	sub	sp, #64	; 0x40
 8005e82:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005e84:	2300      	movs	r3, #0
 8005e86:	637b      	str	r3, [r7, #52]	; 0x34
 8005e88:	2300      	movs	r3, #0
 8005e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005e90:	2300      	movs	r3, #0
 8005e92:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005e94:	4b59      	ldr	r3, [pc, #356]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005e96:	689b      	ldr	r3, [r3, #8]
 8005e98:	f003 030c 	and.w	r3, r3, #12
 8005e9c:	2b08      	cmp	r3, #8
 8005e9e:	d00d      	beq.n	8005ebc <HAL_RCC_GetSysClockFreq+0x40>
 8005ea0:	2b08      	cmp	r3, #8
 8005ea2:	f200 80a1 	bhi.w	8005fe8 <HAL_RCC_GetSysClockFreq+0x16c>
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <HAL_RCC_GetSysClockFreq+0x34>
 8005eaa:	2b04      	cmp	r3, #4
 8005eac:	d003      	beq.n	8005eb6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005eae:	e09b      	b.n	8005fe8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005eb0:	4b53      	ldr	r3, [pc, #332]	; (8006000 <HAL_RCC_GetSysClockFreq+0x184>)
 8005eb2:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005eb4:	e09b      	b.n	8005fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005eb6:	4b53      	ldr	r3, [pc, #332]	; (8006004 <HAL_RCC_GetSysClockFreq+0x188>)
 8005eb8:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005eba:	e098      	b.n	8005fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005ebc:	4b4f      	ldr	r3, [pc, #316]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ec4:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ec6:	4b4d      	ldr	r3, [pc, #308]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005ec8:	685b      	ldr	r3, [r3, #4]
 8005eca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d028      	beq.n	8005f24 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ed2:	4b4a      	ldr	r3, [pc, #296]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	099b      	lsrs	r3, r3, #6
 8005ed8:	2200      	movs	r2, #0
 8005eda:	623b      	str	r3, [r7, #32]
 8005edc:	627a      	str	r2, [r7, #36]	; 0x24
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ee4:	2100      	movs	r1, #0
 8005ee6:	4b47      	ldr	r3, [pc, #284]	; (8006004 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ee8:	fb03 f201 	mul.w	r2, r3, r1
 8005eec:	2300      	movs	r3, #0
 8005eee:	fb00 f303 	mul.w	r3, r0, r3
 8005ef2:	4413      	add	r3, r2
 8005ef4:	4a43      	ldr	r2, [pc, #268]	; (8006004 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ef6:	fba0 1202 	umull	r1, r2, r0, r2
 8005efa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005efc:	460a      	mov	r2, r1
 8005efe:	62ba      	str	r2, [r7, #40]	; 0x28
 8005f00:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f02:	4413      	add	r3, r2
 8005f04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f08:	2200      	movs	r2, #0
 8005f0a:	61bb      	str	r3, [r7, #24]
 8005f0c:	61fa      	str	r2, [r7, #28]
 8005f0e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f12:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005f16:	f7fa feb7 	bl	8000c88 <__aeabi_uldivmod>
 8005f1a:	4602      	mov	r2, r0
 8005f1c:	460b      	mov	r3, r1
 8005f1e:	4613      	mov	r3, r2
 8005f20:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f22:	e053      	b.n	8005fcc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f24:	4b35      	ldr	r3, [pc, #212]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	099b      	lsrs	r3, r3, #6
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	613b      	str	r3, [r7, #16]
 8005f2e:	617a      	str	r2, [r7, #20]
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005f36:	f04f 0b00 	mov.w	fp, #0
 8005f3a:	4652      	mov	r2, sl
 8005f3c:	465b      	mov	r3, fp
 8005f3e:	f04f 0000 	mov.w	r0, #0
 8005f42:	f04f 0100 	mov.w	r1, #0
 8005f46:	0159      	lsls	r1, r3, #5
 8005f48:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f4c:	0150      	lsls	r0, r2, #5
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	ebb2 080a 	subs.w	r8, r2, sl
 8005f56:	eb63 090b 	sbc.w	r9, r3, fp
 8005f5a:	f04f 0200 	mov.w	r2, #0
 8005f5e:	f04f 0300 	mov.w	r3, #0
 8005f62:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005f66:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005f6a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005f6e:	ebb2 0408 	subs.w	r4, r2, r8
 8005f72:	eb63 0509 	sbc.w	r5, r3, r9
 8005f76:	f04f 0200 	mov.w	r2, #0
 8005f7a:	f04f 0300 	mov.w	r3, #0
 8005f7e:	00eb      	lsls	r3, r5, #3
 8005f80:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005f84:	00e2      	lsls	r2, r4, #3
 8005f86:	4614      	mov	r4, r2
 8005f88:	461d      	mov	r5, r3
 8005f8a:	eb14 030a 	adds.w	r3, r4, sl
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	eb45 030b 	adc.w	r3, r5, fp
 8005f94:	607b      	str	r3, [r7, #4]
 8005f96:	f04f 0200 	mov.w	r2, #0
 8005f9a:	f04f 0300 	mov.w	r3, #0
 8005f9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005fa2:	4629      	mov	r1, r5
 8005fa4:	028b      	lsls	r3, r1, #10
 8005fa6:	4621      	mov	r1, r4
 8005fa8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005fac:	4621      	mov	r1, r4
 8005fae:	028a      	lsls	r2, r1, #10
 8005fb0:	4610      	mov	r0, r2
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005fb6:	2200      	movs	r2, #0
 8005fb8:	60bb      	str	r3, [r7, #8]
 8005fba:	60fa      	str	r2, [r7, #12]
 8005fbc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005fc0:	f7fa fe62 	bl	8000c88 <__aeabi_uldivmod>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	4613      	mov	r3, r2
 8005fca:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005fcc:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <HAL_RCC_GetSysClockFreq+0x180>)
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	0c1b      	lsrs	r3, r3, #16
 8005fd2:	f003 0303 	and.w	r3, r3, #3
 8005fd6:	3301      	adds	r3, #1
 8005fd8:	005b      	lsls	r3, r3, #1
 8005fda:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005fdc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005fe6:	e002      	b.n	8005fee <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005fe8:	4b05      	ldr	r3, [pc, #20]	; (8006000 <HAL_RCC_GetSysClockFreq+0x184>)
 8005fea:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005fec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3740      	adds	r7, #64	; 0x40
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005ffa:	bf00      	nop
 8005ffc:	40023800 	.word	0x40023800
 8006000:	00f42400 	.word	0x00f42400
 8006004:	00b71b00 	.word	0x00b71b00

08006008 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006008:	b480      	push	{r7}
 800600a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800600c:	4b03      	ldr	r3, [pc, #12]	; (800601c <HAL_RCC_GetHCLKFreq+0x14>)
 800600e:	681b      	ldr	r3, [r3, #0]
}
 8006010:	4618      	mov	r0, r3
 8006012:	46bd      	mov	sp, r7
 8006014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006018:	4770      	bx	lr
 800601a:	bf00      	nop
 800601c:	20000040 	.word	0x20000040

08006020 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006024:	f7ff fff0 	bl	8006008 <HAL_RCC_GetHCLKFreq>
 8006028:	4602      	mov	r2, r0
 800602a:	4b05      	ldr	r3, [pc, #20]	; (8006040 <HAL_RCC_GetPCLK1Freq+0x20>)
 800602c:	689b      	ldr	r3, [r3, #8]
 800602e:	0a9b      	lsrs	r3, r3, #10
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	4903      	ldr	r1, [pc, #12]	; (8006044 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006036:	5ccb      	ldrb	r3, [r1, r3]
 8006038:	fa22 f303 	lsr.w	r3, r2, r3
}
 800603c:	4618      	mov	r0, r3
 800603e:	bd80      	pop	{r7, pc}
 8006040:	40023800 	.word	0x40023800
 8006044:	0800b3f4 	.word	0x0800b3f4

08006048 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800604c:	f7ff ffdc 	bl	8006008 <HAL_RCC_GetHCLKFreq>
 8006050:	4602      	mov	r2, r0
 8006052:	4b05      	ldr	r3, [pc, #20]	; (8006068 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	0b5b      	lsrs	r3, r3, #13
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	4903      	ldr	r1, [pc, #12]	; (800606c <HAL_RCC_GetPCLK2Freq+0x24>)
 800605e:	5ccb      	ldrb	r3, [r1, r3]
 8006060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006064:	4618      	mov	r0, r3
 8006066:	bd80      	pop	{r7, pc}
 8006068:	40023800 	.word	0x40023800
 800606c:	0800b3f4 	.word	0x0800b3f4

08006070 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d101      	bne.n	8006082 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e07b      	b.n	800617a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006086:	2b00      	cmp	r3, #0
 8006088:	d108      	bne.n	800609c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006092:	d009      	beq.n	80060a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2200      	movs	r2, #0
 8006098:	61da      	str	r2, [r3, #28]
 800609a:	e005      	b.n	80060a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2200      	movs	r2, #0
 80060a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d106      	bne.n	80060c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f7fd fbdc 	bl	8003880 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2202      	movs	r2, #2
 80060cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80060f0:	431a      	orrs	r2, r3
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80060fa:	431a      	orrs	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	691b      	ldr	r3, [r3, #16]
 8006100:	f003 0302 	and.w	r3, r3, #2
 8006104:	431a      	orrs	r2, r3
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	695b      	ldr	r3, [r3, #20]
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	431a      	orrs	r2, r3
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006118:	431a      	orrs	r2, r3
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006122:	431a      	orrs	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a1b      	ldr	r3, [r3, #32]
 8006128:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800612c:	ea42 0103 	orr.w	r1, r2, r3
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006134:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	699b      	ldr	r3, [r3, #24]
 8006144:	0c1b      	lsrs	r3, r3, #16
 8006146:	f003 0104 	and.w	r1, r3, #4
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800614e:	f003 0210 	and.w	r2, r3, #16
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	430a      	orrs	r2, r1
 8006158:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	69da      	ldr	r2, [r3, #28]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006168:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3708      	adds	r7, #8
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006182:	b580      	push	{r7, lr}
 8006184:	b082      	sub	sp, #8
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d101      	bne.n	8006194 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	e041      	b.n	8006218 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800619a:	b2db      	uxtb	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	d106      	bne.n	80061ae <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2200      	movs	r2, #0
 80061a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f7fd fc7b 	bl	8003aa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2202      	movs	r2, #2
 80061b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	3304      	adds	r3, #4
 80061be:	4619      	mov	r1, r3
 80061c0:	4610      	mov	r0, r2
 80061c2:	f000 fd77 	bl	8006cb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	3708      	adds	r7, #8
 800621c:	46bd      	mov	sp, r7
 800621e:	bd80      	pop	{r7, pc}

08006220 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006220:	b480      	push	{r7}
 8006222:	b085      	sub	sp, #20
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800622e:	b2db      	uxtb	r3, r3
 8006230:	2b01      	cmp	r3, #1
 8006232:	d001      	beq.n	8006238 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006234:	2301      	movs	r3, #1
 8006236:	e04e      	b.n	80062d6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2202      	movs	r2, #2
 800623c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68da      	ldr	r2, [r3, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f042 0201 	orr.w	r2, r2, #1
 800624e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	4a23      	ldr	r2, [pc, #140]	; (80062e4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006256:	4293      	cmp	r3, r2
 8006258:	d022      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006262:	d01d      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a1f      	ldr	r2, [pc, #124]	; (80062e8 <HAL_TIM_Base_Start_IT+0xc8>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d018      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	4a1e      	ldr	r2, [pc, #120]	; (80062ec <HAL_TIM_Base_Start_IT+0xcc>)
 8006274:	4293      	cmp	r3, r2
 8006276:	d013      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a1c      	ldr	r2, [pc, #112]	; (80062f0 <HAL_TIM_Base_Start_IT+0xd0>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d00e      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a1b      	ldr	r2, [pc, #108]	; (80062f4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d009      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	4a19      	ldr	r2, [pc, #100]	; (80062f8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d004      	beq.n	80062a0 <HAL_TIM_Base_Start_IT+0x80>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	4a18      	ldr	r2, [pc, #96]	; (80062fc <HAL_TIM_Base_Start_IT+0xdc>)
 800629c:	4293      	cmp	r3, r2
 800629e:	d111      	bne.n	80062c4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	689b      	ldr	r3, [r3, #8]
 80062a6:	f003 0307 	and.w	r3, r3, #7
 80062aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2b06      	cmp	r3, #6
 80062b0:	d010      	beq.n	80062d4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f042 0201 	orr.w	r2, r2, #1
 80062c0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062c2:	e007      	b.n	80062d4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 0201 	orr.w	r2, r2, #1
 80062d2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
 80062e2:	bf00      	nop
 80062e4:	40010000 	.word	0x40010000
 80062e8:	40000400 	.word	0x40000400
 80062ec:	40000800 	.word	0x40000800
 80062f0:	40000c00 	.word	0x40000c00
 80062f4:	40010400 	.word	0x40010400
 80062f8:	40014000 	.word	0x40014000
 80062fc:	40001800 	.word	0x40001800

08006300 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68da      	ldr	r2, [r3, #12]
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f022 0201 	bic.w	r2, r2, #1
 8006316:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6a1a      	ldr	r2, [r3, #32]
 800631e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006322:	4013      	ands	r3, r2
 8006324:	2b00      	cmp	r3, #0
 8006326:	d10f      	bne.n	8006348 <HAL_TIM_Base_Stop_IT+0x48>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	6a1a      	ldr	r2, [r3, #32]
 800632e:	f240 4344 	movw	r3, #1092	; 0x444
 8006332:	4013      	ands	r3, r2
 8006334:	2b00      	cmp	r3, #0
 8006336:	d107      	bne.n	8006348 <HAL_TIM_Base_Stop_IT+0x48>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f022 0201 	bic.w	r2, r2, #1
 8006346:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2201      	movs	r2, #1
 800634c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006350:	2300      	movs	r3, #0
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr

0800635e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800635e:	b580      	push	{r7, lr}
 8006360:	b082      	sub	sp, #8
 8006362:	af00      	add	r7, sp, #0
 8006364:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2b00      	cmp	r3, #0
 800636a:	d101      	bne.n	8006370 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e041      	b.n	80063f4 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006376:	b2db      	uxtb	r3, r3
 8006378:	2b00      	cmp	r3, #0
 800637a:	d106      	bne.n	800638a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2200      	movs	r2, #0
 8006380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006384:	6878      	ldr	r0, [r7, #4]
 8006386:	f7fd fac3 	bl	8003910 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	2202      	movs	r2, #2
 800638e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681a      	ldr	r2, [r3, #0]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	3304      	adds	r3, #4
 800639a:	4619      	mov	r1, r3
 800639c:	4610      	mov	r0, r2
 800639e:	f000 fc89 	bl	8006cb4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2201      	movs	r2, #1
 80063ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	2201      	movs	r2, #1
 80063b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2201      	movs	r2, #1
 80063be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2201      	movs	r2, #1
 80063d6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2201      	movs	r2, #1
 80063de:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2201      	movs	r2, #1
 80063e6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	2201      	movs	r2, #1
 80063ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3708      	adds	r7, #8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b084      	sub	sp, #16
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
 8006404:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006406:	2300      	movs	r3, #0
 8006408:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d109      	bne.n	8006424 <HAL_TIM_PWM_Start_IT+0x28>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b01      	cmp	r3, #1
 800641a:	bf14      	ite	ne
 800641c:	2301      	movne	r3, #1
 800641e:	2300      	moveq	r3, #0
 8006420:	b2db      	uxtb	r3, r3
 8006422:	e022      	b.n	800646a <HAL_TIM_PWM_Start_IT+0x6e>
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	2b04      	cmp	r3, #4
 8006428:	d109      	bne.n	800643e <HAL_TIM_PWM_Start_IT+0x42>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006430:	b2db      	uxtb	r3, r3
 8006432:	2b01      	cmp	r3, #1
 8006434:	bf14      	ite	ne
 8006436:	2301      	movne	r3, #1
 8006438:	2300      	moveq	r3, #0
 800643a:	b2db      	uxtb	r3, r3
 800643c:	e015      	b.n	800646a <HAL_TIM_PWM_Start_IT+0x6e>
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	2b08      	cmp	r3, #8
 8006442:	d109      	bne.n	8006458 <HAL_TIM_PWM_Start_IT+0x5c>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b01      	cmp	r3, #1
 800644e:	bf14      	ite	ne
 8006450:	2301      	movne	r3, #1
 8006452:	2300      	moveq	r3, #0
 8006454:	b2db      	uxtb	r3, r3
 8006456:	e008      	b.n	800646a <HAL_TIM_PWM_Start_IT+0x6e>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800645e:	b2db      	uxtb	r3, r3
 8006460:	2b01      	cmp	r3, #1
 8006462:	bf14      	ite	ne
 8006464:	2301      	movne	r3, #1
 8006466:	2300      	moveq	r3, #0
 8006468:	b2db      	uxtb	r3, r3
 800646a:	2b00      	cmp	r3, #0
 800646c:	d001      	beq.n	8006472 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e0c7      	b.n	8006602 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d104      	bne.n	8006482 <HAL_TIM_PWM_Start_IT+0x86>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2202      	movs	r2, #2
 800647c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006480:	e013      	b.n	80064aa <HAL_TIM_PWM_Start_IT+0xae>
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	2b04      	cmp	r3, #4
 8006486:	d104      	bne.n	8006492 <HAL_TIM_PWM_Start_IT+0x96>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006490:	e00b      	b.n	80064aa <HAL_TIM_PWM_Start_IT+0xae>
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	2b08      	cmp	r3, #8
 8006496:	d104      	bne.n	80064a2 <HAL_TIM_PWM_Start_IT+0xa6>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2202      	movs	r2, #2
 800649c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064a0:	e003      	b.n	80064aa <HAL_TIM_PWM_Start_IT+0xae>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2202      	movs	r2, #2
 80064a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	2b0c      	cmp	r3, #12
 80064ae:	d841      	bhi.n	8006534 <HAL_TIM_PWM_Start_IT+0x138>
 80064b0:	a201      	add	r2, pc, #4	; (adr r2, 80064b8 <HAL_TIM_PWM_Start_IT+0xbc>)
 80064b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064b6:	bf00      	nop
 80064b8:	080064ed 	.word	0x080064ed
 80064bc:	08006535 	.word	0x08006535
 80064c0:	08006535 	.word	0x08006535
 80064c4:	08006535 	.word	0x08006535
 80064c8:	080064ff 	.word	0x080064ff
 80064cc:	08006535 	.word	0x08006535
 80064d0:	08006535 	.word	0x08006535
 80064d4:	08006535 	.word	0x08006535
 80064d8:	08006511 	.word	0x08006511
 80064dc:	08006535 	.word	0x08006535
 80064e0:	08006535 	.word	0x08006535
 80064e4:	08006535 	.word	0x08006535
 80064e8:	08006523 	.word	0x08006523
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	68da      	ldr	r2, [r3, #12]
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f042 0202 	orr.w	r2, r2, #2
 80064fa:	60da      	str	r2, [r3, #12]
      break;
 80064fc:	e01d      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	68da      	ldr	r2, [r3, #12]
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f042 0204 	orr.w	r2, r2, #4
 800650c:	60da      	str	r2, [r3, #12]
      break;
 800650e:	e014      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	68da      	ldr	r2, [r3, #12]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f042 0208 	orr.w	r2, r2, #8
 800651e:	60da      	str	r2, [r3, #12]
      break;
 8006520:	e00b      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68da      	ldr	r2, [r3, #12]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	f042 0210 	orr.w	r2, r2, #16
 8006530:	60da      	str	r2, [r3, #12]
      break;
 8006532:	e002      	b.n	800653a <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006534:	2301      	movs	r3, #1
 8006536:	73fb      	strb	r3, [r7, #15]
      break;
 8006538:	bf00      	nop
  }

  if (status == HAL_OK)
 800653a:	7bfb      	ldrb	r3, [r7, #15]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d15f      	bne.n	8006600 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2201      	movs	r2, #1
 8006546:	6839      	ldr	r1, [r7, #0]
 8006548:	4618      	mov	r0, r3
 800654a:	f000 fe03 	bl	8007154 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a2e      	ldr	r2, [pc, #184]	; (800660c <HAL_TIM_PWM_Start_IT+0x210>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d004      	beq.n	8006562 <HAL_TIM_PWM_Start_IT+0x166>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a2c      	ldr	r2, [pc, #176]	; (8006610 <HAL_TIM_PWM_Start_IT+0x214>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d101      	bne.n	8006566 <HAL_TIM_PWM_Start_IT+0x16a>
 8006562:	2301      	movs	r3, #1
 8006564:	e000      	b.n	8006568 <HAL_TIM_PWM_Start_IT+0x16c>
 8006566:	2300      	movs	r3, #0
 8006568:	2b00      	cmp	r3, #0
 800656a:	d007      	beq.n	800657c <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800657a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a22      	ldr	r2, [pc, #136]	; (800660c <HAL_TIM_PWM_Start_IT+0x210>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d022      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800658e:	d01d      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a1f      	ldr	r2, [pc, #124]	; (8006614 <HAL_TIM_PWM_Start_IT+0x218>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d018      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a1e      	ldr	r2, [pc, #120]	; (8006618 <HAL_TIM_PWM_Start_IT+0x21c>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d013      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a1c      	ldr	r2, [pc, #112]	; (800661c <HAL_TIM_PWM_Start_IT+0x220>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d00e      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a17      	ldr	r2, [pc, #92]	; (8006610 <HAL_TIM_PWM_Start_IT+0x214>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d009      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a18      	ldr	r2, [pc, #96]	; (8006620 <HAL_TIM_PWM_Start_IT+0x224>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d004      	beq.n	80065cc <HAL_TIM_PWM_Start_IT+0x1d0>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a17      	ldr	r2, [pc, #92]	; (8006624 <HAL_TIM_PWM_Start_IT+0x228>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d111      	bne.n	80065f0 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	689b      	ldr	r3, [r3, #8]
 80065d2:	f003 0307 	and.w	r3, r3, #7
 80065d6:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2b06      	cmp	r3, #6
 80065dc:	d010      	beq.n	8006600 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f042 0201 	orr.w	r2, r2, #1
 80065ec:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ee:	e007      	b.n	8006600 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f042 0201 	orr.w	r2, r2, #1
 80065fe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006600:	7bfb      	ldrb	r3, [r7, #15]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	40010000 	.word	0x40010000
 8006610:	40010400 	.word	0x40010400
 8006614:	40000400 	.word	0x40000400
 8006618:	40000800 	.word	0x40000800
 800661c:	40000c00 	.word	0x40000c00
 8006620:	40014000 	.word	0x40014000
 8006624:	40001800 	.word	0x40001800

08006628 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b086      	sub	sp, #24
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e097      	b.n	800676c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006642:	b2db      	uxtb	r3, r3
 8006644:	2b00      	cmp	r3, #0
 8006646:	d106      	bne.n	8006656 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2200      	movs	r2, #0
 800664c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7fd f9a9 	bl	80039a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2202      	movs	r2, #2
 800665a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800666c:	f023 0307 	bic.w	r3, r3, #7
 8006670:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	681a      	ldr	r2, [r3, #0]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	3304      	adds	r3, #4
 800667a:	4619      	mov	r1, r3
 800667c:	4610      	mov	r0, r2
 800667e:	f000 fb19 	bl	8006cb4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	689b      	ldr	r3, [r3, #8]
 8006688:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	6a1b      	ldr	r3, [r3, #32]
 8006698:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066aa:	f023 0303 	bic.w	r3, r3, #3
 80066ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	699b      	ldr	r3, [r3, #24]
 80066b8:	021b      	lsls	r3, r3, #8
 80066ba:	4313      	orrs	r3, r2
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	4313      	orrs	r3, r2
 80066c0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80066c8:	f023 030c 	bic.w	r3, r3, #12
 80066cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80066ce:	693b      	ldr	r3, [r7, #16]
 80066d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066d4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80066d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80066da:	683b      	ldr	r3, [r7, #0]
 80066dc:	68da      	ldr	r2, [r3, #12]
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	021b      	lsls	r3, r3, #8
 80066e4:	4313      	orrs	r3, r2
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80066ec:	683b      	ldr	r3, [r7, #0]
 80066ee:	691b      	ldr	r3, [r3, #16]
 80066f0:	011a      	lsls	r2, r3, #4
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	6a1b      	ldr	r3, [r3, #32]
 80066f6:	031b      	lsls	r3, r3, #12
 80066f8:	4313      	orrs	r3, r2
 80066fa:	693a      	ldr	r2, [r7, #16]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8006706:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800670e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	685a      	ldr	r2, [r3, #4]
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	695b      	ldr	r3, [r3, #20]
 8006718:	011b      	lsls	r3, r3, #4
 800671a:	4313      	orrs	r3, r2
 800671c:	68fa      	ldr	r2, [r7, #12]
 800671e:	4313      	orrs	r3, r2
 8006720:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	693a      	ldr	r2, [r7, #16]
 8006730:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2201      	movs	r2, #1
 8006746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2201      	movs	r2, #1
 800674e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	2201      	movs	r2, #1
 800675e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2201      	movs	r2, #1
 8006766:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800676a:	2300      	movs	r3, #0
}
 800676c:	4618      	mov	r0, r3
 800676e:	3718      	adds	r7, #24
 8006770:	46bd      	mov	sp, r7
 8006772:	bd80      	pop	{r7, pc}

08006774 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b084      	sub	sp, #16
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006784:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800678c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006794:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800679c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d110      	bne.n	80067c6 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80067a4:	7bfb      	ldrb	r3, [r7, #15]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d102      	bne.n	80067b0 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80067aa:	7b7b      	ldrb	r3, [r7, #13]
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	d001      	beq.n	80067b4 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e089      	b.n	80068c8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80067c4:	e031      	b.n	800682a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	2b04      	cmp	r3, #4
 80067ca:	d110      	bne.n	80067ee <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80067cc:	7bbb      	ldrb	r3, [r7, #14]
 80067ce:	2b01      	cmp	r3, #1
 80067d0:	d102      	bne.n	80067d8 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80067d2:	7b3b      	ldrb	r3, [r7, #12]
 80067d4:	2b01      	cmp	r3, #1
 80067d6:	d001      	beq.n	80067dc <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 80067d8:	2301      	movs	r3, #1
 80067da:	e075      	b.n	80068c8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2202      	movs	r2, #2
 80067e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2202      	movs	r2, #2
 80067e8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80067ec:	e01d      	b.n	800682a <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80067ee:	7bfb      	ldrb	r3, [r7, #15]
 80067f0:	2b01      	cmp	r3, #1
 80067f2:	d108      	bne.n	8006806 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80067f4:	7bbb      	ldrb	r3, [r7, #14]
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d105      	bne.n	8006806 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80067fa:	7b7b      	ldrb	r3, [r7, #13]
 80067fc:	2b01      	cmp	r3, #1
 80067fe:	d102      	bne.n	8006806 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8006800:	7b3b      	ldrb	r3, [r7, #12]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d001      	beq.n	800680a <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e05e      	b.n	80068c8 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2202      	movs	r2, #2
 800680e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2202      	movs	r2, #2
 8006816:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2202      	movs	r2, #2
 800681e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2202      	movs	r2, #2
 8006826:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_TIM_Encoder_Start_IT+0xc4>
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	2b04      	cmp	r3, #4
 8006834:	d010      	beq.n	8006858 <HAL_TIM_Encoder_Start_IT+0xe4>
 8006836:	e01f      	b.n	8006878 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	2201      	movs	r2, #1
 800683e:	2100      	movs	r1, #0
 8006840:	4618      	mov	r0, r3
 8006842:	f000 fc87 	bl	8007154 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68da      	ldr	r2, [r3, #12]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f042 0202 	orr.w	r2, r2, #2
 8006854:	60da      	str	r2, [r3, #12]
      break;
 8006856:	e02e      	b.n	80068b6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	2201      	movs	r2, #1
 800685e:	2104      	movs	r1, #4
 8006860:	4618      	mov	r0, r3
 8006862:	f000 fc77 	bl	8007154 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68da      	ldr	r2, [r3, #12]
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f042 0204 	orr.w	r2, r2, #4
 8006874:	60da      	str	r2, [r3, #12]
      break;
 8006876:	e01e      	b.n	80068b6 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2201      	movs	r2, #1
 800687e:	2100      	movs	r1, #0
 8006880:	4618      	mov	r0, r3
 8006882:	f000 fc67 	bl	8007154 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2201      	movs	r2, #1
 800688c:	2104      	movs	r1, #4
 800688e:	4618      	mov	r0, r3
 8006890:	f000 fc60 	bl	8007154 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68da      	ldr	r2, [r3, #12]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f042 0202 	orr.w	r2, r2, #2
 80068a2:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	68da      	ldr	r2, [r3, #12]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f042 0204 	orr.w	r2, r2, #4
 80068b2:	60da      	str	r2, [r3, #12]
      break;
 80068b4:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	681a      	ldr	r2, [r3, #0]
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f042 0201 	orr.w	r2, r2, #1
 80068c4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80068c6:	2300      	movs	r3, #0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3710      	adds	r7, #16
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b082      	sub	sp, #8
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b02      	cmp	r3, #2
 80068e4:	d122      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f003 0302 	and.w	r3, r3, #2
 80068f0:	2b02      	cmp	r3, #2
 80068f2:	d11b      	bne.n	800692c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f06f 0202 	mvn.w	r2, #2
 80068fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	f003 0303 	and.w	r3, r3, #3
 800690e:	2b00      	cmp	r3, #0
 8006910:	d003      	beq.n	800691a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f000 f9b0 	bl	8006c78 <HAL_TIM_IC_CaptureCallback>
 8006918:	e005      	b.n	8006926 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f9a2 	bl	8006c64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f000 f9b3 	bl	8006c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2200      	movs	r2, #0
 800692a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	691b      	ldr	r3, [r3, #16]
 8006932:	f003 0304 	and.w	r3, r3, #4
 8006936:	2b04      	cmp	r3, #4
 8006938:	d122      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68db      	ldr	r3, [r3, #12]
 8006940:	f003 0304 	and.w	r3, r3, #4
 8006944:	2b04      	cmp	r3, #4
 8006946:	d11b      	bne.n	8006980 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f06f 0204 	mvn.w	r2, #4
 8006950:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2202      	movs	r2, #2
 8006956:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	699b      	ldr	r3, [r3, #24]
 800695e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006962:	2b00      	cmp	r3, #0
 8006964:	d003      	beq.n	800696e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006966:	6878      	ldr	r0, [r7, #4]
 8006968:	f000 f986 	bl	8006c78 <HAL_TIM_IC_CaptureCallback>
 800696c:	e005      	b.n	800697a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	f000 f978 	bl	8006c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f000 f989 	bl	8006c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	f003 0308 	and.w	r3, r3, #8
 800698a:	2b08      	cmp	r3, #8
 800698c:	d122      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	f003 0308 	and.w	r3, r3, #8
 8006998:	2b08      	cmp	r3, #8
 800699a:	d11b      	bne.n	80069d4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f06f 0208 	mvn.w	r2, #8
 80069a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2204      	movs	r2, #4
 80069aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	69db      	ldr	r3, [r3, #28]
 80069b2:	f003 0303 	and.w	r3, r3, #3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d003      	beq.n	80069c2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 f95c 	bl	8006c78 <HAL_TIM_IC_CaptureCallback>
 80069c0:	e005      	b.n	80069ce <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f94e 	bl	8006c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 f95f 	bl	8006c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2200      	movs	r2, #0
 80069d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	f003 0310 	and.w	r3, r3, #16
 80069de:	2b10      	cmp	r3, #16
 80069e0:	d122      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	f003 0310 	and.w	r3, r3, #16
 80069ec:	2b10      	cmp	r3, #16
 80069ee:	d11b      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f06f 0210 	mvn.w	r2, #16
 80069f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2208      	movs	r2, #8
 80069fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	69db      	ldr	r3, [r3, #28]
 8006a06:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d003      	beq.n	8006a16 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 f932 	bl	8006c78 <HAL_TIM_IC_CaptureCallback>
 8006a14:	e005      	b.n	8006a22 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 f924 	bl	8006c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a1c:	6878      	ldr	r0, [r7, #4]
 8006a1e:	f000 f935 	bl	8006c8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	d10e      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f003 0301 	and.w	r3, r3, #1
 8006a40:	2b01      	cmp	r3, #1
 8006a42:	d107      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f06f 0201 	mvn.w	r2, #1
 8006a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7fa fe78 	bl	8001744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	691b      	ldr	r3, [r3, #16]
 8006a5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a5e:	2b80      	cmp	r3, #128	; 0x80
 8006a60:	d10e      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a6c:	2b80      	cmp	r3, #128	; 0x80
 8006a6e:	d107      	bne.n	8006a80 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f000 fc68 	bl	8007350 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	691b      	ldr	r3, [r3, #16]
 8006a86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a8a:	2b40      	cmp	r3, #64	; 0x40
 8006a8c:	d10e      	bne.n	8006aac <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	68db      	ldr	r3, [r3, #12]
 8006a94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a98:	2b40      	cmp	r3, #64	; 0x40
 8006a9a:	d107      	bne.n	8006aac <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 f8fa 	bl	8006ca0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	691b      	ldr	r3, [r3, #16]
 8006ab2:	f003 0320 	and.w	r3, r3, #32
 8006ab6:	2b20      	cmp	r3, #32
 8006ab8:	d10e      	bne.n	8006ad8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	68db      	ldr	r3, [r3, #12]
 8006ac0:	f003 0320 	and.w	r3, r3, #32
 8006ac4:	2b20      	cmp	r3, #32
 8006ac6:	d107      	bne.n	8006ad8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f06f 0220 	mvn.w	r2, #32
 8006ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 fc32 	bl	800733c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006ad8:	bf00      	nop
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	60f8      	str	r0, [r7, #12]
 8006ae8:	60b9      	str	r1, [r7, #8]
 8006aea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006aec:	2300      	movs	r3, #0
 8006aee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d101      	bne.n	8006afe <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006afa:	2302      	movs	r3, #2
 8006afc:	e0ae      	b.n	8006c5c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2b0c      	cmp	r3, #12
 8006b0a:	f200 809f 	bhi.w	8006c4c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006b0e:	a201      	add	r2, pc, #4	; (adr r2, 8006b14 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b14:	08006b49 	.word	0x08006b49
 8006b18:	08006c4d 	.word	0x08006c4d
 8006b1c:	08006c4d 	.word	0x08006c4d
 8006b20:	08006c4d 	.word	0x08006c4d
 8006b24:	08006b89 	.word	0x08006b89
 8006b28:	08006c4d 	.word	0x08006c4d
 8006b2c:	08006c4d 	.word	0x08006c4d
 8006b30:	08006c4d 	.word	0x08006c4d
 8006b34:	08006bcb 	.word	0x08006bcb
 8006b38:	08006c4d 	.word	0x08006c4d
 8006b3c:	08006c4d 	.word	0x08006c4d
 8006b40:	08006c4d 	.word	0x08006c4d
 8006b44:	08006c0b 	.word	0x08006c0b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	68b9      	ldr	r1, [r7, #8]
 8006b4e:	4618      	mov	r0, r3
 8006b50:	f000 f950 	bl	8006df4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	699a      	ldr	r2, [r3, #24]
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f042 0208 	orr.w	r2, r2, #8
 8006b62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	699a      	ldr	r2, [r3, #24]
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 0204 	bic.w	r2, r2, #4
 8006b72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	6999      	ldr	r1, [r3, #24]
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	691a      	ldr	r2, [r3, #16]
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	430a      	orrs	r2, r1
 8006b84:	619a      	str	r2, [r3, #24]
      break;
 8006b86:	e064      	b.n	8006c52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	68b9      	ldr	r1, [r7, #8]
 8006b8e:	4618      	mov	r0, r3
 8006b90:	f000 f9a0 	bl	8006ed4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	699a      	ldr	r2, [r3, #24]
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ba2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	699a      	ldr	r2, [r3, #24]
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6999      	ldr	r1, [r3, #24]
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	021a      	lsls	r2, r3, #8
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	430a      	orrs	r2, r1
 8006bc6:	619a      	str	r2, [r3, #24]
      break;
 8006bc8:	e043      	b.n	8006c52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	68b9      	ldr	r1, [r7, #8]
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	f000 f9f5 	bl	8006fc0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	69da      	ldr	r2, [r3, #28]
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	f042 0208 	orr.w	r2, r2, #8
 8006be4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	69da      	ldr	r2, [r3, #28]
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	f022 0204 	bic.w	r2, r2, #4
 8006bf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	69d9      	ldr	r1, [r3, #28]
 8006bfc:	68bb      	ldr	r3, [r7, #8]
 8006bfe:	691a      	ldr	r2, [r3, #16]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	430a      	orrs	r2, r1
 8006c06:	61da      	str	r2, [r3, #28]
      break;
 8006c08:	e023      	b.n	8006c52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	68b9      	ldr	r1, [r7, #8]
 8006c10:	4618      	mov	r0, r3
 8006c12:	f000 fa49 	bl	80070a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	69da      	ldr	r2, [r3, #28]
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c24:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	69da      	ldr	r2, [r3, #28]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c34:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	69d9      	ldr	r1, [r3, #28]
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	691b      	ldr	r3, [r3, #16]
 8006c40:	021a      	lsls	r2, r3, #8
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	61da      	str	r2, [r3, #28]
      break;
 8006c4a:	e002      	b.n	8006c52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	75fb      	strb	r3, [r7, #23]
      break;
 8006c50:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006c5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3718      	adds	r7, #24
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c6c:	bf00      	nop
 8006c6e:	370c      	adds	r7, #12
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c78:	b480      	push	{r7}
 8006c7a:	b083      	sub	sp, #12
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c80:	bf00      	nop
 8006c82:	370c      	adds	r7, #12
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b083      	sub	sp, #12
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c94:	bf00      	nop
 8006c96:	370c      	adds	r7, #12
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9e:	4770      	bx	lr

08006ca0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ca8:	bf00      	nop
 8006caa:	370c      	adds	r7, #12
 8006cac:	46bd      	mov	sp, r7
 8006cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb2:	4770      	bx	lr

08006cb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006cb4:	b480      	push	{r7}
 8006cb6:	b085      	sub	sp, #20
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	4a40      	ldr	r2, [pc, #256]	; (8006dc8 <TIM_Base_SetConfig+0x114>)
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d013      	beq.n	8006cf4 <TIM_Base_SetConfig+0x40>
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cd2:	d00f      	beq.n	8006cf4 <TIM_Base_SetConfig+0x40>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a3d      	ldr	r2, [pc, #244]	; (8006dcc <TIM_Base_SetConfig+0x118>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d00b      	beq.n	8006cf4 <TIM_Base_SetConfig+0x40>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a3c      	ldr	r2, [pc, #240]	; (8006dd0 <TIM_Base_SetConfig+0x11c>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d007      	beq.n	8006cf4 <TIM_Base_SetConfig+0x40>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a3b      	ldr	r2, [pc, #236]	; (8006dd4 <TIM_Base_SetConfig+0x120>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d003      	beq.n	8006cf4 <TIM_Base_SetConfig+0x40>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a3a      	ldr	r2, [pc, #232]	; (8006dd8 <TIM_Base_SetConfig+0x124>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d108      	bne.n	8006d06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	685b      	ldr	r3, [r3, #4]
 8006d00:	68fa      	ldr	r2, [r7, #12]
 8006d02:	4313      	orrs	r3, r2
 8006d04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a2f      	ldr	r2, [pc, #188]	; (8006dc8 <TIM_Base_SetConfig+0x114>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d02b      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d14:	d027      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	4a2c      	ldr	r2, [pc, #176]	; (8006dcc <TIM_Base_SetConfig+0x118>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d023      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	4a2b      	ldr	r2, [pc, #172]	; (8006dd0 <TIM_Base_SetConfig+0x11c>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d01f      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	4a2a      	ldr	r2, [pc, #168]	; (8006dd4 <TIM_Base_SetConfig+0x120>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d01b      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a29      	ldr	r2, [pc, #164]	; (8006dd8 <TIM_Base_SetConfig+0x124>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d017      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	4a28      	ldr	r2, [pc, #160]	; (8006ddc <TIM_Base_SetConfig+0x128>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d013      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	4a27      	ldr	r2, [pc, #156]	; (8006de0 <TIM_Base_SetConfig+0x12c>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d00f      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a26      	ldr	r2, [pc, #152]	; (8006de4 <TIM_Base_SetConfig+0x130>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d00b      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	4a25      	ldr	r2, [pc, #148]	; (8006de8 <TIM_Base_SetConfig+0x134>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d007      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	4a24      	ldr	r2, [pc, #144]	; (8006dec <TIM_Base_SetConfig+0x138>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d003      	beq.n	8006d66 <TIM_Base_SetConfig+0xb2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	4a23      	ldr	r2, [pc, #140]	; (8006df0 <TIM_Base_SetConfig+0x13c>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d108      	bne.n	8006d78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	68db      	ldr	r3, [r3, #12]
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	4313      	orrs	r3, r2
 8006d76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	695b      	ldr	r3, [r3, #20]
 8006d82:	4313      	orrs	r3, r2
 8006d84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	68fa      	ldr	r2, [r7, #12]
 8006d8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	689a      	ldr	r2, [r3, #8]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	681a      	ldr	r2, [r3, #0]
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4a0a      	ldr	r2, [pc, #40]	; (8006dc8 <TIM_Base_SetConfig+0x114>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d003      	beq.n	8006dac <TIM_Base_SetConfig+0xf8>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	4a0c      	ldr	r2, [pc, #48]	; (8006dd8 <TIM_Base_SetConfig+0x124>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d103      	bne.n	8006db4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	691a      	ldr	r2, [r3, #16]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	615a      	str	r2, [r3, #20]
}
 8006dba:	bf00      	nop
 8006dbc:	3714      	adds	r7, #20
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr
 8006dc6:	bf00      	nop
 8006dc8:	40010000 	.word	0x40010000
 8006dcc:	40000400 	.word	0x40000400
 8006dd0:	40000800 	.word	0x40000800
 8006dd4:	40000c00 	.word	0x40000c00
 8006dd8:	40010400 	.word	0x40010400
 8006ddc:	40014000 	.word	0x40014000
 8006de0:	40014400 	.word	0x40014400
 8006de4:	40014800 	.word	0x40014800
 8006de8:	40001800 	.word	0x40001800
 8006dec:	40001c00 	.word	0x40001c00
 8006df0:	40002000 	.word	0x40002000

08006df4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b087      	sub	sp, #28
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
 8006dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6a1b      	ldr	r3, [r3, #32]
 8006e02:	f023 0201 	bic.w	r2, r3, #1
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a1b      	ldr	r3, [r3, #32]
 8006e0e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	f023 0303 	bic.w	r3, r3, #3
 8006e2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e36:	697b      	ldr	r3, [r7, #20]
 8006e38:	f023 0302 	bic.w	r3, r3, #2
 8006e3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	697a      	ldr	r2, [r7, #20]
 8006e44:	4313      	orrs	r3, r2
 8006e46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	4a20      	ldr	r2, [pc, #128]	; (8006ecc <TIM_OC1_SetConfig+0xd8>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d003      	beq.n	8006e58 <TIM_OC1_SetConfig+0x64>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	4a1f      	ldr	r2, [pc, #124]	; (8006ed0 <TIM_OC1_SetConfig+0xdc>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d10c      	bne.n	8006e72 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e58:	697b      	ldr	r3, [r7, #20]
 8006e5a:	f023 0308 	bic.w	r3, r3, #8
 8006e5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	697a      	ldr	r2, [r7, #20]
 8006e66:	4313      	orrs	r3, r2
 8006e68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006e6a:	697b      	ldr	r3, [r7, #20]
 8006e6c:	f023 0304 	bic.w	r3, r3, #4
 8006e70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a15      	ldr	r2, [pc, #84]	; (8006ecc <TIM_OC1_SetConfig+0xd8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d003      	beq.n	8006e82 <TIM_OC1_SetConfig+0x8e>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a14      	ldr	r2, [pc, #80]	; (8006ed0 <TIM_OC1_SetConfig+0xdc>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d111      	bne.n	8006ea6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006e82:	693b      	ldr	r3, [r7, #16]
 8006e84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006e88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006e8a:	693b      	ldr	r3, [r7, #16]
 8006e8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	695b      	ldr	r3, [r3, #20]
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	699b      	ldr	r3, [r3, #24]
 8006ea0:	693a      	ldr	r2, [r7, #16]
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	693a      	ldr	r2, [r7, #16]
 8006eaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	685a      	ldr	r2, [r3, #4]
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	697a      	ldr	r2, [r7, #20]
 8006ebe:	621a      	str	r2, [r3, #32]
}
 8006ec0:	bf00      	nop
 8006ec2:	371c      	adds	r7, #28
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eca:	4770      	bx	lr
 8006ecc:	40010000 	.word	0x40010000
 8006ed0:	40010400 	.word	0x40010400

08006ed4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b087      	sub	sp, #28
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
 8006edc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	6a1b      	ldr	r3, [r3, #32]
 8006ee2:	f023 0210 	bic.w	r2, r3, #16
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a1b      	ldr	r3, [r3, #32]
 8006eee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	685b      	ldr	r3, [r3, #4]
 8006ef4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	699b      	ldr	r3, [r3, #24]
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f0c:	683b      	ldr	r3, [r7, #0]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	021b      	lsls	r3, r3, #8
 8006f12:	68fa      	ldr	r2, [r7, #12]
 8006f14:	4313      	orrs	r3, r2
 8006f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	f023 0320 	bic.w	r3, r3, #32
 8006f1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f20:	683b      	ldr	r3, [r7, #0]
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	011b      	lsls	r3, r3, #4
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4313      	orrs	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	4a22      	ldr	r2, [pc, #136]	; (8006fb8 <TIM_OC2_SetConfig+0xe4>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d003      	beq.n	8006f3c <TIM_OC2_SetConfig+0x68>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4a21      	ldr	r2, [pc, #132]	; (8006fbc <TIM_OC2_SetConfig+0xe8>)
 8006f38:	4293      	cmp	r3, r2
 8006f3a:	d10d      	bne.n	8006f58 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f42:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	011b      	lsls	r3, r3, #4
 8006f4a:	697a      	ldr	r2, [r7, #20]
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f50:	697b      	ldr	r3, [r7, #20]
 8006f52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f56:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4a17      	ldr	r2, [pc, #92]	; (8006fb8 <TIM_OC2_SetConfig+0xe4>)
 8006f5c:	4293      	cmp	r3, r2
 8006f5e:	d003      	beq.n	8006f68 <TIM_OC2_SetConfig+0x94>
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a16      	ldr	r2, [pc, #88]	; (8006fbc <TIM_OC2_SetConfig+0xe8>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d113      	bne.n	8006f90 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f6e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f70:	693b      	ldr	r3, [r7, #16]
 8006f72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f76:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f78:	683b      	ldr	r3, [r7, #0]
 8006f7a:	695b      	ldr	r3, [r3, #20]
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	699b      	ldr	r3, [r3, #24]
 8006f88:	009b      	lsls	r3, r3, #2
 8006f8a:	693a      	ldr	r2, [r7, #16]
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	693a      	ldr	r2, [r7, #16]
 8006f94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	685a      	ldr	r2, [r3, #4]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	621a      	str	r2, [r3, #32]
}
 8006faa:	bf00      	nop
 8006fac:	371c      	adds	r7, #28
 8006fae:	46bd      	mov	sp, r7
 8006fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb4:	4770      	bx	lr
 8006fb6:	bf00      	nop
 8006fb8:	40010000 	.word	0x40010000
 8006fbc:	40010400 	.word	0x40010400

08006fc0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
 8006fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6a1b      	ldr	r3, [r3, #32]
 8006fce:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	6a1b      	ldr	r3, [r3, #32]
 8006fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	685b      	ldr	r3, [r3, #4]
 8006fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	69db      	ldr	r3, [r3, #28]
 8006fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	f023 0303 	bic.w	r3, r3, #3
 8006ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	4313      	orrs	r3, r2
 8007000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007002:	697b      	ldr	r3, [r7, #20]
 8007004:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	689b      	ldr	r3, [r3, #8]
 800700e:	021b      	lsls	r3, r3, #8
 8007010:	697a      	ldr	r2, [r7, #20]
 8007012:	4313      	orrs	r3, r2
 8007014:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	4a21      	ldr	r2, [pc, #132]	; (80070a0 <TIM_OC3_SetConfig+0xe0>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d003      	beq.n	8007026 <TIM_OC3_SetConfig+0x66>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	4a20      	ldr	r2, [pc, #128]	; (80070a4 <TIM_OC3_SetConfig+0xe4>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d10d      	bne.n	8007042 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800702c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800702e:	683b      	ldr	r3, [r7, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	021b      	lsls	r3, r3, #8
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	4313      	orrs	r3, r2
 8007038:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007040:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a16      	ldr	r2, [pc, #88]	; (80070a0 <TIM_OC3_SetConfig+0xe0>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d003      	beq.n	8007052 <TIM_OC3_SetConfig+0x92>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a15      	ldr	r2, [pc, #84]	; (80070a4 <TIM_OC3_SetConfig+0xe4>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d113      	bne.n	800707a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007058:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007060:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	695b      	ldr	r3, [r3, #20]
 8007066:	011b      	lsls	r3, r3, #4
 8007068:	693a      	ldr	r2, [r7, #16]
 800706a:	4313      	orrs	r3, r2
 800706c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	699b      	ldr	r3, [r3, #24]
 8007072:	011b      	lsls	r3, r3, #4
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	693a      	ldr	r2, [r7, #16]
 800707e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	68fa      	ldr	r2, [r7, #12]
 8007084:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007086:	683b      	ldr	r3, [r7, #0]
 8007088:	685a      	ldr	r2, [r3, #4]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	697a      	ldr	r2, [r7, #20]
 8007092:	621a      	str	r2, [r3, #32]
}
 8007094:	bf00      	nop
 8007096:	371c      	adds	r7, #28
 8007098:	46bd      	mov	sp, r7
 800709a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800709e:	4770      	bx	lr
 80070a0:	40010000 	.word	0x40010000
 80070a4:	40010400 	.word	0x40010400

080070a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b087      	sub	sp, #28
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6a1b      	ldr	r3, [r3, #32]
 80070b6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	69db      	ldr	r3, [r3, #28]
 80070ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	021b      	lsls	r3, r3, #8
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	689b      	ldr	r3, [r3, #8]
 80070f8:	031b      	lsls	r3, r3, #12
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	4a12      	ldr	r2, [pc, #72]	; (800714c <TIM_OC4_SetConfig+0xa4>)
 8007104:	4293      	cmp	r3, r2
 8007106:	d003      	beq.n	8007110 <TIM_OC4_SetConfig+0x68>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a11      	ldr	r2, [pc, #68]	; (8007150 <TIM_OC4_SetConfig+0xa8>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d109      	bne.n	8007124 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007116:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	019b      	lsls	r3, r3, #6
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	4313      	orrs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	693a      	ldr	r2, [r7, #16]
 800713c:	621a      	str	r2, [r3, #32]
}
 800713e:	bf00      	nop
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007148:	4770      	bx	lr
 800714a:	bf00      	nop
 800714c:	40010000 	.word	0x40010000
 8007150:	40010400 	.word	0x40010400

08007154 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007154:	b480      	push	{r7}
 8007156:	b087      	sub	sp, #28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	f003 031f 	and.w	r3, r3, #31
 8007166:	2201      	movs	r2, #1
 8007168:	fa02 f303 	lsl.w	r3, r2, r3
 800716c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	6a1a      	ldr	r2, [r3, #32]
 8007172:	697b      	ldr	r3, [r7, #20]
 8007174:	43db      	mvns	r3, r3
 8007176:	401a      	ands	r2, r3
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	6a1a      	ldr	r2, [r3, #32]
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f003 031f 	and.w	r3, r3, #31
 8007186:	6879      	ldr	r1, [r7, #4]
 8007188:	fa01 f303 	lsl.w	r3, r1, r3
 800718c:	431a      	orrs	r2, r3
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	621a      	str	r2, [r3, #32]
}
 8007192:	bf00      	nop
 8007194:	371c      	adds	r7, #28
 8007196:	46bd      	mov	sp, r7
 8007198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719c:	4770      	bx	lr
	...

080071a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d101      	bne.n	80071b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80071b4:	2302      	movs	r3, #2
 80071b6:	e05a      	b.n	800726e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2201      	movs	r2, #1
 80071bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2202      	movs	r2, #2
 80071c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	685b      	ldr	r3, [r3, #4]
 80071ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	689b      	ldr	r3, [r3, #8]
 80071d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	68fa      	ldr	r2, [r7, #12]
 80071e6:	4313      	orrs	r3, r2
 80071e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	68fa      	ldr	r2, [r7, #12]
 80071f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	4a21      	ldr	r2, [pc, #132]	; (800727c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d022      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007204:	d01d      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	4a1d      	ldr	r2, [pc, #116]	; (8007280 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800720c:	4293      	cmp	r3, r2
 800720e:	d018      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	4a1b      	ldr	r2, [pc, #108]	; (8007284 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007216:	4293      	cmp	r3, r2
 8007218:	d013      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	4a1a      	ldr	r2, [pc, #104]	; (8007288 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007220:	4293      	cmp	r3, r2
 8007222:	d00e      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	4a18      	ldr	r2, [pc, #96]	; (800728c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800722a:	4293      	cmp	r3, r2
 800722c:	d009      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	4a17      	ldr	r2, [pc, #92]	; (8007290 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d004      	beq.n	8007242 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a15      	ldr	r2, [pc, #84]	; (8007294 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800723e:	4293      	cmp	r3, r2
 8007240:	d10c      	bne.n	800725c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007242:	68bb      	ldr	r3, [r7, #8]
 8007244:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007248:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800724a:	683b      	ldr	r3, [r7, #0]
 800724c:	685b      	ldr	r3, [r3, #4]
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	4313      	orrs	r3, r2
 8007252:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800726c:	2300      	movs	r3, #0
}
 800726e:	4618      	mov	r0, r3
 8007270:	3714      	adds	r7, #20
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr
 800727a:	bf00      	nop
 800727c:	40010000 	.word	0x40010000
 8007280:	40000400 	.word	0x40000400
 8007284:	40000800 	.word	0x40000800
 8007288:	40000c00 	.word	0x40000c00
 800728c:	40010400 	.word	0x40010400
 8007290:	40014000 	.word	0x40014000
 8007294:	40001800 	.word	0x40001800

08007298 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
 800729e:	6078      	str	r0, [r7, #4]
 80072a0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d101      	bne.n	80072b4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80072b0:	2302      	movs	r3, #2
 80072b2:	e03d      	b.n	8007330 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2201      	movs	r2, #1
 80072b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	4313      	orrs	r3, r2
 80072c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	4313      	orrs	r3, r2
 80072f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	691b      	ldr	r3, [r3, #16]
 80072fe:	4313      	orrs	r3, r2
 8007300:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	695b      	ldr	r3, [r3, #20]
 800730c:	4313      	orrs	r3, r2
 800730e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	69db      	ldr	r3, [r3, #28]
 800731a:	4313      	orrs	r3, r2
 800731c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	68fa      	ldr	r2, [r7, #12]
 8007324:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	2200      	movs	r2, #0
 800732a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800732e:	2300      	movs	r3, #0
}
 8007330:	4618      	mov	r0, r3
 8007332:	3714      	adds	r7, #20
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	b082      	sub	sp, #8
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d101      	bne.n	8007376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e03f      	b.n	80073f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800737c:	b2db      	uxtb	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d106      	bne.n	8007390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2200      	movs	r2, #0
 8007386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f7fc fc5a 	bl	8003c44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2224      	movs	r2, #36	; 0x24
 8007394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68da      	ldr	r2, [r3, #12]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80073a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80073a8:	6878      	ldr	r0, [r7, #4]
 80073aa:	f000 f929 	bl	8007600 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	691a      	ldr	r2, [r3, #16]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80073bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	695a      	ldr	r2, [r3, #20]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80073cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68da      	ldr	r2, [r3, #12]
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80073dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2220      	movs	r2, #32
 80073e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2220      	movs	r2, #32
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80073f4:	2300      	movs	r3, #0
}
 80073f6:	4618      	mov	r0, r3
 80073f8:	3708      	adds	r7, #8
 80073fa:	46bd      	mov	sp, r7
 80073fc:	bd80      	pop	{r7, pc}

080073fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073fe:	b580      	push	{r7, lr}
 8007400:	b08a      	sub	sp, #40	; 0x28
 8007402:	af02      	add	r7, sp, #8
 8007404:	60f8      	str	r0, [r7, #12]
 8007406:	60b9      	str	r1, [r7, #8]
 8007408:	603b      	str	r3, [r7, #0]
 800740a:	4613      	mov	r3, r2
 800740c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800740e:	2300      	movs	r3, #0
 8007410:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007418:	b2db      	uxtb	r3, r3
 800741a:	2b20      	cmp	r3, #32
 800741c:	d17c      	bne.n	8007518 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d002      	beq.n	800742a <HAL_UART_Transmit+0x2c>
 8007424:	88fb      	ldrh	r3, [r7, #6]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e075      	b.n	800751a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007434:	2b01      	cmp	r3, #1
 8007436:	d101      	bne.n	800743c <HAL_UART_Transmit+0x3e>
 8007438:	2302      	movs	r3, #2
 800743a:	e06e      	b.n	800751a <HAL_UART_Transmit+0x11c>
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2221      	movs	r2, #33	; 0x21
 800744e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007452:	f7fc fde9 	bl	8004028 <HAL_GetTick>
 8007456:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	88fa      	ldrh	r2, [r7, #6]
 800745c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	88fa      	ldrh	r2, [r7, #6]
 8007462:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800746c:	d108      	bne.n	8007480 <HAL_UART_Transmit+0x82>
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	691b      	ldr	r3, [r3, #16]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d104      	bne.n	8007480 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007476:	2300      	movs	r3, #0
 8007478:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800747a:	68bb      	ldr	r3, [r7, #8]
 800747c:	61bb      	str	r3, [r7, #24]
 800747e:	e003      	b.n	8007488 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007484:	2300      	movs	r3, #0
 8007486:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	2200      	movs	r2, #0
 800748c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007490:	e02a      	b.n	80074e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	9300      	str	r3, [sp, #0]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	2200      	movs	r2, #0
 800749a:	2180      	movs	r1, #128	; 0x80
 800749c:	68f8      	ldr	r0, [r7, #12]
 800749e:	f000 f840 	bl	8007522 <UART_WaitOnFlagUntilTimeout>
 80074a2:	4603      	mov	r3, r0
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80074a8:	2303      	movs	r3, #3
 80074aa:	e036      	b.n	800751a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d10b      	bne.n	80074ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	881b      	ldrh	r3, [r3, #0]
 80074b6:	461a      	mov	r2, r3
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80074c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80074c2:	69bb      	ldr	r3, [r7, #24]
 80074c4:	3302      	adds	r3, #2
 80074c6:	61bb      	str	r3, [r7, #24]
 80074c8:	e007      	b.n	80074da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80074ca:	69fb      	ldr	r3, [r7, #28]
 80074cc:	781a      	ldrb	r2, [r3, #0]
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	3301      	adds	r3, #1
 80074d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074de:	b29b      	uxth	r3, r3
 80074e0:	3b01      	subs	r3, #1
 80074e2:	b29a      	uxth	r2, r3
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d1cf      	bne.n	8007492 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	697b      	ldr	r3, [r7, #20]
 80074f8:	2200      	movs	r2, #0
 80074fa:	2140      	movs	r1, #64	; 0x40
 80074fc:	68f8      	ldr	r0, [r7, #12]
 80074fe:	f000 f810 	bl	8007522 <UART_WaitOnFlagUntilTimeout>
 8007502:	4603      	mov	r3, r0
 8007504:	2b00      	cmp	r3, #0
 8007506:	d001      	beq.n	800750c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007508:	2303      	movs	r3, #3
 800750a:	e006      	b.n	800751a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2220      	movs	r2, #32
 8007510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007514:	2300      	movs	r3, #0
 8007516:	e000      	b.n	800751a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007518:	2302      	movs	r3, #2
  }
}
 800751a:	4618      	mov	r0, r3
 800751c:	3720      	adds	r7, #32
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b090      	sub	sp, #64	; 0x40
 8007526:	af00      	add	r7, sp, #0
 8007528:	60f8      	str	r0, [r7, #12]
 800752a:	60b9      	str	r1, [r7, #8]
 800752c:	603b      	str	r3, [r7, #0]
 800752e:	4613      	mov	r3, r2
 8007530:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007532:	e050      	b.n	80075d6 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007534:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007536:	f1b3 3fff 	cmp.w	r3, #4294967295
 800753a:	d04c      	beq.n	80075d6 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800753c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800753e:	2b00      	cmp	r3, #0
 8007540:	d007      	beq.n	8007552 <UART_WaitOnFlagUntilTimeout+0x30>
 8007542:	f7fc fd71 	bl	8004028 <HAL_GetTick>
 8007546:	4602      	mov	r2, r0
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800754e:	429a      	cmp	r2, r3
 8007550:	d241      	bcs.n	80075d6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	330c      	adds	r3, #12
 8007558:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800755c:	e853 3f00 	ldrex	r3, [r3]
 8007560:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007564:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007568:	63fb      	str	r3, [r7, #60]	; 0x3c
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	330c      	adds	r3, #12
 8007570:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8007572:	637a      	str	r2, [r7, #52]	; 0x34
 8007574:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007576:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007578:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800757a:	e841 2300 	strex	r3, r2, [r1]
 800757e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007582:	2b00      	cmp	r3, #0
 8007584:	d1e5      	bne.n	8007552 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3314      	adds	r3, #20
 800758c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800758e:	697b      	ldr	r3, [r7, #20]
 8007590:	e853 3f00 	ldrex	r3, [r3]
 8007594:	613b      	str	r3, [r7, #16]
   return(result);
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	f023 0301 	bic.w	r3, r3, #1
 800759c:	63bb      	str	r3, [r7, #56]	; 0x38
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	3314      	adds	r3, #20
 80075a4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80075a6:	623a      	str	r2, [r7, #32]
 80075a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075aa:	69f9      	ldr	r1, [r7, #28]
 80075ac:	6a3a      	ldr	r2, [r7, #32]
 80075ae:	e841 2300 	strex	r3, r2, [r1]
 80075b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80075b4:	69bb      	ldr	r3, [r7, #24]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d1e5      	bne.n	8007586 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2220      	movs	r2, #32
 80075be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2200      	movs	r2, #0
 80075ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80075d2:	2303      	movs	r3, #3
 80075d4:	e00f      	b.n	80075f6 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	4013      	ands	r3, r2
 80075e0:	68ba      	ldr	r2, [r7, #8]
 80075e2:	429a      	cmp	r2, r3
 80075e4:	bf0c      	ite	eq
 80075e6:	2301      	moveq	r3, #1
 80075e8:	2300      	movne	r3, #0
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	461a      	mov	r2, r3
 80075ee:	79fb      	ldrb	r3, [r7, #7]
 80075f0:	429a      	cmp	r2, r3
 80075f2:	d09f      	beq.n	8007534 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3740      	adds	r7, #64	; 0x40
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007600:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007604:	b0c0      	sub	sp, #256	; 0x100
 8007606:	af00      	add	r7, sp, #0
 8007608:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800760c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	691b      	ldr	r3, [r3, #16]
 8007614:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007618:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800761c:	68d9      	ldr	r1, [r3, #12]
 800761e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	ea40 0301 	orr.w	r3, r0, r1
 8007628:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800762a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800762e:	689a      	ldr	r2, [r3, #8]
 8007630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007634:	691b      	ldr	r3, [r3, #16]
 8007636:	431a      	orrs	r2, r3
 8007638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800763c:	695b      	ldr	r3, [r3, #20]
 800763e:	431a      	orrs	r2, r3
 8007640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	4313      	orrs	r3, r2
 8007648:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	68db      	ldr	r3, [r3, #12]
 8007654:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007658:	f021 010c 	bic.w	r1, r1, #12
 800765c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007660:	681a      	ldr	r2, [r3, #0]
 8007662:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007666:	430b      	orrs	r3, r1
 8007668:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800766a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	695b      	ldr	r3, [r3, #20]
 8007672:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800767a:	6999      	ldr	r1, [r3, #24]
 800767c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	ea40 0301 	orr.w	r3, r0, r1
 8007686:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	4b8f      	ldr	r3, [pc, #572]	; (80078cc <UART_SetConfig+0x2cc>)
 8007690:	429a      	cmp	r2, r3
 8007692:	d005      	beq.n	80076a0 <UART_SetConfig+0xa0>
 8007694:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007698:	681a      	ldr	r2, [r3, #0]
 800769a:	4b8d      	ldr	r3, [pc, #564]	; (80078d0 <UART_SetConfig+0x2d0>)
 800769c:	429a      	cmp	r2, r3
 800769e:	d104      	bne.n	80076aa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80076a0:	f7fe fcd2 	bl	8006048 <HAL_RCC_GetPCLK2Freq>
 80076a4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80076a8:	e003      	b.n	80076b2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80076aa:	f7fe fcb9 	bl	8006020 <HAL_RCC_GetPCLK1Freq>
 80076ae:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80076b6:	69db      	ldr	r3, [r3, #28]
 80076b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076bc:	f040 810c 	bne.w	80078d8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80076c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80076c4:	2200      	movs	r2, #0
 80076c6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80076ca:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80076ce:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80076d2:	4622      	mov	r2, r4
 80076d4:	462b      	mov	r3, r5
 80076d6:	1891      	adds	r1, r2, r2
 80076d8:	65b9      	str	r1, [r7, #88]	; 0x58
 80076da:	415b      	adcs	r3, r3
 80076dc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80076de:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80076e2:	4621      	mov	r1, r4
 80076e4:	eb12 0801 	adds.w	r8, r2, r1
 80076e8:	4629      	mov	r1, r5
 80076ea:	eb43 0901 	adc.w	r9, r3, r1
 80076ee:	f04f 0200 	mov.w	r2, #0
 80076f2:	f04f 0300 	mov.w	r3, #0
 80076f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80076fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80076fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007702:	4690      	mov	r8, r2
 8007704:	4699      	mov	r9, r3
 8007706:	4623      	mov	r3, r4
 8007708:	eb18 0303 	adds.w	r3, r8, r3
 800770c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007710:	462b      	mov	r3, r5
 8007712:	eb49 0303 	adc.w	r3, r9, r3
 8007716:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800771a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800771e:	685b      	ldr	r3, [r3, #4]
 8007720:	2200      	movs	r2, #0
 8007722:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007726:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800772a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800772e:	460b      	mov	r3, r1
 8007730:	18db      	adds	r3, r3, r3
 8007732:	653b      	str	r3, [r7, #80]	; 0x50
 8007734:	4613      	mov	r3, r2
 8007736:	eb42 0303 	adc.w	r3, r2, r3
 800773a:	657b      	str	r3, [r7, #84]	; 0x54
 800773c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007740:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007744:	f7f9 faa0 	bl	8000c88 <__aeabi_uldivmod>
 8007748:	4602      	mov	r2, r0
 800774a:	460b      	mov	r3, r1
 800774c:	4b61      	ldr	r3, [pc, #388]	; (80078d4 <UART_SetConfig+0x2d4>)
 800774e:	fba3 2302 	umull	r2, r3, r3, r2
 8007752:	095b      	lsrs	r3, r3, #5
 8007754:	011c      	lsls	r4, r3, #4
 8007756:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800775a:	2200      	movs	r2, #0
 800775c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007760:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007764:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007768:	4642      	mov	r2, r8
 800776a:	464b      	mov	r3, r9
 800776c:	1891      	adds	r1, r2, r2
 800776e:	64b9      	str	r1, [r7, #72]	; 0x48
 8007770:	415b      	adcs	r3, r3
 8007772:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007774:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007778:	4641      	mov	r1, r8
 800777a:	eb12 0a01 	adds.w	sl, r2, r1
 800777e:	4649      	mov	r1, r9
 8007780:	eb43 0b01 	adc.w	fp, r3, r1
 8007784:	f04f 0200 	mov.w	r2, #0
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007790:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007794:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007798:	4692      	mov	sl, r2
 800779a:	469b      	mov	fp, r3
 800779c:	4643      	mov	r3, r8
 800779e:	eb1a 0303 	adds.w	r3, sl, r3
 80077a2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077a6:	464b      	mov	r3, r9
 80077a8:	eb4b 0303 	adc.w	r3, fp, r3
 80077ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80077b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b4:	685b      	ldr	r3, [r3, #4]
 80077b6:	2200      	movs	r2, #0
 80077b8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80077bc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80077c0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80077c4:	460b      	mov	r3, r1
 80077c6:	18db      	adds	r3, r3, r3
 80077c8:	643b      	str	r3, [r7, #64]	; 0x40
 80077ca:	4613      	mov	r3, r2
 80077cc:	eb42 0303 	adc.w	r3, r2, r3
 80077d0:	647b      	str	r3, [r7, #68]	; 0x44
 80077d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80077d6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80077da:	f7f9 fa55 	bl	8000c88 <__aeabi_uldivmod>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	4611      	mov	r1, r2
 80077e4:	4b3b      	ldr	r3, [pc, #236]	; (80078d4 <UART_SetConfig+0x2d4>)
 80077e6:	fba3 2301 	umull	r2, r3, r3, r1
 80077ea:	095b      	lsrs	r3, r3, #5
 80077ec:	2264      	movs	r2, #100	; 0x64
 80077ee:	fb02 f303 	mul.w	r3, r2, r3
 80077f2:	1acb      	subs	r3, r1, r3
 80077f4:	00db      	lsls	r3, r3, #3
 80077f6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80077fa:	4b36      	ldr	r3, [pc, #216]	; (80078d4 <UART_SetConfig+0x2d4>)
 80077fc:	fba3 2302 	umull	r2, r3, r3, r2
 8007800:	095b      	lsrs	r3, r3, #5
 8007802:	005b      	lsls	r3, r3, #1
 8007804:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007808:	441c      	add	r4, r3
 800780a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800780e:	2200      	movs	r2, #0
 8007810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007814:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007818:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800781c:	4642      	mov	r2, r8
 800781e:	464b      	mov	r3, r9
 8007820:	1891      	adds	r1, r2, r2
 8007822:	63b9      	str	r1, [r7, #56]	; 0x38
 8007824:	415b      	adcs	r3, r3
 8007826:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007828:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800782c:	4641      	mov	r1, r8
 800782e:	1851      	adds	r1, r2, r1
 8007830:	6339      	str	r1, [r7, #48]	; 0x30
 8007832:	4649      	mov	r1, r9
 8007834:	414b      	adcs	r3, r1
 8007836:	637b      	str	r3, [r7, #52]	; 0x34
 8007838:	f04f 0200 	mov.w	r2, #0
 800783c:	f04f 0300 	mov.w	r3, #0
 8007840:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007844:	4659      	mov	r1, fp
 8007846:	00cb      	lsls	r3, r1, #3
 8007848:	4651      	mov	r1, sl
 800784a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800784e:	4651      	mov	r1, sl
 8007850:	00ca      	lsls	r2, r1, #3
 8007852:	4610      	mov	r0, r2
 8007854:	4619      	mov	r1, r3
 8007856:	4603      	mov	r3, r0
 8007858:	4642      	mov	r2, r8
 800785a:	189b      	adds	r3, r3, r2
 800785c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007860:	464b      	mov	r3, r9
 8007862:	460a      	mov	r2, r1
 8007864:	eb42 0303 	adc.w	r3, r2, r3
 8007868:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800786c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	2200      	movs	r2, #0
 8007874:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007878:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800787c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007880:	460b      	mov	r3, r1
 8007882:	18db      	adds	r3, r3, r3
 8007884:	62bb      	str	r3, [r7, #40]	; 0x28
 8007886:	4613      	mov	r3, r2
 8007888:	eb42 0303 	adc.w	r3, r2, r3
 800788c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800788e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007892:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007896:	f7f9 f9f7 	bl	8000c88 <__aeabi_uldivmod>
 800789a:	4602      	mov	r2, r0
 800789c:	460b      	mov	r3, r1
 800789e:	4b0d      	ldr	r3, [pc, #52]	; (80078d4 <UART_SetConfig+0x2d4>)
 80078a0:	fba3 1302 	umull	r1, r3, r3, r2
 80078a4:	095b      	lsrs	r3, r3, #5
 80078a6:	2164      	movs	r1, #100	; 0x64
 80078a8:	fb01 f303 	mul.w	r3, r1, r3
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	00db      	lsls	r3, r3, #3
 80078b0:	3332      	adds	r3, #50	; 0x32
 80078b2:	4a08      	ldr	r2, [pc, #32]	; (80078d4 <UART_SetConfig+0x2d4>)
 80078b4:	fba2 2303 	umull	r2, r3, r2, r3
 80078b8:	095b      	lsrs	r3, r3, #5
 80078ba:	f003 0207 	and.w	r2, r3, #7
 80078be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4422      	add	r2, r4
 80078c6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80078c8:	e105      	b.n	8007ad6 <UART_SetConfig+0x4d6>
 80078ca:	bf00      	nop
 80078cc:	40011000 	.word	0x40011000
 80078d0:	40011400 	.word	0x40011400
 80078d4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80078d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80078dc:	2200      	movs	r2, #0
 80078de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80078e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80078e6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80078ea:	4642      	mov	r2, r8
 80078ec:	464b      	mov	r3, r9
 80078ee:	1891      	adds	r1, r2, r2
 80078f0:	6239      	str	r1, [r7, #32]
 80078f2:	415b      	adcs	r3, r3
 80078f4:	627b      	str	r3, [r7, #36]	; 0x24
 80078f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80078fa:	4641      	mov	r1, r8
 80078fc:	1854      	adds	r4, r2, r1
 80078fe:	4649      	mov	r1, r9
 8007900:	eb43 0501 	adc.w	r5, r3, r1
 8007904:	f04f 0200 	mov.w	r2, #0
 8007908:	f04f 0300 	mov.w	r3, #0
 800790c:	00eb      	lsls	r3, r5, #3
 800790e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007912:	00e2      	lsls	r2, r4, #3
 8007914:	4614      	mov	r4, r2
 8007916:	461d      	mov	r5, r3
 8007918:	4643      	mov	r3, r8
 800791a:	18e3      	adds	r3, r4, r3
 800791c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007920:	464b      	mov	r3, r9
 8007922:	eb45 0303 	adc.w	r3, r5, r3
 8007926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800792a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007936:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800793a:	f04f 0200 	mov.w	r2, #0
 800793e:	f04f 0300 	mov.w	r3, #0
 8007942:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007946:	4629      	mov	r1, r5
 8007948:	008b      	lsls	r3, r1, #2
 800794a:	4621      	mov	r1, r4
 800794c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007950:	4621      	mov	r1, r4
 8007952:	008a      	lsls	r2, r1, #2
 8007954:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007958:	f7f9 f996 	bl	8000c88 <__aeabi_uldivmod>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4b60      	ldr	r3, [pc, #384]	; (8007ae4 <UART_SetConfig+0x4e4>)
 8007962:	fba3 2302 	umull	r2, r3, r3, r2
 8007966:	095b      	lsrs	r3, r3, #5
 8007968:	011c      	lsls	r4, r3, #4
 800796a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800796e:	2200      	movs	r2, #0
 8007970:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007974:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007978:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800797c:	4642      	mov	r2, r8
 800797e:	464b      	mov	r3, r9
 8007980:	1891      	adds	r1, r2, r2
 8007982:	61b9      	str	r1, [r7, #24]
 8007984:	415b      	adcs	r3, r3
 8007986:	61fb      	str	r3, [r7, #28]
 8007988:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800798c:	4641      	mov	r1, r8
 800798e:	1851      	adds	r1, r2, r1
 8007990:	6139      	str	r1, [r7, #16]
 8007992:	4649      	mov	r1, r9
 8007994:	414b      	adcs	r3, r1
 8007996:	617b      	str	r3, [r7, #20]
 8007998:	f04f 0200 	mov.w	r2, #0
 800799c:	f04f 0300 	mov.w	r3, #0
 80079a0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80079a4:	4659      	mov	r1, fp
 80079a6:	00cb      	lsls	r3, r1, #3
 80079a8:	4651      	mov	r1, sl
 80079aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079ae:	4651      	mov	r1, sl
 80079b0:	00ca      	lsls	r2, r1, #3
 80079b2:	4610      	mov	r0, r2
 80079b4:	4619      	mov	r1, r3
 80079b6:	4603      	mov	r3, r0
 80079b8:	4642      	mov	r2, r8
 80079ba:	189b      	adds	r3, r3, r2
 80079bc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80079c0:	464b      	mov	r3, r9
 80079c2:	460a      	mov	r2, r1
 80079c4:	eb42 0303 	adc.w	r3, r2, r3
 80079c8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80079cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	2200      	movs	r2, #0
 80079d4:	67bb      	str	r3, [r7, #120]	; 0x78
 80079d6:	67fa      	str	r2, [r7, #124]	; 0x7c
 80079d8:	f04f 0200 	mov.w	r2, #0
 80079dc:	f04f 0300 	mov.w	r3, #0
 80079e0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80079e4:	4649      	mov	r1, r9
 80079e6:	008b      	lsls	r3, r1, #2
 80079e8:	4641      	mov	r1, r8
 80079ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80079ee:	4641      	mov	r1, r8
 80079f0:	008a      	lsls	r2, r1, #2
 80079f2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80079f6:	f7f9 f947 	bl	8000c88 <__aeabi_uldivmod>
 80079fa:	4602      	mov	r2, r0
 80079fc:	460b      	mov	r3, r1
 80079fe:	4b39      	ldr	r3, [pc, #228]	; (8007ae4 <UART_SetConfig+0x4e4>)
 8007a00:	fba3 1302 	umull	r1, r3, r3, r2
 8007a04:	095b      	lsrs	r3, r3, #5
 8007a06:	2164      	movs	r1, #100	; 0x64
 8007a08:	fb01 f303 	mul.w	r3, r1, r3
 8007a0c:	1ad3      	subs	r3, r2, r3
 8007a0e:	011b      	lsls	r3, r3, #4
 8007a10:	3332      	adds	r3, #50	; 0x32
 8007a12:	4a34      	ldr	r2, [pc, #208]	; (8007ae4 <UART_SetConfig+0x4e4>)
 8007a14:	fba2 2303 	umull	r2, r3, r2, r3
 8007a18:	095b      	lsrs	r3, r3, #5
 8007a1a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007a1e:	441c      	add	r4, r3
 8007a20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a24:	2200      	movs	r2, #0
 8007a26:	673b      	str	r3, [r7, #112]	; 0x70
 8007a28:	677a      	str	r2, [r7, #116]	; 0x74
 8007a2a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007a2e:	4642      	mov	r2, r8
 8007a30:	464b      	mov	r3, r9
 8007a32:	1891      	adds	r1, r2, r2
 8007a34:	60b9      	str	r1, [r7, #8]
 8007a36:	415b      	adcs	r3, r3
 8007a38:	60fb      	str	r3, [r7, #12]
 8007a3a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007a3e:	4641      	mov	r1, r8
 8007a40:	1851      	adds	r1, r2, r1
 8007a42:	6039      	str	r1, [r7, #0]
 8007a44:	4649      	mov	r1, r9
 8007a46:	414b      	adcs	r3, r1
 8007a48:	607b      	str	r3, [r7, #4]
 8007a4a:	f04f 0200 	mov.w	r2, #0
 8007a4e:	f04f 0300 	mov.w	r3, #0
 8007a52:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007a56:	4659      	mov	r1, fp
 8007a58:	00cb      	lsls	r3, r1, #3
 8007a5a:	4651      	mov	r1, sl
 8007a5c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007a60:	4651      	mov	r1, sl
 8007a62:	00ca      	lsls	r2, r1, #3
 8007a64:	4610      	mov	r0, r2
 8007a66:	4619      	mov	r1, r3
 8007a68:	4603      	mov	r3, r0
 8007a6a:	4642      	mov	r2, r8
 8007a6c:	189b      	adds	r3, r3, r2
 8007a6e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007a70:	464b      	mov	r3, r9
 8007a72:	460a      	mov	r2, r1
 8007a74:	eb42 0303 	adc.w	r3, r2, r3
 8007a78:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a7e:	685b      	ldr	r3, [r3, #4]
 8007a80:	2200      	movs	r2, #0
 8007a82:	663b      	str	r3, [r7, #96]	; 0x60
 8007a84:	667a      	str	r2, [r7, #100]	; 0x64
 8007a86:	f04f 0200 	mov.w	r2, #0
 8007a8a:	f04f 0300 	mov.w	r3, #0
 8007a8e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007a92:	4649      	mov	r1, r9
 8007a94:	008b      	lsls	r3, r1, #2
 8007a96:	4641      	mov	r1, r8
 8007a98:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007a9c:	4641      	mov	r1, r8
 8007a9e:	008a      	lsls	r2, r1, #2
 8007aa0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007aa4:	f7f9 f8f0 	bl	8000c88 <__aeabi_uldivmod>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4b0d      	ldr	r3, [pc, #52]	; (8007ae4 <UART_SetConfig+0x4e4>)
 8007aae:	fba3 1302 	umull	r1, r3, r3, r2
 8007ab2:	095b      	lsrs	r3, r3, #5
 8007ab4:	2164      	movs	r1, #100	; 0x64
 8007ab6:	fb01 f303 	mul.w	r3, r1, r3
 8007aba:	1ad3      	subs	r3, r2, r3
 8007abc:	011b      	lsls	r3, r3, #4
 8007abe:	3332      	adds	r3, #50	; 0x32
 8007ac0:	4a08      	ldr	r2, [pc, #32]	; (8007ae4 <UART_SetConfig+0x4e4>)
 8007ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ac6:	095b      	lsrs	r3, r3, #5
 8007ac8:	f003 020f 	and.w	r2, r3, #15
 8007acc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	4422      	add	r2, r4
 8007ad4:	609a      	str	r2, [r3, #8]
}
 8007ad6:	bf00      	nop
 8007ad8:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007adc:	46bd      	mov	sp, r7
 8007ade:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007ae2:	bf00      	nop
 8007ae4:	51eb851f 	.word	0x51eb851f

08007ae8 <__errno>:
 8007ae8:	4b01      	ldr	r3, [pc, #4]	; (8007af0 <__errno+0x8>)
 8007aea:	6818      	ldr	r0, [r3, #0]
 8007aec:	4770      	bx	lr
 8007aee:	bf00      	nop
 8007af0:	2000004c 	.word	0x2000004c

08007af4 <__libc_init_array>:
 8007af4:	b570      	push	{r4, r5, r6, lr}
 8007af6:	4d0d      	ldr	r5, [pc, #52]	; (8007b2c <__libc_init_array+0x38>)
 8007af8:	4c0d      	ldr	r4, [pc, #52]	; (8007b30 <__libc_init_array+0x3c>)
 8007afa:	1b64      	subs	r4, r4, r5
 8007afc:	10a4      	asrs	r4, r4, #2
 8007afe:	2600      	movs	r6, #0
 8007b00:	42a6      	cmp	r6, r4
 8007b02:	d109      	bne.n	8007b18 <__libc_init_array+0x24>
 8007b04:	4d0b      	ldr	r5, [pc, #44]	; (8007b34 <__libc_init_array+0x40>)
 8007b06:	4c0c      	ldr	r4, [pc, #48]	; (8007b38 <__libc_init_array+0x44>)
 8007b08:	f003 fc42 	bl	800b390 <_init>
 8007b0c:	1b64      	subs	r4, r4, r5
 8007b0e:	10a4      	asrs	r4, r4, #2
 8007b10:	2600      	movs	r6, #0
 8007b12:	42a6      	cmp	r6, r4
 8007b14:	d105      	bne.n	8007b22 <__libc_init_array+0x2e>
 8007b16:	bd70      	pop	{r4, r5, r6, pc}
 8007b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b1c:	4798      	blx	r3
 8007b1e:	3601      	adds	r6, #1
 8007b20:	e7ee      	b.n	8007b00 <__libc_init_array+0xc>
 8007b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b26:	4798      	blx	r3
 8007b28:	3601      	adds	r6, #1
 8007b2a:	e7f2      	b.n	8007b12 <__libc_init_array+0x1e>
 8007b2c:	0800bbb4 	.word	0x0800bbb4
 8007b30:	0800bbb4 	.word	0x0800bbb4
 8007b34:	0800bbb4 	.word	0x0800bbb4
 8007b38:	0800bbb8 	.word	0x0800bbb8

08007b3c <memset>:
 8007b3c:	4402      	add	r2, r0
 8007b3e:	4603      	mov	r3, r0
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d100      	bne.n	8007b46 <memset+0xa>
 8007b44:	4770      	bx	lr
 8007b46:	f803 1b01 	strb.w	r1, [r3], #1
 8007b4a:	e7f9      	b.n	8007b40 <memset+0x4>

08007b4c <__cvt>:
 8007b4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b50:	ec55 4b10 	vmov	r4, r5, d0
 8007b54:	2d00      	cmp	r5, #0
 8007b56:	460e      	mov	r6, r1
 8007b58:	4619      	mov	r1, r3
 8007b5a:	462b      	mov	r3, r5
 8007b5c:	bfbb      	ittet	lt
 8007b5e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007b62:	461d      	movlt	r5, r3
 8007b64:	2300      	movge	r3, #0
 8007b66:	232d      	movlt	r3, #45	; 0x2d
 8007b68:	700b      	strb	r3, [r1, #0]
 8007b6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b6c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007b70:	4691      	mov	r9, r2
 8007b72:	f023 0820 	bic.w	r8, r3, #32
 8007b76:	bfbc      	itt	lt
 8007b78:	4622      	movlt	r2, r4
 8007b7a:	4614      	movlt	r4, r2
 8007b7c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007b80:	d005      	beq.n	8007b8e <__cvt+0x42>
 8007b82:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007b86:	d100      	bne.n	8007b8a <__cvt+0x3e>
 8007b88:	3601      	adds	r6, #1
 8007b8a:	2102      	movs	r1, #2
 8007b8c:	e000      	b.n	8007b90 <__cvt+0x44>
 8007b8e:	2103      	movs	r1, #3
 8007b90:	ab03      	add	r3, sp, #12
 8007b92:	9301      	str	r3, [sp, #4]
 8007b94:	ab02      	add	r3, sp, #8
 8007b96:	9300      	str	r3, [sp, #0]
 8007b98:	ec45 4b10 	vmov	d0, r4, r5
 8007b9c:	4653      	mov	r3, sl
 8007b9e:	4632      	mov	r2, r6
 8007ba0:	f000 fe1a 	bl	80087d8 <_dtoa_r>
 8007ba4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007ba8:	4607      	mov	r7, r0
 8007baa:	d102      	bne.n	8007bb2 <__cvt+0x66>
 8007bac:	f019 0f01 	tst.w	r9, #1
 8007bb0:	d022      	beq.n	8007bf8 <__cvt+0xac>
 8007bb2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007bb6:	eb07 0906 	add.w	r9, r7, r6
 8007bba:	d110      	bne.n	8007bde <__cvt+0x92>
 8007bbc:	783b      	ldrb	r3, [r7, #0]
 8007bbe:	2b30      	cmp	r3, #48	; 0x30
 8007bc0:	d10a      	bne.n	8007bd8 <__cvt+0x8c>
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	4629      	mov	r1, r5
 8007bca:	f7f8 ff7d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bce:	b918      	cbnz	r0, 8007bd8 <__cvt+0x8c>
 8007bd0:	f1c6 0601 	rsb	r6, r6, #1
 8007bd4:	f8ca 6000 	str.w	r6, [sl]
 8007bd8:	f8da 3000 	ldr.w	r3, [sl]
 8007bdc:	4499      	add	r9, r3
 8007bde:	2200      	movs	r2, #0
 8007be0:	2300      	movs	r3, #0
 8007be2:	4620      	mov	r0, r4
 8007be4:	4629      	mov	r1, r5
 8007be6:	f7f8 ff6f 	bl	8000ac8 <__aeabi_dcmpeq>
 8007bea:	b108      	cbz	r0, 8007bf0 <__cvt+0xa4>
 8007bec:	f8cd 900c 	str.w	r9, [sp, #12]
 8007bf0:	2230      	movs	r2, #48	; 0x30
 8007bf2:	9b03      	ldr	r3, [sp, #12]
 8007bf4:	454b      	cmp	r3, r9
 8007bf6:	d307      	bcc.n	8007c08 <__cvt+0xbc>
 8007bf8:	9b03      	ldr	r3, [sp, #12]
 8007bfa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bfc:	1bdb      	subs	r3, r3, r7
 8007bfe:	4638      	mov	r0, r7
 8007c00:	6013      	str	r3, [r2, #0]
 8007c02:	b004      	add	sp, #16
 8007c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c08:	1c59      	adds	r1, r3, #1
 8007c0a:	9103      	str	r1, [sp, #12]
 8007c0c:	701a      	strb	r2, [r3, #0]
 8007c0e:	e7f0      	b.n	8007bf2 <__cvt+0xa6>

08007c10 <__exponent>:
 8007c10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c12:	4603      	mov	r3, r0
 8007c14:	2900      	cmp	r1, #0
 8007c16:	bfb8      	it	lt
 8007c18:	4249      	neglt	r1, r1
 8007c1a:	f803 2b02 	strb.w	r2, [r3], #2
 8007c1e:	bfb4      	ite	lt
 8007c20:	222d      	movlt	r2, #45	; 0x2d
 8007c22:	222b      	movge	r2, #43	; 0x2b
 8007c24:	2909      	cmp	r1, #9
 8007c26:	7042      	strb	r2, [r0, #1]
 8007c28:	dd2a      	ble.n	8007c80 <__exponent+0x70>
 8007c2a:	f10d 0407 	add.w	r4, sp, #7
 8007c2e:	46a4      	mov	ip, r4
 8007c30:	270a      	movs	r7, #10
 8007c32:	46a6      	mov	lr, r4
 8007c34:	460a      	mov	r2, r1
 8007c36:	fb91 f6f7 	sdiv	r6, r1, r7
 8007c3a:	fb07 1516 	mls	r5, r7, r6, r1
 8007c3e:	3530      	adds	r5, #48	; 0x30
 8007c40:	2a63      	cmp	r2, #99	; 0x63
 8007c42:	f104 34ff 	add.w	r4, r4, #4294967295
 8007c46:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8007c4a:	4631      	mov	r1, r6
 8007c4c:	dcf1      	bgt.n	8007c32 <__exponent+0x22>
 8007c4e:	3130      	adds	r1, #48	; 0x30
 8007c50:	f1ae 0502 	sub.w	r5, lr, #2
 8007c54:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007c58:	1c44      	adds	r4, r0, #1
 8007c5a:	4629      	mov	r1, r5
 8007c5c:	4561      	cmp	r1, ip
 8007c5e:	d30a      	bcc.n	8007c76 <__exponent+0x66>
 8007c60:	f10d 0209 	add.w	r2, sp, #9
 8007c64:	eba2 020e 	sub.w	r2, r2, lr
 8007c68:	4565      	cmp	r5, ip
 8007c6a:	bf88      	it	hi
 8007c6c:	2200      	movhi	r2, #0
 8007c6e:	4413      	add	r3, r2
 8007c70:	1a18      	subs	r0, r3, r0
 8007c72:	b003      	add	sp, #12
 8007c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c7a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8007c7e:	e7ed      	b.n	8007c5c <__exponent+0x4c>
 8007c80:	2330      	movs	r3, #48	; 0x30
 8007c82:	3130      	adds	r1, #48	; 0x30
 8007c84:	7083      	strb	r3, [r0, #2]
 8007c86:	70c1      	strb	r1, [r0, #3]
 8007c88:	1d03      	adds	r3, r0, #4
 8007c8a:	e7f1      	b.n	8007c70 <__exponent+0x60>

08007c8c <_printf_float>:
 8007c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c90:	ed2d 8b02 	vpush	{d8}
 8007c94:	b08d      	sub	sp, #52	; 0x34
 8007c96:	460c      	mov	r4, r1
 8007c98:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007c9c:	4616      	mov	r6, r2
 8007c9e:	461f      	mov	r7, r3
 8007ca0:	4605      	mov	r5, r0
 8007ca2:	f001 fd3f 	bl	8009724 <_localeconv_r>
 8007ca6:	f8d0 a000 	ldr.w	sl, [r0]
 8007caa:	4650      	mov	r0, sl
 8007cac:	f7f8 fa90 	bl	80001d0 <strlen>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	930a      	str	r3, [sp, #40]	; 0x28
 8007cb4:	6823      	ldr	r3, [r4, #0]
 8007cb6:	9305      	str	r3, [sp, #20]
 8007cb8:	f8d8 3000 	ldr.w	r3, [r8]
 8007cbc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007cc0:	3307      	adds	r3, #7
 8007cc2:	f023 0307 	bic.w	r3, r3, #7
 8007cc6:	f103 0208 	add.w	r2, r3, #8
 8007cca:	f8c8 2000 	str.w	r2, [r8]
 8007cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007cd6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007cda:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007cde:	9307      	str	r3, [sp, #28]
 8007ce0:	f8cd 8018 	str.w	r8, [sp, #24]
 8007ce4:	ee08 0a10 	vmov	s16, r0
 8007ce8:	4b9f      	ldr	r3, [pc, #636]	; (8007f68 <_printf_float+0x2dc>)
 8007cea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cee:	f04f 32ff 	mov.w	r2, #4294967295
 8007cf2:	f7f8 ff1b 	bl	8000b2c <__aeabi_dcmpun>
 8007cf6:	bb88      	cbnz	r0, 8007d5c <_printf_float+0xd0>
 8007cf8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cfc:	4b9a      	ldr	r3, [pc, #616]	; (8007f68 <_printf_float+0x2dc>)
 8007cfe:	f04f 32ff 	mov.w	r2, #4294967295
 8007d02:	f7f8 fef5 	bl	8000af0 <__aeabi_dcmple>
 8007d06:	bb48      	cbnz	r0, 8007d5c <_printf_float+0xd0>
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	4640      	mov	r0, r8
 8007d0e:	4649      	mov	r1, r9
 8007d10:	f7f8 fee4 	bl	8000adc <__aeabi_dcmplt>
 8007d14:	b110      	cbz	r0, 8007d1c <_printf_float+0x90>
 8007d16:	232d      	movs	r3, #45	; 0x2d
 8007d18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d1c:	4b93      	ldr	r3, [pc, #588]	; (8007f6c <_printf_float+0x2e0>)
 8007d1e:	4894      	ldr	r0, [pc, #592]	; (8007f70 <_printf_float+0x2e4>)
 8007d20:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007d24:	bf94      	ite	ls
 8007d26:	4698      	movls	r8, r3
 8007d28:	4680      	movhi	r8, r0
 8007d2a:	2303      	movs	r3, #3
 8007d2c:	6123      	str	r3, [r4, #16]
 8007d2e:	9b05      	ldr	r3, [sp, #20]
 8007d30:	f023 0204 	bic.w	r2, r3, #4
 8007d34:	6022      	str	r2, [r4, #0]
 8007d36:	f04f 0900 	mov.w	r9, #0
 8007d3a:	9700      	str	r7, [sp, #0]
 8007d3c:	4633      	mov	r3, r6
 8007d3e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007d40:	4621      	mov	r1, r4
 8007d42:	4628      	mov	r0, r5
 8007d44:	f000 f9d8 	bl	80080f8 <_printf_common>
 8007d48:	3001      	adds	r0, #1
 8007d4a:	f040 8090 	bne.w	8007e6e <_printf_float+0x1e2>
 8007d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8007d52:	b00d      	add	sp, #52	; 0x34
 8007d54:	ecbd 8b02 	vpop	{d8}
 8007d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d5c:	4642      	mov	r2, r8
 8007d5e:	464b      	mov	r3, r9
 8007d60:	4640      	mov	r0, r8
 8007d62:	4649      	mov	r1, r9
 8007d64:	f7f8 fee2 	bl	8000b2c <__aeabi_dcmpun>
 8007d68:	b140      	cbz	r0, 8007d7c <_printf_float+0xf0>
 8007d6a:	464b      	mov	r3, r9
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	bfbc      	itt	lt
 8007d70:	232d      	movlt	r3, #45	; 0x2d
 8007d72:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007d76:	487f      	ldr	r0, [pc, #508]	; (8007f74 <_printf_float+0x2e8>)
 8007d78:	4b7f      	ldr	r3, [pc, #508]	; (8007f78 <_printf_float+0x2ec>)
 8007d7a:	e7d1      	b.n	8007d20 <_printf_float+0x94>
 8007d7c:	6863      	ldr	r3, [r4, #4]
 8007d7e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007d82:	9206      	str	r2, [sp, #24]
 8007d84:	1c5a      	adds	r2, r3, #1
 8007d86:	d13f      	bne.n	8007e08 <_printf_float+0x17c>
 8007d88:	2306      	movs	r3, #6
 8007d8a:	6063      	str	r3, [r4, #4]
 8007d8c:	9b05      	ldr	r3, [sp, #20]
 8007d8e:	6861      	ldr	r1, [r4, #4]
 8007d90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007d94:	2300      	movs	r3, #0
 8007d96:	9303      	str	r3, [sp, #12]
 8007d98:	ab0a      	add	r3, sp, #40	; 0x28
 8007d9a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8007d9e:	ab09      	add	r3, sp, #36	; 0x24
 8007da0:	ec49 8b10 	vmov	d0, r8, r9
 8007da4:	9300      	str	r3, [sp, #0]
 8007da6:	6022      	str	r2, [r4, #0]
 8007da8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007dac:	4628      	mov	r0, r5
 8007dae:	f7ff fecd 	bl	8007b4c <__cvt>
 8007db2:	9b06      	ldr	r3, [sp, #24]
 8007db4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007db6:	2b47      	cmp	r3, #71	; 0x47
 8007db8:	4680      	mov	r8, r0
 8007dba:	d108      	bne.n	8007dce <_printf_float+0x142>
 8007dbc:	1cc8      	adds	r0, r1, #3
 8007dbe:	db02      	blt.n	8007dc6 <_printf_float+0x13a>
 8007dc0:	6863      	ldr	r3, [r4, #4]
 8007dc2:	4299      	cmp	r1, r3
 8007dc4:	dd41      	ble.n	8007e4a <_printf_float+0x1be>
 8007dc6:	f1ab 0b02 	sub.w	fp, fp, #2
 8007dca:	fa5f fb8b 	uxtb.w	fp, fp
 8007dce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007dd2:	d820      	bhi.n	8007e16 <_printf_float+0x18a>
 8007dd4:	3901      	subs	r1, #1
 8007dd6:	465a      	mov	r2, fp
 8007dd8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007ddc:	9109      	str	r1, [sp, #36]	; 0x24
 8007dde:	f7ff ff17 	bl	8007c10 <__exponent>
 8007de2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007de4:	1813      	adds	r3, r2, r0
 8007de6:	2a01      	cmp	r2, #1
 8007de8:	4681      	mov	r9, r0
 8007dea:	6123      	str	r3, [r4, #16]
 8007dec:	dc02      	bgt.n	8007df4 <_printf_float+0x168>
 8007dee:	6822      	ldr	r2, [r4, #0]
 8007df0:	07d2      	lsls	r2, r2, #31
 8007df2:	d501      	bpl.n	8007df8 <_printf_float+0x16c>
 8007df4:	3301      	adds	r3, #1
 8007df6:	6123      	str	r3, [r4, #16]
 8007df8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d09c      	beq.n	8007d3a <_printf_float+0xae>
 8007e00:	232d      	movs	r3, #45	; 0x2d
 8007e02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e06:	e798      	b.n	8007d3a <_printf_float+0xae>
 8007e08:	9a06      	ldr	r2, [sp, #24]
 8007e0a:	2a47      	cmp	r2, #71	; 0x47
 8007e0c:	d1be      	bne.n	8007d8c <_printf_float+0x100>
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d1bc      	bne.n	8007d8c <_printf_float+0x100>
 8007e12:	2301      	movs	r3, #1
 8007e14:	e7b9      	b.n	8007d8a <_printf_float+0xfe>
 8007e16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007e1a:	d118      	bne.n	8007e4e <_printf_float+0x1c2>
 8007e1c:	2900      	cmp	r1, #0
 8007e1e:	6863      	ldr	r3, [r4, #4]
 8007e20:	dd0b      	ble.n	8007e3a <_printf_float+0x1ae>
 8007e22:	6121      	str	r1, [r4, #16]
 8007e24:	b913      	cbnz	r3, 8007e2c <_printf_float+0x1a0>
 8007e26:	6822      	ldr	r2, [r4, #0]
 8007e28:	07d0      	lsls	r0, r2, #31
 8007e2a:	d502      	bpl.n	8007e32 <_printf_float+0x1a6>
 8007e2c:	3301      	adds	r3, #1
 8007e2e:	440b      	add	r3, r1
 8007e30:	6123      	str	r3, [r4, #16]
 8007e32:	65a1      	str	r1, [r4, #88]	; 0x58
 8007e34:	f04f 0900 	mov.w	r9, #0
 8007e38:	e7de      	b.n	8007df8 <_printf_float+0x16c>
 8007e3a:	b913      	cbnz	r3, 8007e42 <_printf_float+0x1b6>
 8007e3c:	6822      	ldr	r2, [r4, #0]
 8007e3e:	07d2      	lsls	r2, r2, #31
 8007e40:	d501      	bpl.n	8007e46 <_printf_float+0x1ba>
 8007e42:	3302      	adds	r3, #2
 8007e44:	e7f4      	b.n	8007e30 <_printf_float+0x1a4>
 8007e46:	2301      	movs	r3, #1
 8007e48:	e7f2      	b.n	8007e30 <_printf_float+0x1a4>
 8007e4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007e4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e50:	4299      	cmp	r1, r3
 8007e52:	db05      	blt.n	8007e60 <_printf_float+0x1d4>
 8007e54:	6823      	ldr	r3, [r4, #0]
 8007e56:	6121      	str	r1, [r4, #16]
 8007e58:	07d8      	lsls	r0, r3, #31
 8007e5a:	d5ea      	bpl.n	8007e32 <_printf_float+0x1a6>
 8007e5c:	1c4b      	adds	r3, r1, #1
 8007e5e:	e7e7      	b.n	8007e30 <_printf_float+0x1a4>
 8007e60:	2900      	cmp	r1, #0
 8007e62:	bfd4      	ite	le
 8007e64:	f1c1 0202 	rsble	r2, r1, #2
 8007e68:	2201      	movgt	r2, #1
 8007e6a:	4413      	add	r3, r2
 8007e6c:	e7e0      	b.n	8007e30 <_printf_float+0x1a4>
 8007e6e:	6823      	ldr	r3, [r4, #0]
 8007e70:	055a      	lsls	r2, r3, #21
 8007e72:	d407      	bmi.n	8007e84 <_printf_float+0x1f8>
 8007e74:	6923      	ldr	r3, [r4, #16]
 8007e76:	4642      	mov	r2, r8
 8007e78:	4631      	mov	r1, r6
 8007e7a:	4628      	mov	r0, r5
 8007e7c:	47b8      	blx	r7
 8007e7e:	3001      	adds	r0, #1
 8007e80:	d12c      	bne.n	8007edc <_printf_float+0x250>
 8007e82:	e764      	b.n	8007d4e <_printf_float+0xc2>
 8007e84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007e88:	f240 80e0 	bls.w	800804c <_printf_float+0x3c0>
 8007e8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007e90:	2200      	movs	r2, #0
 8007e92:	2300      	movs	r3, #0
 8007e94:	f7f8 fe18 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d034      	beq.n	8007f06 <_printf_float+0x27a>
 8007e9c:	4a37      	ldr	r2, [pc, #220]	; (8007f7c <_printf_float+0x2f0>)
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	4631      	mov	r1, r6
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	47b8      	blx	r7
 8007ea6:	3001      	adds	r0, #1
 8007ea8:	f43f af51 	beq.w	8007d4e <_printf_float+0xc2>
 8007eac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	db02      	blt.n	8007eba <_printf_float+0x22e>
 8007eb4:	6823      	ldr	r3, [r4, #0]
 8007eb6:	07d8      	lsls	r0, r3, #31
 8007eb8:	d510      	bpl.n	8007edc <_printf_float+0x250>
 8007eba:	ee18 3a10 	vmov	r3, s16
 8007ebe:	4652      	mov	r2, sl
 8007ec0:	4631      	mov	r1, r6
 8007ec2:	4628      	mov	r0, r5
 8007ec4:	47b8      	blx	r7
 8007ec6:	3001      	adds	r0, #1
 8007ec8:	f43f af41 	beq.w	8007d4e <_printf_float+0xc2>
 8007ecc:	f04f 0800 	mov.w	r8, #0
 8007ed0:	f104 091a 	add.w	r9, r4, #26
 8007ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	4543      	cmp	r3, r8
 8007eda:	dc09      	bgt.n	8007ef0 <_printf_float+0x264>
 8007edc:	6823      	ldr	r3, [r4, #0]
 8007ede:	079b      	lsls	r3, r3, #30
 8007ee0:	f100 8105 	bmi.w	80080ee <_printf_float+0x462>
 8007ee4:	68e0      	ldr	r0, [r4, #12]
 8007ee6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ee8:	4298      	cmp	r0, r3
 8007eea:	bfb8      	it	lt
 8007eec:	4618      	movlt	r0, r3
 8007eee:	e730      	b.n	8007d52 <_printf_float+0xc6>
 8007ef0:	2301      	movs	r3, #1
 8007ef2:	464a      	mov	r2, r9
 8007ef4:	4631      	mov	r1, r6
 8007ef6:	4628      	mov	r0, r5
 8007ef8:	47b8      	blx	r7
 8007efa:	3001      	adds	r0, #1
 8007efc:	f43f af27 	beq.w	8007d4e <_printf_float+0xc2>
 8007f00:	f108 0801 	add.w	r8, r8, #1
 8007f04:	e7e6      	b.n	8007ed4 <_printf_float+0x248>
 8007f06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	dc39      	bgt.n	8007f80 <_printf_float+0x2f4>
 8007f0c:	4a1b      	ldr	r2, [pc, #108]	; (8007f7c <_printf_float+0x2f0>)
 8007f0e:	2301      	movs	r3, #1
 8007f10:	4631      	mov	r1, r6
 8007f12:	4628      	mov	r0, r5
 8007f14:	47b8      	blx	r7
 8007f16:	3001      	adds	r0, #1
 8007f18:	f43f af19 	beq.w	8007d4e <_printf_float+0xc2>
 8007f1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007f20:	4313      	orrs	r3, r2
 8007f22:	d102      	bne.n	8007f2a <_printf_float+0x29e>
 8007f24:	6823      	ldr	r3, [r4, #0]
 8007f26:	07d9      	lsls	r1, r3, #31
 8007f28:	d5d8      	bpl.n	8007edc <_printf_float+0x250>
 8007f2a:	ee18 3a10 	vmov	r3, s16
 8007f2e:	4652      	mov	r2, sl
 8007f30:	4631      	mov	r1, r6
 8007f32:	4628      	mov	r0, r5
 8007f34:	47b8      	blx	r7
 8007f36:	3001      	adds	r0, #1
 8007f38:	f43f af09 	beq.w	8007d4e <_printf_float+0xc2>
 8007f3c:	f04f 0900 	mov.w	r9, #0
 8007f40:	f104 0a1a 	add.w	sl, r4, #26
 8007f44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f46:	425b      	negs	r3, r3
 8007f48:	454b      	cmp	r3, r9
 8007f4a:	dc01      	bgt.n	8007f50 <_printf_float+0x2c4>
 8007f4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f4e:	e792      	b.n	8007e76 <_printf_float+0x1ea>
 8007f50:	2301      	movs	r3, #1
 8007f52:	4652      	mov	r2, sl
 8007f54:	4631      	mov	r1, r6
 8007f56:	4628      	mov	r0, r5
 8007f58:	47b8      	blx	r7
 8007f5a:	3001      	adds	r0, #1
 8007f5c:	f43f aef7 	beq.w	8007d4e <_printf_float+0xc2>
 8007f60:	f109 0901 	add.w	r9, r9, #1
 8007f64:	e7ee      	b.n	8007f44 <_printf_float+0x2b8>
 8007f66:	bf00      	nop
 8007f68:	7fefffff 	.word	0x7fefffff
 8007f6c:	0800b408 	.word	0x0800b408
 8007f70:	0800b40c 	.word	0x0800b40c
 8007f74:	0800b414 	.word	0x0800b414
 8007f78:	0800b410 	.word	0x0800b410
 8007f7c:	0800b418 	.word	0x0800b418
 8007f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007f82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f84:	429a      	cmp	r2, r3
 8007f86:	bfa8      	it	ge
 8007f88:	461a      	movge	r2, r3
 8007f8a:	2a00      	cmp	r2, #0
 8007f8c:	4691      	mov	r9, r2
 8007f8e:	dc37      	bgt.n	8008000 <_printf_float+0x374>
 8007f90:	f04f 0b00 	mov.w	fp, #0
 8007f94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007f98:	f104 021a 	add.w	r2, r4, #26
 8007f9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007f9e:	9305      	str	r3, [sp, #20]
 8007fa0:	eba3 0309 	sub.w	r3, r3, r9
 8007fa4:	455b      	cmp	r3, fp
 8007fa6:	dc33      	bgt.n	8008010 <_printf_float+0x384>
 8007fa8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fac:	429a      	cmp	r2, r3
 8007fae:	db3b      	blt.n	8008028 <_printf_float+0x39c>
 8007fb0:	6823      	ldr	r3, [r4, #0]
 8007fb2:	07da      	lsls	r2, r3, #31
 8007fb4:	d438      	bmi.n	8008028 <_printf_float+0x39c>
 8007fb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007fb8:	9a05      	ldr	r2, [sp, #20]
 8007fba:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007fbc:	1a9a      	subs	r2, r3, r2
 8007fbe:	eba3 0901 	sub.w	r9, r3, r1
 8007fc2:	4591      	cmp	r9, r2
 8007fc4:	bfa8      	it	ge
 8007fc6:	4691      	movge	r9, r2
 8007fc8:	f1b9 0f00 	cmp.w	r9, #0
 8007fcc:	dc35      	bgt.n	800803a <_printf_float+0x3ae>
 8007fce:	f04f 0800 	mov.w	r8, #0
 8007fd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007fd6:	f104 0a1a 	add.w	sl, r4, #26
 8007fda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007fde:	1a9b      	subs	r3, r3, r2
 8007fe0:	eba3 0309 	sub.w	r3, r3, r9
 8007fe4:	4543      	cmp	r3, r8
 8007fe6:	f77f af79 	ble.w	8007edc <_printf_float+0x250>
 8007fea:	2301      	movs	r3, #1
 8007fec:	4652      	mov	r2, sl
 8007fee:	4631      	mov	r1, r6
 8007ff0:	4628      	mov	r0, r5
 8007ff2:	47b8      	blx	r7
 8007ff4:	3001      	adds	r0, #1
 8007ff6:	f43f aeaa 	beq.w	8007d4e <_printf_float+0xc2>
 8007ffa:	f108 0801 	add.w	r8, r8, #1
 8007ffe:	e7ec      	b.n	8007fda <_printf_float+0x34e>
 8008000:	4613      	mov	r3, r2
 8008002:	4631      	mov	r1, r6
 8008004:	4642      	mov	r2, r8
 8008006:	4628      	mov	r0, r5
 8008008:	47b8      	blx	r7
 800800a:	3001      	adds	r0, #1
 800800c:	d1c0      	bne.n	8007f90 <_printf_float+0x304>
 800800e:	e69e      	b.n	8007d4e <_printf_float+0xc2>
 8008010:	2301      	movs	r3, #1
 8008012:	4631      	mov	r1, r6
 8008014:	4628      	mov	r0, r5
 8008016:	9205      	str	r2, [sp, #20]
 8008018:	47b8      	blx	r7
 800801a:	3001      	adds	r0, #1
 800801c:	f43f ae97 	beq.w	8007d4e <_printf_float+0xc2>
 8008020:	9a05      	ldr	r2, [sp, #20]
 8008022:	f10b 0b01 	add.w	fp, fp, #1
 8008026:	e7b9      	b.n	8007f9c <_printf_float+0x310>
 8008028:	ee18 3a10 	vmov	r3, s16
 800802c:	4652      	mov	r2, sl
 800802e:	4631      	mov	r1, r6
 8008030:	4628      	mov	r0, r5
 8008032:	47b8      	blx	r7
 8008034:	3001      	adds	r0, #1
 8008036:	d1be      	bne.n	8007fb6 <_printf_float+0x32a>
 8008038:	e689      	b.n	8007d4e <_printf_float+0xc2>
 800803a:	9a05      	ldr	r2, [sp, #20]
 800803c:	464b      	mov	r3, r9
 800803e:	4442      	add	r2, r8
 8008040:	4631      	mov	r1, r6
 8008042:	4628      	mov	r0, r5
 8008044:	47b8      	blx	r7
 8008046:	3001      	adds	r0, #1
 8008048:	d1c1      	bne.n	8007fce <_printf_float+0x342>
 800804a:	e680      	b.n	8007d4e <_printf_float+0xc2>
 800804c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800804e:	2a01      	cmp	r2, #1
 8008050:	dc01      	bgt.n	8008056 <_printf_float+0x3ca>
 8008052:	07db      	lsls	r3, r3, #31
 8008054:	d538      	bpl.n	80080c8 <_printf_float+0x43c>
 8008056:	2301      	movs	r3, #1
 8008058:	4642      	mov	r2, r8
 800805a:	4631      	mov	r1, r6
 800805c:	4628      	mov	r0, r5
 800805e:	47b8      	blx	r7
 8008060:	3001      	adds	r0, #1
 8008062:	f43f ae74 	beq.w	8007d4e <_printf_float+0xc2>
 8008066:	ee18 3a10 	vmov	r3, s16
 800806a:	4652      	mov	r2, sl
 800806c:	4631      	mov	r1, r6
 800806e:	4628      	mov	r0, r5
 8008070:	47b8      	blx	r7
 8008072:	3001      	adds	r0, #1
 8008074:	f43f ae6b 	beq.w	8007d4e <_printf_float+0xc2>
 8008078:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800807c:	2200      	movs	r2, #0
 800807e:	2300      	movs	r3, #0
 8008080:	f7f8 fd22 	bl	8000ac8 <__aeabi_dcmpeq>
 8008084:	b9d8      	cbnz	r0, 80080be <_printf_float+0x432>
 8008086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008088:	f108 0201 	add.w	r2, r8, #1
 800808c:	3b01      	subs	r3, #1
 800808e:	4631      	mov	r1, r6
 8008090:	4628      	mov	r0, r5
 8008092:	47b8      	blx	r7
 8008094:	3001      	adds	r0, #1
 8008096:	d10e      	bne.n	80080b6 <_printf_float+0x42a>
 8008098:	e659      	b.n	8007d4e <_printf_float+0xc2>
 800809a:	2301      	movs	r3, #1
 800809c:	4652      	mov	r2, sl
 800809e:	4631      	mov	r1, r6
 80080a0:	4628      	mov	r0, r5
 80080a2:	47b8      	blx	r7
 80080a4:	3001      	adds	r0, #1
 80080a6:	f43f ae52 	beq.w	8007d4e <_printf_float+0xc2>
 80080aa:	f108 0801 	add.w	r8, r8, #1
 80080ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080b0:	3b01      	subs	r3, #1
 80080b2:	4543      	cmp	r3, r8
 80080b4:	dcf1      	bgt.n	800809a <_printf_float+0x40e>
 80080b6:	464b      	mov	r3, r9
 80080b8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80080bc:	e6dc      	b.n	8007e78 <_printf_float+0x1ec>
 80080be:	f04f 0800 	mov.w	r8, #0
 80080c2:	f104 0a1a 	add.w	sl, r4, #26
 80080c6:	e7f2      	b.n	80080ae <_printf_float+0x422>
 80080c8:	2301      	movs	r3, #1
 80080ca:	4642      	mov	r2, r8
 80080cc:	e7df      	b.n	800808e <_printf_float+0x402>
 80080ce:	2301      	movs	r3, #1
 80080d0:	464a      	mov	r2, r9
 80080d2:	4631      	mov	r1, r6
 80080d4:	4628      	mov	r0, r5
 80080d6:	47b8      	blx	r7
 80080d8:	3001      	adds	r0, #1
 80080da:	f43f ae38 	beq.w	8007d4e <_printf_float+0xc2>
 80080de:	f108 0801 	add.w	r8, r8, #1
 80080e2:	68e3      	ldr	r3, [r4, #12]
 80080e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080e6:	1a5b      	subs	r3, r3, r1
 80080e8:	4543      	cmp	r3, r8
 80080ea:	dcf0      	bgt.n	80080ce <_printf_float+0x442>
 80080ec:	e6fa      	b.n	8007ee4 <_printf_float+0x258>
 80080ee:	f04f 0800 	mov.w	r8, #0
 80080f2:	f104 0919 	add.w	r9, r4, #25
 80080f6:	e7f4      	b.n	80080e2 <_printf_float+0x456>

080080f8 <_printf_common>:
 80080f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080fc:	4616      	mov	r6, r2
 80080fe:	4699      	mov	r9, r3
 8008100:	688a      	ldr	r2, [r1, #8]
 8008102:	690b      	ldr	r3, [r1, #16]
 8008104:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008108:	4293      	cmp	r3, r2
 800810a:	bfb8      	it	lt
 800810c:	4613      	movlt	r3, r2
 800810e:	6033      	str	r3, [r6, #0]
 8008110:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008114:	4607      	mov	r7, r0
 8008116:	460c      	mov	r4, r1
 8008118:	b10a      	cbz	r2, 800811e <_printf_common+0x26>
 800811a:	3301      	adds	r3, #1
 800811c:	6033      	str	r3, [r6, #0]
 800811e:	6823      	ldr	r3, [r4, #0]
 8008120:	0699      	lsls	r1, r3, #26
 8008122:	bf42      	ittt	mi
 8008124:	6833      	ldrmi	r3, [r6, #0]
 8008126:	3302      	addmi	r3, #2
 8008128:	6033      	strmi	r3, [r6, #0]
 800812a:	6825      	ldr	r5, [r4, #0]
 800812c:	f015 0506 	ands.w	r5, r5, #6
 8008130:	d106      	bne.n	8008140 <_printf_common+0x48>
 8008132:	f104 0a19 	add.w	sl, r4, #25
 8008136:	68e3      	ldr	r3, [r4, #12]
 8008138:	6832      	ldr	r2, [r6, #0]
 800813a:	1a9b      	subs	r3, r3, r2
 800813c:	42ab      	cmp	r3, r5
 800813e:	dc26      	bgt.n	800818e <_printf_common+0x96>
 8008140:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008144:	1e13      	subs	r3, r2, #0
 8008146:	6822      	ldr	r2, [r4, #0]
 8008148:	bf18      	it	ne
 800814a:	2301      	movne	r3, #1
 800814c:	0692      	lsls	r2, r2, #26
 800814e:	d42b      	bmi.n	80081a8 <_printf_common+0xb0>
 8008150:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008154:	4649      	mov	r1, r9
 8008156:	4638      	mov	r0, r7
 8008158:	47c0      	blx	r8
 800815a:	3001      	adds	r0, #1
 800815c:	d01e      	beq.n	800819c <_printf_common+0xa4>
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	68e5      	ldr	r5, [r4, #12]
 8008162:	6832      	ldr	r2, [r6, #0]
 8008164:	f003 0306 	and.w	r3, r3, #6
 8008168:	2b04      	cmp	r3, #4
 800816a:	bf08      	it	eq
 800816c:	1aad      	subeq	r5, r5, r2
 800816e:	68a3      	ldr	r3, [r4, #8]
 8008170:	6922      	ldr	r2, [r4, #16]
 8008172:	bf0c      	ite	eq
 8008174:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008178:	2500      	movne	r5, #0
 800817a:	4293      	cmp	r3, r2
 800817c:	bfc4      	itt	gt
 800817e:	1a9b      	subgt	r3, r3, r2
 8008180:	18ed      	addgt	r5, r5, r3
 8008182:	2600      	movs	r6, #0
 8008184:	341a      	adds	r4, #26
 8008186:	42b5      	cmp	r5, r6
 8008188:	d11a      	bne.n	80081c0 <_printf_common+0xc8>
 800818a:	2000      	movs	r0, #0
 800818c:	e008      	b.n	80081a0 <_printf_common+0xa8>
 800818e:	2301      	movs	r3, #1
 8008190:	4652      	mov	r2, sl
 8008192:	4649      	mov	r1, r9
 8008194:	4638      	mov	r0, r7
 8008196:	47c0      	blx	r8
 8008198:	3001      	adds	r0, #1
 800819a:	d103      	bne.n	80081a4 <_printf_common+0xac>
 800819c:	f04f 30ff 	mov.w	r0, #4294967295
 80081a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081a4:	3501      	adds	r5, #1
 80081a6:	e7c6      	b.n	8008136 <_printf_common+0x3e>
 80081a8:	18e1      	adds	r1, r4, r3
 80081aa:	1c5a      	adds	r2, r3, #1
 80081ac:	2030      	movs	r0, #48	; 0x30
 80081ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081b2:	4422      	add	r2, r4
 80081b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80081b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80081bc:	3302      	adds	r3, #2
 80081be:	e7c7      	b.n	8008150 <_printf_common+0x58>
 80081c0:	2301      	movs	r3, #1
 80081c2:	4622      	mov	r2, r4
 80081c4:	4649      	mov	r1, r9
 80081c6:	4638      	mov	r0, r7
 80081c8:	47c0      	blx	r8
 80081ca:	3001      	adds	r0, #1
 80081cc:	d0e6      	beq.n	800819c <_printf_common+0xa4>
 80081ce:	3601      	adds	r6, #1
 80081d0:	e7d9      	b.n	8008186 <_printf_common+0x8e>
	...

080081d4 <_printf_i>:
 80081d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80081d8:	7e0f      	ldrb	r7, [r1, #24]
 80081da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80081dc:	2f78      	cmp	r7, #120	; 0x78
 80081de:	4691      	mov	r9, r2
 80081e0:	4680      	mov	r8, r0
 80081e2:	460c      	mov	r4, r1
 80081e4:	469a      	mov	sl, r3
 80081e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80081ea:	d807      	bhi.n	80081fc <_printf_i+0x28>
 80081ec:	2f62      	cmp	r7, #98	; 0x62
 80081ee:	d80a      	bhi.n	8008206 <_printf_i+0x32>
 80081f0:	2f00      	cmp	r7, #0
 80081f2:	f000 80d8 	beq.w	80083a6 <_printf_i+0x1d2>
 80081f6:	2f58      	cmp	r7, #88	; 0x58
 80081f8:	f000 80a3 	beq.w	8008342 <_printf_i+0x16e>
 80081fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008200:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008204:	e03a      	b.n	800827c <_printf_i+0xa8>
 8008206:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800820a:	2b15      	cmp	r3, #21
 800820c:	d8f6      	bhi.n	80081fc <_printf_i+0x28>
 800820e:	a101      	add	r1, pc, #4	; (adr r1, 8008214 <_printf_i+0x40>)
 8008210:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008214:	0800826d 	.word	0x0800826d
 8008218:	08008281 	.word	0x08008281
 800821c:	080081fd 	.word	0x080081fd
 8008220:	080081fd 	.word	0x080081fd
 8008224:	080081fd 	.word	0x080081fd
 8008228:	080081fd 	.word	0x080081fd
 800822c:	08008281 	.word	0x08008281
 8008230:	080081fd 	.word	0x080081fd
 8008234:	080081fd 	.word	0x080081fd
 8008238:	080081fd 	.word	0x080081fd
 800823c:	080081fd 	.word	0x080081fd
 8008240:	0800838d 	.word	0x0800838d
 8008244:	080082b1 	.word	0x080082b1
 8008248:	0800836f 	.word	0x0800836f
 800824c:	080081fd 	.word	0x080081fd
 8008250:	080081fd 	.word	0x080081fd
 8008254:	080083af 	.word	0x080083af
 8008258:	080081fd 	.word	0x080081fd
 800825c:	080082b1 	.word	0x080082b1
 8008260:	080081fd 	.word	0x080081fd
 8008264:	080081fd 	.word	0x080081fd
 8008268:	08008377 	.word	0x08008377
 800826c:	682b      	ldr	r3, [r5, #0]
 800826e:	1d1a      	adds	r2, r3, #4
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	602a      	str	r2, [r5, #0]
 8008274:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008278:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800827c:	2301      	movs	r3, #1
 800827e:	e0a3      	b.n	80083c8 <_printf_i+0x1f4>
 8008280:	6820      	ldr	r0, [r4, #0]
 8008282:	6829      	ldr	r1, [r5, #0]
 8008284:	0606      	lsls	r6, r0, #24
 8008286:	f101 0304 	add.w	r3, r1, #4
 800828a:	d50a      	bpl.n	80082a2 <_printf_i+0xce>
 800828c:	680e      	ldr	r6, [r1, #0]
 800828e:	602b      	str	r3, [r5, #0]
 8008290:	2e00      	cmp	r6, #0
 8008292:	da03      	bge.n	800829c <_printf_i+0xc8>
 8008294:	232d      	movs	r3, #45	; 0x2d
 8008296:	4276      	negs	r6, r6
 8008298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800829c:	485e      	ldr	r0, [pc, #376]	; (8008418 <_printf_i+0x244>)
 800829e:	230a      	movs	r3, #10
 80082a0:	e019      	b.n	80082d6 <_printf_i+0x102>
 80082a2:	680e      	ldr	r6, [r1, #0]
 80082a4:	602b      	str	r3, [r5, #0]
 80082a6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80082aa:	bf18      	it	ne
 80082ac:	b236      	sxthne	r6, r6
 80082ae:	e7ef      	b.n	8008290 <_printf_i+0xbc>
 80082b0:	682b      	ldr	r3, [r5, #0]
 80082b2:	6820      	ldr	r0, [r4, #0]
 80082b4:	1d19      	adds	r1, r3, #4
 80082b6:	6029      	str	r1, [r5, #0]
 80082b8:	0601      	lsls	r1, r0, #24
 80082ba:	d501      	bpl.n	80082c0 <_printf_i+0xec>
 80082bc:	681e      	ldr	r6, [r3, #0]
 80082be:	e002      	b.n	80082c6 <_printf_i+0xf2>
 80082c0:	0646      	lsls	r6, r0, #25
 80082c2:	d5fb      	bpl.n	80082bc <_printf_i+0xe8>
 80082c4:	881e      	ldrh	r6, [r3, #0]
 80082c6:	4854      	ldr	r0, [pc, #336]	; (8008418 <_printf_i+0x244>)
 80082c8:	2f6f      	cmp	r7, #111	; 0x6f
 80082ca:	bf0c      	ite	eq
 80082cc:	2308      	moveq	r3, #8
 80082ce:	230a      	movne	r3, #10
 80082d0:	2100      	movs	r1, #0
 80082d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80082d6:	6865      	ldr	r5, [r4, #4]
 80082d8:	60a5      	str	r5, [r4, #8]
 80082da:	2d00      	cmp	r5, #0
 80082dc:	bfa2      	ittt	ge
 80082de:	6821      	ldrge	r1, [r4, #0]
 80082e0:	f021 0104 	bicge.w	r1, r1, #4
 80082e4:	6021      	strge	r1, [r4, #0]
 80082e6:	b90e      	cbnz	r6, 80082ec <_printf_i+0x118>
 80082e8:	2d00      	cmp	r5, #0
 80082ea:	d04d      	beq.n	8008388 <_printf_i+0x1b4>
 80082ec:	4615      	mov	r5, r2
 80082ee:	fbb6 f1f3 	udiv	r1, r6, r3
 80082f2:	fb03 6711 	mls	r7, r3, r1, r6
 80082f6:	5dc7      	ldrb	r7, [r0, r7]
 80082f8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80082fc:	4637      	mov	r7, r6
 80082fe:	42bb      	cmp	r3, r7
 8008300:	460e      	mov	r6, r1
 8008302:	d9f4      	bls.n	80082ee <_printf_i+0x11a>
 8008304:	2b08      	cmp	r3, #8
 8008306:	d10b      	bne.n	8008320 <_printf_i+0x14c>
 8008308:	6823      	ldr	r3, [r4, #0]
 800830a:	07de      	lsls	r6, r3, #31
 800830c:	d508      	bpl.n	8008320 <_printf_i+0x14c>
 800830e:	6923      	ldr	r3, [r4, #16]
 8008310:	6861      	ldr	r1, [r4, #4]
 8008312:	4299      	cmp	r1, r3
 8008314:	bfde      	ittt	le
 8008316:	2330      	movle	r3, #48	; 0x30
 8008318:	f805 3c01 	strble.w	r3, [r5, #-1]
 800831c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008320:	1b52      	subs	r2, r2, r5
 8008322:	6122      	str	r2, [r4, #16]
 8008324:	f8cd a000 	str.w	sl, [sp]
 8008328:	464b      	mov	r3, r9
 800832a:	aa03      	add	r2, sp, #12
 800832c:	4621      	mov	r1, r4
 800832e:	4640      	mov	r0, r8
 8008330:	f7ff fee2 	bl	80080f8 <_printf_common>
 8008334:	3001      	adds	r0, #1
 8008336:	d14c      	bne.n	80083d2 <_printf_i+0x1fe>
 8008338:	f04f 30ff 	mov.w	r0, #4294967295
 800833c:	b004      	add	sp, #16
 800833e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008342:	4835      	ldr	r0, [pc, #212]	; (8008418 <_printf_i+0x244>)
 8008344:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008348:	6829      	ldr	r1, [r5, #0]
 800834a:	6823      	ldr	r3, [r4, #0]
 800834c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008350:	6029      	str	r1, [r5, #0]
 8008352:	061d      	lsls	r5, r3, #24
 8008354:	d514      	bpl.n	8008380 <_printf_i+0x1ac>
 8008356:	07df      	lsls	r7, r3, #31
 8008358:	bf44      	itt	mi
 800835a:	f043 0320 	orrmi.w	r3, r3, #32
 800835e:	6023      	strmi	r3, [r4, #0]
 8008360:	b91e      	cbnz	r6, 800836a <_printf_i+0x196>
 8008362:	6823      	ldr	r3, [r4, #0]
 8008364:	f023 0320 	bic.w	r3, r3, #32
 8008368:	6023      	str	r3, [r4, #0]
 800836a:	2310      	movs	r3, #16
 800836c:	e7b0      	b.n	80082d0 <_printf_i+0xfc>
 800836e:	6823      	ldr	r3, [r4, #0]
 8008370:	f043 0320 	orr.w	r3, r3, #32
 8008374:	6023      	str	r3, [r4, #0]
 8008376:	2378      	movs	r3, #120	; 0x78
 8008378:	4828      	ldr	r0, [pc, #160]	; (800841c <_printf_i+0x248>)
 800837a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800837e:	e7e3      	b.n	8008348 <_printf_i+0x174>
 8008380:	0659      	lsls	r1, r3, #25
 8008382:	bf48      	it	mi
 8008384:	b2b6      	uxthmi	r6, r6
 8008386:	e7e6      	b.n	8008356 <_printf_i+0x182>
 8008388:	4615      	mov	r5, r2
 800838a:	e7bb      	b.n	8008304 <_printf_i+0x130>
 800838c:	682b      	ldr	r3, [r5, #0]
 800838e:	6826      	ldr	r6, [r4, #0]
 8008390:	6961      	ldr	r1, [r4, #20]
 8008392:	1d18      	adds	r0, r3, #4
 8008394:	6028      	str	r0, [r5, #0]
 8008396:	0635      	lsls	r5, r6, #24
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	d501      	bpl.n	80083a0 <_printf_i+0x1cc>
 800839c:	6019      	str	r1, [r3, #0]
 800839e:	e002      	b.n	80083a6 <_printf_i+0x1d2>
 80083a0:	0670      	lsls	r0, r6, #25
 80083a2:	d5fb      	bpl.n	800839c <_printf_i+0x1c8>
 80083a4:	8019      	strh	r1, [r3, #0]
 80083a6:	2300      	movs	r3, #0
 80083a8:	6123      	str	r3, [r4, #16]
 80083aa:	4615      	mov	r5, r2
 80083ac:	e7ba      	b.n	8008324 <_printf_i+0x150>
 80083ae:	682b      	ldr	r3, [r5, #0]
 80083b0:	1d1a      	adds	r2, r3, #4
 80083b2:	602a      	str	r2, [r5, #0]
 80083b4:	681d      	ldr	r5, [r3, #0]
 80083b6:	6862      	ldr	r2, [r4, #4]
 80083b8:	2100      	movs	r1, #0
 80083ba:	4628      	mov	r0, r5
 80083bc:	f7f7 ff10 	bl	80001e0 <memchr>
 80083c0:	b108      	cbz	r0, 80083c6 <_printf_i+0x1f2>
 80083c2:	1b40      	subs	r0, r0, r5
 80083c4:	6060      	str	r0, [r4, #4]
 80083c6:	6863      	ldr	r3, [r4, #4]
 80083c8:	6123      	str	r3, [r4, #16]
 80083ca:	2300      	movs	r3, #0
 80083cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083d0:	e7a8      	b.n	8008324 <_printf_i+0x150>
 80083d2:	6923      	ldr	r3, [r4, #16]
 80083d4:	462a      	mov	r2, r5
 80083d6:	4649      	mov	r1, r9
 80083d8:	4640      	mov	r0, r8
 80083da:	47d0      	blx	sl
 80083dc:	3001      	adds	r0, #1
 80083de:	d0ab      	beq.n	8008338 <_printf_i+0x164>
 80083e0:	6823      	ldr	r3, [r4, #0]
 80083e2:	079b      	lsls	r3, r3, #30
 80083e4:	d413      	bmi.n	800840e <_printf_i+0x23a>
 80083e6:	68e0      	ldr	r0, [r4, #12]
 80083e8:	9b03      	ldr	r3, [sp, #12]
 80083ea:	4298      	cmp	r0, r3
 80083ec:	bfb8      	it	lt
 80083ee:	4618      	movlt	r0, r3
 80083f0:	e7a4      	b.n	800833c <_printf_i+0x168>
 80083f2:	2301      	movs	r3, #1
 80083f4:	4632      	mov	r2, r6
 80083f6:	4649      	mov	r1, r9
 80083f8:	4640      	mov	r0, r8
 80083fa:	47d0      	blx	sl
 80083fc:	3001      	adds	r0, #1
 80083fe:	d09b      	beq.n	8008338 <_printf_i+0x164>
 8008400:	3501      	adds	r5, #1
 8008402:	68e3      	ldr	r3, [r4, #12]
 8008404:	9903      	ldr	r1, [sp, #12]
 8008406:	1a5b      	subs	r3, r3, r1
 8008408:	42ab      	cmp	r3, r5
 800840a:	dcf2      	bgt.n	80083f2 <_printf_i+0x21e>
 800840c:	e7eb      	b.n	80083e6 <_printf_i+0x212>
 800840e:	2500      	movs	r5, #0
 8008410:	f104 0619 	add.w	r6, r4, #25
 8008414:	e7f5      	b.n	8008402 <_printf_i+0x22e>
 8008416:	bf00      	nop
 8008418:	0800b41a 	.word	0x0800b41a
 800841c:	0800b42b 	.word	0x0800b42b

08008420 <iprintf>:
 8008420:	b40f      	push	{r0, r1, r2, r3}
 8008422:	4b0a      	ldr	r3, [pc, #40]	; (800844c <iprintf+0x2c>)
 8008424:	b513      	push	{r0, r1, r4, lr}
 8008426:	681c      	ldr	r4, [r3, #0]
 8008428:	b124      	cbz	r4, 8008434 <iprintf+0x14>
 800842a:	69a3      	ldr	r3, [r4, #24]
 800842c:	b913      	cbnz	r3, 8008434 <iprintf+0x14>
 800842e:	4620      	mov	r0, r4
 8008430:	f001 f8da 	bl	80095e8 <__sinit>
 8008434:	ab05      	add	r3, sp, #20
 8008436:	9a04      	ldr	r2, [sp, #16]
 8008438:	68a1      	ldr	r1, [r4, #8]
 800843a:	9301      	str	r3, [sp, #4]
 800843c:	4620      	mov	r0, r4
 800843e:	f001 fe97 	bl	800a170 <_vfiprintf_r>
 8008442:	b002      	add	sp, #8
 8008444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008448:	b004      	add	sp, #16
 800844a:	4770      	bx	lr
 800844c:	2000004c 	.word	0x2000004c

08008450 <_puts_r>:
 8008450:	b570      	push	{r4, r5, r6, lr}
 8008452:	460e      	mov	r6, r1
 8008454:	4605      	mov	r5, r0
 8008456:	b118      	cbz	r0, 8008460 <_puts_r+0x10>
 8008458:	6983      	ldr	r3, [r0, #24]
 800845a:	b90b      	cbnz	r3, 8008460 <_puts_r+0x10>
 800845c:	f001 f8c4 	bl	80095e8 <__sinit>
 8008460:	69ab      	ldr	r3, [r5, #24]
 8008462:	68ac      	ldr	r4, [r5, #8]
 8008464:	b913      	cbnz	r3, 800846c <_puts_r+0x1c>
 8008466:	4628      	mov	r0, r5
 8008468:	f001 f8be 	bl	80095e8 <__sinit>
 800846c:	4b2c      	ldr	r3, [pc, #176]	; (8008520 <_puts_r+0xd0>)
 800846e:	429c      	cmp	r4, r3
 8008470:	d120      	bne.n	80084b4 <_puts_r+0x64>
 8008472:	686c      	ldr	r4, [r5, #4]
 8008474:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008476:	07db      	lsls	r3, r3, #31
 8008478:	d405      	bmi.n	8008486 <_puts_r+0x36>
 800847a:	89a3      	ldrh	r3, [r4, #12]
 800847c:	0598      	lsls	r0, r3, #22
 800847e:	d402      	bmi.n	8008486 <_puts_r+0x36>
 8008480:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008482:	f001 f954 	bl	800972e <__retarget_lock_acquire_recursive>
 8008486:	89a3      	ldrh	r3, [r4, #12]
 8008488:	0719      	lsls	r1, r3, #28
 800848a:	d51d      	bpl.n	80084c8 <_puts_r+0x78>
 800848c:	6923      	ldr	r3, [r4, #16]
 800848e:	b1db      	cbz	r3, 80084c8 <_puts_r+0x78>
 8008490:	3e01      	subs	r6, #1
 8008492:	68a3      	ldr	r3, [r4, #8]
 8008494:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008498:	3b01      	subs	r3, #1
 800849a:	60a3      	str	r3, [r4, #8]
 800849c:	bb39      	cbnz	r1, 80084ee <_puts_r+0x9e>
 800849e:	2b00      	cmp	r3, #0
 80084a0:	da38      	bge.n	8008514 <_puts_r+0xc4>
 80084a2:	4622      	mov	r2, r4
 80084a4:	210a      	movs	r1, #10
 80084a6:	4628      	mov	r0, r5
 80084a8:	f000 f848 	bl	800853c <__swbuf_r>
 80084ac:	3001      	adds	r0, #1
 80084ae:	d011      	beq.n	80084d4 <_puts_r+0x84>
 80084b0:	250a      	movs	r5, #10
 80084b2:	e011      	b.n	80084d8 <_puts_r+0x88>
 80084b4:	4b1b      	ldr	r3, [pc, #108]	; (8008524 <_puts_r+0xd4>)
 80084b6:	429c      	cmp	r4, r3
 80084b8:	d101      	bne.n	80084be <_puts_r+0x6e>
 80084ba:	68ac      	ldr	r4, [r5, #8]
 80084bc:	e7da      	b.n	8008474 <_puts_r+0x24>
 80084be:	4b1a      	ldr	r3, [pc, #104]	; (8008528 <_puts_r+0xd8>)
 80084c0:	429c      	cmp	r4, r3
 80084c2:	bf08      	it	eq
 80084c4:	68ec      	ldreq	r4, [r5, #12]
 80084c6:	e7d5      	b.n	8008474 <_puts_r+0x24>
 80084c8:	4621      	mov	r1, r4
 80084ca:	4628      	mov	r0, r5
 80084cc:	f000 f888 	bl	80085e0 <__swsetup_r>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	d0dd      	beq.n	8008490 <_puts_r+0x40>
 80084d4:	f04f 35ff 	mov.w	r5, #4294967295
 80084d8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80084da:	07da      	lsls	r2, r3, #31
 80084dc:	d405      	bmi.n	80084ea <_puts_r+0x9a>
 80084de:	89a3      	ldrh	r3, [r4, #12]
 80084e0:	059b      	lsls	r3, r3, #22
 80084e2:	d402      	bmi.n	80084ea <_puts_r+0x9a>
 80084e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80084e6:	f001 f923 	bl	8009730 <__retarget_lock_release_recursive>
 80084ea:	4628      	mov	r0, r5
 80084ec:	bd70      	pop	{r4, r5, r6, pc}
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	da04      	bge.n	80084fc <_puts_r+0xac>
 80084f2:	69a2      	ldr	r2, [r4, #24]
 80084f4:	429a      	cmp	r2, r3
 80084f6:	dc06      	bgt.n	8008506 <_puts_r+0xb6>
 80084f8:	290a      	cmp	r1, #10
 80084fa:	d004      	beq.n	8008506 <_puts_r+0xb6>
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	1c5a      	adds	r2, r3, #1
 8008500:	6022      	str	r2, [r4, #0]
 8008502:	7019      	strb	r1, [r3, #0]
 8008504:	e7c5      	b.n	8008492 <_puts_r+0x42>
 8008506:	4622      	mov	r2, r4
 8008508:	4628      	mov	r0, r5
 800850a:	f000 f817 	bl	800853c <__swbuf_r>
 800850e:	3001      	adds	r0, #1
 8008510:	d1bf      	bne.n	8008492 <_puts_r+0x42>
 8008512:	e7df      	b.n	80084d4 <_puts_r+0x84>
 8008514:	6823      	ldr	r3, [r4, #0]
 8008516:	250a      	movs	r5, #10
 8008518:	1c5a      	adds	r2, r3, #1
 800851a:	6022      	str	r2, [r4, #0]
 800851c:	701d      	strb	r5, [r3, #0]
 800851e:	e7db      	b.n	80084d8 <_puts_r+0x88>
 8008520:	0800b4ec 	.word	0x0800b4ec
 8008524:	0800b50c 	.word	0x0800b50c
 8008528:	0800b4cc 	.word	0x0800b4cc

0800852c <puts>:
 800852c:	4b02      	ldr	r3, [pc, #8]	; (8008538 <puts+0xc>)
 800852e:	4601      	mov	r1, r0
 8008530:	6818      	ldr	r0, [r3, #0]
 8008532:	f7ff bf8d 	b.w	8008450 <_puts_r>
 8008536:	bf00      	nop
 8008538:	2000004c 	.word	0x2000004c

0800853c <__swbuf_r>:
 800853c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800853e:	460e      	mov	r6, r1
 8008540:	4614      	mov	r4, r2
 8008542:	4605      	mov	r5, r0
 8008544:	b118      	cbz	r0, 800854e <__swbuf_r+0x12>
 8008546:	6983      	ldr	r3, [r0, #24]
 8008548:	b90b      	cbnz	r3, 800854e <__swbuf_r+0x12>
 800854a:	f001 f84d 	bl	80095e8 <__sinit>
 800854e:	4b21      	ldr	r3, [pc, #132]	; (80085d4 <__swbuf_r+0x98>)
 8008550:	429c      	cmp	r4, r3
 8008552:	d12b      	bne.n	80085ac <__swbuf_r+0x70>
 8008554:	686c      	ldr	r4, [r5, #4]
 8008556:	69a3      	ldr	r3, [r4, #24]
 8008558:	60a3      	str	r3, [r4, #8]
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	071a      	lsls	r2, r3, #28
 800855e:	d52f      	bpl.n	80085c0 <__swbuf_r+0x84>
 8008560:	6923      	ldr	r3, [r4, #16]
 8008562:	b36b      	cbz	r3, 80085c0 <__swbuf_r+0x84>
 8008564:	6923      	ldr	r3, [r4, #16]
 8008566:	6820      	ldr	r0, [r4, #0]
 8008568:	1ac0      	subs	r0, r0, r3
 800856a:	6963      	ldr	r3, [r4, #20]
 800856c:	b2f6      	uxtb	r6, r6
 800856e:	4283      	cmp	r3, r0
 8008570:	4637      	mov	r7, r6
 8008572:	dc04      	bgt.n	800857e <__swbuf_r+0x42>
 8008574:	4621      	mov	r1, r4
 8008576:	4628      	mov	r0, r5
 8008578:	f000 ffa2 	bl	80094c0 <_fflush_r>
 800857c:	bb30      	cbnz	r0, 80085cc <__swbuf_r+0x90>
 800857e:	68a3      	ldr	r3, [r4, #8]
 8008580:	3b01      	subs	r3, #1
 8008582:	60a3      	str	r3, [r4, #8]
 8008584:	6823      	ldr	r3, [r4, #0]
 8008586:	1c5a      	adds	r2, r3, #1
 8008588:	6022      	str	r2, [r4, #0]
 800858a:	701e      	strb	r6, [r3, #0]
 800858c:	6963      	ldr	r3, [r4, #20]
 800858e:	3001      	adds	r0, #1
 8008590:	4283      	cmp	r3, r0
 8008592:	d004      	beq.n	800859e <__swbuf_r+0x62>
 8008594:	89a3      	ldrh	r3, [r4, #12]
 8008596:	07db      	lsls	r3, r3, #31
 8008598:	d506      	bpl.n	80085a8 <__swbuf_r+0x6c>
 800859a:	2e0a      	cmp	r6, #10
 800859c:	d104      	bne.n	80085a8 <__swbuf_r+0x6c>
 800859e:	4621      	mov	r1, r4
 80085a0:	4628      	mov	r0, r5
 80085a2:	f000 ff8d 	bl	80094c0 <_fflush_r>
 80085a6:	b988      	cbnz	r0, 80085cc <__swbuf_r+0x90>
 80085a8:	4638      	mov	r0, r7
 80085aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80085ac:	4b0a      	ldr	r3, [pc, #40]	; (80085d8 <__swbuf_r+0x9c>)
 80085ae:	429c      	cmp	r4, r3
 80085b0:	d101      	bne.n	80085b6 <__swbuf_r+0x7a>
 80085b2:	68ac      	ldr	r4, [r5, #8]
 80085b4:	e7cf      	b.n	8008556 <__swbuf_r+0x1a>
 80085b6:	4b09      	ldr	r3, [pc, #36]	; (80085dc <__swbuf_r+0xa0>)
 80085b8:	429c      	cmp	r4, r3
 80085ba:	bf08      	it	eq
 80085bc:	68ec      	ldreq	r4, [r5, #12]
 80085be:	e7ca      	b.n	8008556 <__swbuf_r+0x1a>
 80085c0:	4621      	mov	r1, r4
 80085c2:	4628      	mov	r0, r5
 80085c4:	f000 f80c 	bl	80085e0 <__swsetup_r>
 80085c8:	2800      	cmp	r0, #0
 80085ca:	d0cb      	beq.n	8008564 <__swbuf_r+0x28>
 80085cc:	f04f 37ff 	mov.w	r7, #4294967295
 80085d0:	e7ea      	b.n	80085a8 <__swbuf_r+0x6c>
 80085d2:	bf00      	nop
 80085d4:	0800b4ec 	.word	0x0800b4ec
 80085d8:	0800b50c 	.word	0x0800b50c
 80085dc:	0800b4cc 	.word	0x0800b4cc

080085e0 <__swsetup_r>:
 80085e0:	4b32      	ldr	r3, [pc, #200]	; (80086ac <__swsetup_r+0xcc>)
 80085e2:	b570      	push	{r4, r5, r6, lr}
 80085e4:	681d      	ldr	r5, [r3, #0]
 80085e6:	4606      	mov	r6, r0
 80085e8:	460c      	mov	r4, r1
 80085ea:	b125      	cbz	r5, 80085f6 <__swsetup_r+0x16>
 80085ec:	69ab      	ldr	r3, [r5, #24]
 80085ee:	b913      	cbnz	r3, 80085f6 <__swsetup_r+0x16>
 80085f0:	4628      	mov	r0, r5
 80085f2:	f000 fff9 	bl	80095e8 <__sinit>
 80085f6:	4b2e      	ldr	r3, [pc, #184]	; (80086b0 <__swsetup_r+0xd0>)
 80085f8:	429c      	cmp	r4, r3
 80085fa:	d10f      	bne.n	800861c <__swsetup_r+0x3c>
 80085fc:	686c      	ldr	r4, [r5, #4]
 80085fe:	89a3      	ldrh	r3, [r4, #12]
 8008600:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008604:	0719      	lsls	r1, r3, #28
 8008606:	d42c      	bmi.n	8008662 <__swsetup_r+0x82>
 8008608:	06dd      	lsls	r5, r3, #27
 800860a:	d411      	bmi.n	8008630 <__swsetup_r+0x50>
 800860c:	2309      	movs	r3, #9
 800860e:	6033      	str	r3, [r6, #0]
 8008610:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008614:	81a3      	strh	r3, [r4, #12]
 8008616:	f04f 30ff 	mov.w	r0, #4294967295
 800861a:	e03e      	b.n	800869a <__swsetup_r+0xba>
 800861c:	4b25      	ldr	r3, [pc, #148]	; (80086b4 <__swsetup_r+0xd4>)
 800861e:	429c      	cmp	r4, r3
 8008620:	d101      	bne.n	8008626 <__swsetup_r+0x46>
 8008622:	68ac      	ldr	r4, [r5, #8]
 8008624:	e7eb      	b.n	80085fe <__swsetup_r+0x1e>
 8008626:	4b24      	ldr	r3, [pc, #144]	; (80086b8 <__swsetup_r+0xd8>)
 8008628:	429c      	cmp	r4, r3
 800862a:	bf08      	it	eq
 800862c:	68ec      	ldreq	r4, [r5, #12]
 800862e:	e7e6      	b.n	80085fe <__swsetup_r+0x1e>
 8008630:	0758      	lsls	r0, r3, #29
 8008632:	d512      	bpl.n	800865a <__swsetup_r+0x7a>
 8008634:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008636:	b141      	cbz	r1, 800864a <__swsetup_r+0x6a>
 8008638:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800863c:	4299      	cmp	r1, r3
 800863e:	d002      	beq.n	8008646 <__swsetup_r+0x66>
 8008640:	4630      	mov	r0, r6
 8008642:	f001 fc8b 	bl	8009f5c <_free_r>
 8008646:	2300      	movs	r3, #0
 8008648:	6363      	str	r3, [r4, #52]	; 0x34
 800864a:	89a3      	ldrh	r3, [r4, #12]
 800864c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008650:	81a3      	strh	r3, [r4, #12]
 8008652:	2300      	movs	r3, #0
 8008654:	6063      	str	r3, [r4, #4]
 8008656:	6923      	ldr	r3, [r4, #16]
 8008658:	6023      	str	r3, [r4, #0]
 800865a:	89a3      	ldrh	r3, [r4, #12]
 800865c:	f043 0308 	orr.w	r3, r3, #8
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	6923      	ldr	r3, [r4, #16]
 8008664:	b94b      	cbnz	r3, 800867a <__swsetup_r+0x9a>
 8008666:	89a3      	ldrh	r3, [r4, #12]
 8008668:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800866c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008670:	d003      	beq.n	800867a <__swsetup_r+0x9a>
 8008672:	4621      	mov	r1, r4
 8008674:	4630      	mov	r0, r6
 8008676:	f001 f881 	bl	800977c <__smakebuf_r>
 800867a:	89a0      	ldrh	r0, [r4, #12]
 800867c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008680:	f010 0301 	ands.w	r3, r0, #1
 8008684:	d00a      	beq.n	800869c <__swsetup_r+0xbc>
 8008686:	2300      	movs	r3, #0
 8008688:	60a3      	str	r3, [r4, #8]
 800868a:	6963      	ldr	r3, [r4, #20]
 800868c:	425b      	negs	r3, r3
 800868e:	61a3      	str	r3, [r4, #24]
 8008690:	6923      	ldr	r3, [r4, #16]
 8008692:	b943      	cbnz	r3, 80086a6 <__swsetup_r+0xc6>
 8008694:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008698:	d1ba      	bne.n	8008610 <__swsetup_r+0x30>
 800869a:	bd70      	pop	{r4, r5, r6, pc}
 800869c:	0781      	lsls	r1, r0, #30
 800869e:	bf58      	it	pl
 80086a0:	6963      	ldrpl	r3, [r4, #20]
 80086a2:	60a3      	str	r3, [r4, #8]
 80086a4:	e7f4      	b.n	8008690 <__swsetup_r+0xb0>
 80086a6:	2000      	movs	r0, #0
 80086a8:	e7f7      	b.n	800869a <__swsetup_r+0xba>
 80086aa:	bf00      	nop
 80086ac:	2000004c 	.word	0x2000004c
 80086b0:	0800b4ec 	.word	0x0800b4ec
 80086b4:	0800b50c 	.word	0x0800b50c
 80086b8:	0800b4cc 	.word	0x0800b4cc

080086bc <quorem>:
 80086bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086c0:	6903      	ldr	r3, [r0, #16]
 80086c2:	690c      	ldr	r4, [r1, #16]
 80086c4:	42a3      	cmp	r3, r4
 80086c6:	4607      	mov	r7, r0
 80086c8:	f2c0 8081 	blt.w	80087ce <quorem+0x112>
 80086cc:	3c01      	subs	r4, #1
 80086ce:	f101 0814 	add.w	r8, r1, #20
 80086d2:	f100 0514 	add.w	r5, r0, #20
 80086d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80086da:	9301      	str	r3, [sp, #4]
 80086dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80086e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80086e4:	3301      	adds	r3, #1
 80086e6:	429a      	cmp	r2, r3
 80086e8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80086ec:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80086f0:	fbb2 f6f3 	udiv	r6, r2, r3
 80086f4:	d331      	bcc.n	800875a <quorem+0x9e>
 80086f6:	f04f 0e00 	mov.w	lr, #0
 80086fa:	4640      	mov	r0, r8
 80086fc:	46ac      	mov	ip, r5
 80086fe:	46f2      	mov	sl, lr
 8008700:	f850 2b04 	ldr.w	r2, [r0], #4
 8008704:	b293      	uxth	r3, r2
 8008706:	fb06 e303 	mla	r3, r6, r3, lr
 800870a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800870e:	b29b      	uxth	r3, r3
 8008710:	ebaa 0303 	sub.w	r3, sl, r3
 8008714:	f8dc a000 	ldr.w	sl, [ip]
 8008718:	0c12      	lsrs	r2, r2, #16
 800871a:	fa13 f38a 	uxtah	r3, r3, sl
 800871e:	fb06 e202 	mla	r2, r6, r2, lr
 8008722:	9300      	str	r3, [sp, #0]
 8008724:	9b00      	ldr	r3, [sp, #0]
 8008726:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800872a:	b292      	uxth	r2, r2
 800872c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008730:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008734:	f8bd 3000 	ldrh.w	r3, [sp]
 8008738:	4581      	cmp	r9, r0
 800873a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800873e:	f84c 3b04 	str.w	r3, [ip], #4
 8008742:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008746:	d2db      	bcs.n	8008700 <quorem+0x44>
 8008748:	f855 300b 	ldr.w	r3, [r5, fp]
 800874c:	b92b      	cbnz	r3, 800875a <quorem+0x9e>
 800874e:	9b01      	ldr	r3, [sp, #4]
 8008750:	3b04      	subs	r3, #4
 8008752:	429d      	cmp	r5, r3
 8008754:	461a      	mov	r2, r3
 8008756:	d32e      	bcc.n	80087b6 <quorem+0xfa>
 8008758:	613c      	str	r4, [r7, #16]
 800875a:	4638      	mov	r0, r7
 800875c:	f001 fae6 	bl	8009d2c <__mcmp>
 8008760:	2800      	cmp	r0, #0
 8008762:	db24      	blt.n	80087ae <quorem+0xf2>
 8008764:	3601      	adds	r6, #1
 8008766:	4628      	mov	r0, r5
 8008768:	f04f 0c00 	mov.w	ip, #0
 800876c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008770:	f8d0 e000 	ldr.w	lr, [r0]
 8008774:	b293      	uxth	r3, r2
 8008776:	ebac 0303 	sub.w	r3, ip, r3
 800877a:	0c12      	lsrs	r2, r2, #16
 800877c:	fa13 f38e 	uxtah	r3, r3, lr
 8008780:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008784:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008788:	b29b      	uxth	r3, r3
 800878a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800878e:	45c1      	cmp	r9, r8
 8008790:	f840 3b04 	str.w	r3, [r0], #4
 8008794:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008798:	d2e8      	bcs.n	800876c <quorem+0xb0>
 800879a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800879e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80087a2:	b922      	cbnz	r2, 80087ae <quorem+0xf2>
 80087a4:	3b04      	subs	r3, #4
 80087a6:	429d      	cmp	r5, r3
 80087a8:	461a      	mov	r2, r3
 80087aa:	d30a      	bcc.n	80087c2 <quorem+0x106>
 80087ac:	613c      	str	r4, [r7, #16]
 80087ae:	4630      	mov	r0, r6
 80087b0:	b003      	add	sp, #12
 80087b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b6:	6812      	ldr	r2, [r2, #0]
 80087b8:	3b04      	subs	r3, #4
 80087ba:	2a00      	cmp	r2, #0
 80087bc:	d1cc      	bne.n	8008758 <quorem+0x9c>
 80087be:	3c01      	subs	r4, #1
 80087c0:	e7c7      	b.n	8008752 <quorem+0x96>
 80087c2:	6812      	ldr	r2, [r2, #0]
 80087c4:	3b04      	subs	r3, #4
 80087c6:	2a00      	cmp	r2, #0
 80087c8:	d1f0      	bne.n	80087ac <quorem+0xf0>
 80087ca:	3c01      	subs	r4, #1
 80087cc:	e7eb      	b.n	80087a6 <quorem+0xea>
 80087ce:	2000      	movs	r0, #0
 80087d0:	e7ee      	b.n	80087b0 <quorem+0xf4>
 80087d2:	0000      	movs	r0, r0
 80087d4:	0000      	movs	r0, r0
	...

080087d8 <_dtoa_r>:
 80087d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087dc:	ed2d 8b04 	vpush	{d8-d9}
 80087e0:	ec57 6b10 	vmov	r6, r7, d0
 80087e4:	b093      	sub	sp, #76	; 0x4c
 80087e6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80087e8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80087ec:	9106      	str	r1, [sp, #24]
 80087ee:	ee10 aa10 	vmov	sl, s0
 80087f2:	4604      	mov	r4, r0
 80087f4:	9209      	str	r2, [sp, #36]	; 0x24
 80087f6:	930c      	str	r3, [sp, #48]	; 0x30
 80087f8:	46bb      	mov	fp, r7
 80087fa:	b975      	cbnz	r5, 800881a <_dtoa_r+0x42>
 80087fc:	2010      	movs	r0, #16
 80087fe:	f000 fffd 	bl	80097fc <malloc>
 8008802:	4602      	mov	r2, r0
 8008804:	6260      	str	r0, [r4, #36]	; 0x24
 8008806:	b920      	cbnz	r0, 8008812 <_dtoa_r+0x3a>
 8008808:	4ba7      	ldr	r3, [pc, #668]	; (8008aa8 <_dtoa_r+0x2d0>)
 800880a:	21ea      	movs	r1, #234	; 0xea
 800880c:	48a7      	ldr	r0, [pc, #668]	; (8008aac <_dtoa_r+0x2d4>)
 800880e:	f001 fe45 	bl	800a49c <__assert_func>
 8008812:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008816:	6005      	str	r5, [r0, #0]
 8008818:	60c5      	str	r5, [r0, #12]
 800881a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800881c:	6819      	ldr	r1, [r3, #0]
 800881e:	b151      	cbz	r1, 8008836 <_dtoa_r+0x5e>
 8008820:	685a      	ldr	r2, [r3, #4]
 8008822:	604a      	str	r2, [r1, #4]
 8008824:	2301      	movs	r3, #1
 8008826:	4093      	lsls	r3, r2
 8008828:	608b      	str	r3, [r1, #8]
 800882a:	4620      	mov	r0, r4
 800882c:	f001 f83c 	bl	80098a8 <_Bfree>
 8008830:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008832:	2200      	movs	r2, #0
 8008834:	601a      	str	r2, [r3, #0]
 8008836:	1e3b      	subs	r3, r7, #0
 8008838:	bfaa      	itet	ge
 800883a:	2300      	movge	r3, #0
 800883c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008840:	f8c8 3000 	strge.w	r3, [r8]
 8008844:	4b9a      	ldr	r3, [pc, #616]	; (8008ab0 <_dtoa_r+0x2d8>)
 8008846:	bfbc      	itt	lt
 8008848:	2201      	movlt	r2, #1
 800884a:	f8c8 2000 	strlt.w	r2, [r8]
 800884e:	ea33 030b 	bics.w	r3, r3, fp
 8008852:	d11b      	bne.n	800888c <_dtoa_r+0xb4>
 8008854:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008856:	f242 730f 	movw	r3, #9999	; 0x270f
 800885a:	6013      	str	r3, [r2, #0]
 800885c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008860:	4333      	orrs	r3, r6
 8008862:	f000 8592 	beq.w	800938a <_dtoa_r+0xbb2>
 8008866:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008868:	b963      	cbnz	r3, 8008884 <_dtoa_r+0xac>
 800886a:	4b92      	ldr	r3, [pc, #584]	; (8008ab4 <_dtoa_r+0x2dc>)
 800886c:	e022      	b.n	80088b4 <_dtoa_r+0xdc>
 800886e:	4b92      	ldr	r3, [pc, #584]	; (8008ab8 <_dtoa_r+0x2e0>)
 8008870:	9301      	str	r3, [sp, #4]
 8008872:	3308      	adds	r3, #8
 8008874:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008876:	6013      	str	r3, [r2, #0]
 8008878:	9801      	ldr	r0, [sp, #4]
 800887a:	b013      	add	sp, #76	; 0x4c
 800887c:	ecbd 8b04 	vpop	{d8-d9}
 8008880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008884:	4b8b      	ldr	r3, [pc, #556]	; (8008ab4 <_dtoa_r+0x2dc>)
 8008886:	9301      	str	r3, [sp, #4]
 8008888:	3303      	adds	r3, #3
 800888a:	e7f3      	b.n	8008874 <_dtoa_r+0x9c>
 800888c:	2200      	movs	r2, #0
 800888e:	2300      	movs	r3, #0
 8008890:	4650      	mov	r0, sl
 8008892:	4659      	mov	r1, fp
 8008894:	f7f8 f918 	bl	8000ac8 <__aeabi_dcmpeq>
 8008898:	ec4b ab19 	vmov	d9, sl, fp
 800889c:	4680      	mov	r8, r0
 800889e:	b158      	cbz	r0, 80088b8 <_dtoa_r+0xe0>
 80088a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088a2:	2301      	movs	r3, #1
 80088a4:	6013      	str	r3, [r2, #0]
 80088a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	f000 856b 	beq.w	8009384 <_dtoa_r+0xbac>
 80088ae:	4883      	ldr	r0, [pc, #524]	; (8008abc <_dtoa_r+0x2e4>)
 80088b0:	6018      	str	r0, [r3, #0]
 80088b2:	1e43      	subs	r3, r0, #1
 80088b4:	9301      	str	r3, [sp, #4]
 80088b6:	e7df      	b.n	8008878 <_dtoa_r+0xa0>
 80088b8:	ec4b ab10 	vmov	d0, sl, fp
 80088bc:	aa10      	add	r2, sp, #64	; 0x40
 80088be:	a911      	add	r1, sp, #68	; 0x44
 80088c0:	4620      	mov	r0, r4
 80088c2:	f001 fad9 	bl	8009e78 <__d2b>
 80088c6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80088ca:	ee08 0a10 	vmov	s16, r0
 80088ce:	2d00      	cmp	r5, #0
 80088d0:	f000 8084 	beq.w	80089dc <_dtoa_r+0x204>
 80088d4:	ee19 3a90 	vmov	r3, s19
 80088d8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80088dc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80088e0:	4656      	mov	r6, sl
 80088e2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80088e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80088ea:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80088ee:	4b74      	ldr	r3, [pc, #464]	; (8008ac0 <_dtoa_r+0x2e8>)
 80088f0:	2200      	movs	r2, #0
 80088f2:	4630      	mov	r0, r6
 80088f4:	4639      	mov	r1, r7
 80088f6:	f7f7 fcc7 	bl	8000288 <__aeabi_dsub>
 80088fa:	a365      	add	r3, pc, #404	; (adr r3, 8008a90 <_dtoa_r+0x2b8>)
 80088fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008900:	f7f7 fe7a 	bl	80005f8 <__aeabi_dmul>
 8008904:	a364      	add	r3, pc, #400	; (adr r3, 8008a98 <_dtoa_r+0x2c0>)
 8008906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800890a:	f7f7 fcbf 	bl	800028c <__adddf3>
 800890e:	4606      	mov	r6, r0
 8008910:	4628      	mov	r0, r5
 8008912:	460f      	mov	r7, r1
 8008914:	f7f7 fe06 	bl	8000524 <__aeabi_i2d>
 8008918:	a361      	add	r3, pc, #388	; (adr r3, 8008aa0 <_dtoa_r+0x2c8>)
 800891a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800891e:	f7f7 fe6b 	bl	80005f8 <__aeabi_dmul>
 8008922:	4602      	mov	r2, r0
 8008924:	460b      	mov	r3, r1
 8008926:	4630      	mov	r0, r6
 8008928:	4639      	mov	r1, r7
 800892a:	f7f7 fcaf 	bl	800028c <__adddf3>
 800892e:	4606      	mov	r6, r0
 8008930:	460f      	mov	r7, r1
 8008932:	f7f8 f911 	bl	8000b58 <__aeabi_d2iz>
 8008936:	2200      	movs	r2, #0
 8008938:	9000      	str	r0, [sp, #0]
 800893a:	2300      	movs	r3, #0
 800893c:	4630      	mov	r0, r6
 800893e:	4639      	mov	r1, r7
 8008940:	f7f8 f8cc 	bl	8000adc <__aeabi_dcmplt>
 8008944:	b150      	cbz	r0, 800895c <_dtoa_r+0x184>
 8008946:	9800      	ldr	r0, [sp, #0]
 8008948:	f7f7 fdec 	bl	8000524 <__aeabi_i2d>
 800894c:	4632      	mov	r2, r6
 800894e:	463b      	mov	r3, r7
 8008950:	f7f8 f8ba 	bl	8000ac8 <__aeabi_dcmpeq>
 8008954:	b910      	cbnz	r0, 800895c <_dtoa_r+0x184>
 8008956:	9b00      	ldr	r3, [sp, #0]
 8008958:	3b01      	subs	r3, #1
 800895a:	9300      	str	r3, [sp, #0]
 800895c:	9b00      	ldr	r3, [sp, #0]
 800895e:	2b16      	cmp	r3, #22
 8008960:	d85a      	bhi.n	8008a18 <_dtoa_r+0x240>
 8008962:	9a00      	ldr	r2, [sp, #0]
 8008964:	4b57      	ldr	r3, [pc, #348]	; (8008ac4 <_dtoa_r+0x2ec>)
 8008966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800896a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896e:	ec51 0b19 	vmov	r0, r1, d9
 8008972:	f7f8 f8b3 	bl	8000adc <__aeabi_dcmplt>
 8008976:	2800      	cmp	r0, #0
 8008978:	d050      	beq.n	8008a1c <_dtoa_r+0x244>
 800897a:	9b00      	ldr	r3, [sp, #0]
 800897c:	3b01      	subs	r3, #1
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	2300      	movs	r3, #0
 8008982:	930b      	str	r3, [sp, #44]	; 0x2c
 8008984:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008986:	1b5d      	subs	r5, r3, r5
 8008988:	1e6b      	subs	r3, r5, #1
 800898a:	9305      	str	r3, [sp, #20]
 800898c:	bf45      	ittet	mi
 800898e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008992:	9304      	strmi	r3, [sp, #16]
 8008994:	2300      	movpl	r3, #0
 8008996:	2300      	movmi	r3, #0
 8008998:	bf4c      	ite	mi
 800899a:	9305      	strmi	r3, [sp, #20]
 800899c:	9304      	strpl	r3, [sp, #16]
 800899e:	9b00      	ldr	r3, [sp, #0]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	db3d      	blt.n	8008a20 <_dtoa_r+0x248>
 80089a4:	9b05      	ldr	r3, [sp, #20]
 80089a6:	9a00      	ldr	r2, [sp, #0]
 80089a8:	920a      	str	r2, [sp, #40]	; 0x28
 80089aa:	4413      	add	r3, r2
 80089ac:	9305      	str	r3, [sp, #20]
 80089ae:	2300      	movs	r3, #0
 80089b0:	9307      	str	r3, [sp, #28]
 80089b2:	9b06      	ldr	r3, [sp, #24]
 80089b4:	2b09      	cmp	r3, #9
 80089b6:	f200 8089 	bhi.w	8008acc <_dtoa_r+0x2f4>
 80089ba:	2b05      	cmp	r3, #5
 80089bc:	bfc4      	itt	gt
 80089be:	3b04      	subgt	r3, #4
 80089c0:	9306      	strgt	r3, [sp, #24]
 80089c2:	9b06      	ldr	r3, [sp, #24]
 80089c4:	f1a3 0302 	sub.w	r3, r3, #2
 80089c8:	bfcc      	ite	gt
 80089ca:	2500      	movgt	r5, #0
 80089cc:	2501      	movle	r5, #1
 80089ce:	2b03      	cmp	r3, #3
 80089d0:	f200 8087 	bhi.w	8008ae2 <_dtoa_r+0x30a>
 80089d4:	e8df f003 	tbb	[pc, r3]
 80089d8:	59383a2d 	.word	0x59383a2d
 80089dc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80089e0:	441d      	add	r5, r3
 80089e2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80089e6:	2b20      	cmp	r3, #32
 80089e8:	bfc1      	itttt	gt
 80089ea:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80089ee:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80089f2:	fa0b f303 	lslgt.w	r3, fp, r3
 80089f6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80089fa:	bfda      	itte	le
 80089fc:	f1c3 0320 	rsble	r3, r3, #32
 8008a00:	fa06 f003 	lslle.w	r0, r6, r3
 8008a04:	4318      	orrgt	r0, r3
 8008a06:	f7f7 fd7d 	bl	8000504 <__aeabi_ui2d>
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008a12:	3d01      	subs	r5, #1
 8008a14:	930e      	str	r3, [sp, #56]	; 0x38
 8008a16:	e76a      	b.n	80088ee <_dtoa_r+0x116>
 8008a18:	2301      	movs	r3, #1
 8008a1a:	e7b2      	b.n	8008982 <_dtoa_r+0x1aa>
 8008a1c:	900b      	str	r0, [sp, #44]	; 0x2c
 8008a1e:	e7b1      	b.n	8008984 <_dtoa_r+0x1ac>
 8008a20:	9b04      	ldr	r3, [sp, #16]
 8008a22:	9a00      	ldr	r2, [sp, #0]
 8008a24:	1a9b      	subs	r3, r3, r2
 8008a26:	9304      	str	r3, [sp, #16]
 8008a28:	4253      	negs	r3, r2
 8008a2a:	9307      	str	r3, [sp, #28]
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	930a      	str	r3, [sp, #40]	; 0x28
 8008a30:	e7bf      	b.n	80089b2 <_dtoa_r+0x1da>
 8008a32:	2300      	movs	r3, #0
 8008a34:	9308      	str	r3, [sp, #32]
 8008a36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	dc55      	bgt.n	8008ae8 <_dtoa_r+0x310>
 8008a3c:	2301      	movs	r3, #1
 8008a3e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008a42:	461a      	mov	r2, r3
 8008a44:	9209      	str	r2, [sp, #36]	; 0x24
 8008a46:	e00c      	b.n	8008a62 <_dtoa_r+0x28a>
 8008a48:	2301      	movs	r3, #1
 8008a4a:	e7f3      	b.n	8008a34 <_dtoa_r+0x25c>
 8008a4c:	2300      	movs	r3, #0
 8008a4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a50:	9308      	str	r3, [sp, #32]
 8008a52:	9b00      	ldr	r3, [sp, #0]
 8008a54:	4413      	add	r3, r2
 8008a56:	9302      	str	r3, [sp, #8]
 8008a58:	3301      	adds	r3, #1
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	9303      	str	r3, [sp, #12]
 8008a5e:	bfb8      	it	lt
 8008a60:	2301      	movlt	r3, #1
 8008a62:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008a64:	2200      	movs	r2, #0
 8008a66:	6042      	str	r2, [r0, #4]
 8008a68:	2204      	movs	r2, #4
 8008a6a:	f102 0614 	add.w	r6, r2, #20
 8008a6e:	429e      	cmp	r6, r3
 8008a70:	6841      	ldr	r1, [r0, #4]
 8008a72:	d93d      	bls.n	8008af0 <_dtoa_r+0x318>
 8008a74:	4620      	mov	r0, r4
 8008a76:	f000 fed7 	bl	8009828 <_Balloc>
 8008a7a:	9001      	str	r0, [sp, #4]
 8008a7c:	2800      	cmp	r0, #0
 8008a7e:	d13b      	bne.n	8008af8 <_dtoa_r+0x320>
 8008a80:	4b11      	ldr	r3, [pc, #68]	; (8008ac8 <_dtoa_r+0x2f0>)
 8008a82:	4602      	mov	r2, r0
 8008a84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008a88:	e6c0      	b.n	800880c <_dtoa_r+0x34>
 8008a8a:	2301      	movs	r3, #1
 8008a8c:	e7df      	b.n	8008a4e <_dtoa_r+0x276>
 8008a8e:	bf00      	nop
 8008a90:	636f4361 	.word	0x636f4361
 8008a94:	3fd287a7 	.word	0x3fd287a7
 8008a98:	8b60c8b3 	.word	0x8b60c8b3
 8008a9c:	3fc68a28 	.word	0x3fc68a28
 8008aa0:	509f79fb 	.word	0x509f79fb
 8008aa4:	3fd34413 	.word	0x3fd34413
 8008aa8:	0800b449 	.word	0x0800b449
 8008aac:	0800b460 	.word	0x0800b460
 8008ab0:	7ff00000 	.word	0x7ff00000
 8008ab4:	0800b445 	.word	0x0800b445
 8008ab8:	0800b43c 	.word	0x0800b43c
 8008abc:	0800b419 	.word	0x0800b419
 8008ac0:	3ff80000 	.word	0x3ff80000
 8008ac4:	0800b5b0 	.word	0x0800b5b0
 8008ac8:	0800b4bb 	.word	0x0800b4bb
 8008acc:	2501      	movs	r5, #1
 8008ace:	2300      	movs	r3, #0
 8008ad0:	9306      	str	r3, [sp, #24]
 8008ad2:	9508      	str	r5, [sp, #32]
 8008ad4:	f04f 33ff 	mov.w	r3, #4294967295
 8008ad8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008adc:	2200      	movs	r2, #0
 8008ade:	2312      	movs	r3, #18
 8008ae0:	e7b0      	b.n	8008a44 <_dtoa_r+0x26c>
 8008ae2:	2301      	movs	r3, #1
 8008ae4:	9308      	str	r3, [sp, #32]
 8008ae6:	e7f5      	b.n	8008ad4 <_dtoa_r+0x2fc>
 8008ae8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008aea:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008aee:	e7b8      	b.n	8008a62 <_dtoa_r+0x28a>
 8008af0:	3101      	adds	r1, #1
 8008af2:	6041      	str	r1, [r0, #4]
 8008af4:	0052      	lsls	r2, r2, #1
 8008af6:	e7b8      	b.n	8008a6a <_dtoa_r+0x292>
 8008af8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008afa:	9a01      	ldr	r2, [sp, #4]
 8008afc:	601a      	str	r2, [r3, #0]
 8008afe:	9b03      	ldr	r3, [sp, #12]
 8008b00:	2b0e      	cmp	r3, #14
 8008b02:	f200 809d 	bhi.w	8008c40 <_dtoa_r+0x468>
 8008b06:	2d00      	cmp	r5, #0
 8008b08:	f000 809a 	beq.w	8008c40 <_dtoa_r+0x468>
 8008b0c:	9b00      	ldr	r3, [sp, #0]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	dd32      	ble.n	8008b78 <_dtoa_r+0x3a0>
 8008b12:	4ab7      	ldr	r2, [pc, #732]	; (8008df0 <_dtoa_r+0x618>)
 8008b14:	f003 030f 	and.w	r3, r3, #15
 8008b18:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008b1c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008b20:	9b00      	ldr	r3, [sp, #0]
 8008b22:	05d8      	lsls	r0, r3, #23
 8008b24:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008b28:	d516      	bpl.n	8008b58 <_dtoa_r+0x380>
 8008b2a:	4bb2      	ldr	r3, [pc, #712]	; (8008df4 <_dtoa_r+0x61c>)
 8008b2c:	ec51 0b19 	vmov	r0, r1, d9
 8008b30:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008b34:	f7f7 fe8a 	bl	800084c <__aeabi_ddiv>
 8008b38:	f007 070f 	and.w	r7, r7, #15
 8008b3c:	4682      	mov	sl, r0
 8008b3e:	468b      	mov	fp, r1
 8008b40:	2503      	movs	r5, #3
 8008b42:	4eac      	ldr	r6, [pc, #688]	; (8008df4 <_dtoa_r+0x61c>)
 8008b44:	b957      	cbnz	r7, 8008b5c <_dtoa_r+0x384>
 8008b46:	4642      	mov	r2, r8
 8008b48:	464b      	mov	r3, r9
 8008b4a:	4650      	mov	r0, sl
 8008b4c:	4659      	mov	r1, fp
 8008b4e:	f7f7 fe7d 	bl	800084c <__aeabi_ddiv>
 8008b52:	4682      	mov	sl, r0
 8008b54:	468b      	mov	fp, r1
 8008b56:	e028      	b.n	8008baa <_dtoa_r+0x3d2>
 8008b58:	2502      	movs	r5, #2
 8008b5a:	e7f2      	b.n	8008b42 <_dtoa_r+0x36a>
 8008b5c:	07f9      	lsls	r1, r7, #31
 8008b5e:	d508      	bpl.n	8008b72 <_dtoa_r+0x39a>
 8008b60:	4640      	mov	r0, r8
 8008b62:	4649      	mov	r1, r9
 8008b64:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008b68:	f7f7 fd46 	bl	80005f8 <__aeabi_dmul>
 8008b6c:	3501      	adds	r5, #1
 8008b6e:	4680      	mov	r8, r0
 8008b70:	4689      	mov	r9, r1
 8008b72:	107f      	asrs	r7, r7, #1
 8008b74:	3608      	adds	r6, #8
 8008b76:	e7e5      	b.n	8008b44 <_dtoa_r+0x36c>
 8008b78:	f000 809b 	beq.w	8008cb2 <_dtoa_r+0x4da>
 8008b7c:	9b00      	ldr	r3, [sp, #0]
 8008b7e:	4f9d      	ldr	r7, [pc, #628]	; (8008df4 <_dtoa_r+0x61c>)
 8008b80:	425e      	negs	r6, r3
 8008b82:	4b9b      	ldr	r3, [pc, #620]	; (8008df0 <_dtoa_r+0x618>)
 8008b84:	f006 020f 	and.w	r2, r6, #15
 8008b88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b90:	ec51 0b19 	vmov	r0, r1, d9
 8008b94:	f7f7 fd30 	bl	80005f8 <__aeabi_dmul>
 8008b98:	1136      	asrs	r6, r6, #4
 8008b9a:	4682      	mov	sl, r0
 8008b9c:	468b      	mov	fp, r1
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	2502      	movs	r5, #2
 8008ba2:	2e00      	cmp	r6, #0
 8008ba4:	d17a      	bne.n	8008c9c <_dtoa_r+0x4c4>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1d3      	bne.n	8008b52 <_dtoa_r+0x37a>
 8008baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	f000 8082 	beq.w	8008cb6 <_dtoa_r+0x4de>
 8008bb2:	4b91      	ldr	r3, [pc, #580]	; (8008df8 <_dtoa_r+0x620>)
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	4650      	mov	r0, sl
 8008bb8:	4659      	mov	r1, fp
 8008bba:	f7f7 ff8f 	bl	8000adc <__aeabi_dcmplt>
 8008bbe:	2800      	cmp	r0, #0
 8008bc0:	d079      	beq.n	8008cb6 <_dtoa_r+0x4de>
 8008bc2:	9b03      	ldr	r3, [sp, #12]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d076      	beq.n	8008cb6 <_dtoa_r+0x4de>
 8008bc8:	9b02      	ldr	r3, [sp, #8]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	dd36      	ble.n	8008c3c <_dtoa_r+0x464>
 8008bce:	9b00      	ldr	r3, [sp, #0]
 8008bd0:	4650      	mov	r0, sl
 8008bd2:	4659      	mov	r1, fp
 8008bd4:	1e5f      	subs	r7, r3, #1
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	4b88      	ldr	r3, [pc, #544]	; (8008dfc <_dtoa_r+0x624>)
 8008bda:	f7f7 fd0d 	bl	80005f8 <__aeabi_dmul>
 8008bde:	9e02      	ldr	r6, [sp, #8]
 8008be0:	4682      	mov	sl, r0
 8008be2:	468b      	mov	fp, r1
 8008be4:	3501      	adds	r5, #1
 8008be6:	4628      	mov	r0, r5
 8008be8:	f7f7 fc9c 	bl	8000524 <__aeabi_i2d>
 8008bec:	4652      	mov	r2, sl
 8008bee:	465b      	mov	r3, fp
 8008bf0:	f7f7 fd02 	bl	80005f8 <__aeabi_dmul>
 8008bf4:	4b82      	ldr	r3, [pc, #520]	; (8008e00 <_dtoa_r+0x628>)
 8008bf6:	2200      	movs	r2, #0
 8008bf8:	f7f7 fb48 	bl	800028c <__adddf3>
 8008bfc:	46d0      	mov	r8, sl
 8008bfe:	46d9      	mov	r9, fp
 8008c00:	4682      	mov	sl, r0
 8008c02:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008c06:	2e00      	cmp	r6, #0
 8008c08:	d158      	bne.n	8008cbc <_dtoa_r+0x4e4>
 8008c0a:	4b7e      	ldr	r3, [pc, #504]	; (8008e04 <_dtoa_r+0x62c>)
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	4640      	mov	r0, r8
 8008c10:	4649      	mov	r1, r9
 8008c12:	f7f7 fb39 	bl	8000288 <__aeabi_dsub>
 8008c16:	4652      	mov	r2, sl
 8008c18:	465b      	mov	r3, fp
 8008c1a:	4680      	mov	r8, r0
 8008c1c:	4689      	mov	r9, r1
 8008c1e:	f7f7 ff7b 	bl	8000b18 <__aeabi_dcmpgt>
 8008c22:	2800      	cmp	r0, #0
 8008c24:	f040 8295 	bne.w	8009152 <_dtoa_r+0x97a>
 8008c28:	4652      	mov	r2, sl
 8008c2a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008c2e:	4640      	mov	r0, r8
 8008c30:	4649      	mov	r1, r9
 8008c32:	f7f7 ff53 	bl	8000adc <__aeabi_dcmplt>
 8008c36:	2800      	cmp	r0, #0
 8008c38:	f040 8289 	bne.w	800914e <_dtoa_r+0x976>
 8008c3c:	ec5b ab19 	vmov	sl, fp, d9
 8008c40:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	f2c0 8148 	blt.w	8008ed8 <_dtoa_r+0x700>
 8008c48:	9a00      	ldr	r2, [sp, #0]
 8008c4a:	2a0e      	cmp	r2, #14
 8008c4c:	f300 8144 	bgt.w	8008ed8 <_dtoa_r+0x700>
 8008c50:	4b67      	ldr	r3, [pc, #412]	; (8008df0 <_dtoa_r+0x618>)
 8008c52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c56:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008c5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	f280 80d5 	bge.w	8008e0c <_dtoa_r+0x634>
 8008c62:	9b03      	ldr	r3, [sp, #12]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f300 80d1 	bgt.w	8008e0c <_dtoa_r+0x634>
 8008c6a:	f040 826f 	bne.w	800914c <_dtoa_r+0x974>
 8008c6e:	4b65      	ldr	r3, [pc, #404]	; (8008e04 <_dtoa_r+0x62c>)
 8008c70:	2200      	movs	r2, #0
 8008c72:	4640      	mov	r0, r8
 8008c74:	4649      	mov	r1, r9
 8008c76:	f7f7 fcbf 	bl	80005f8 <__aeabi_dmul>
 8008c7a:	4652      	mov	r2, sl
 8008c7c:	465b      	mov	r3, fp
 8008c7e:	f7f7 ff41 	bl	8000b04 <__aeabi_dcmpge>
 8008c82:	9e03      	ldr	r6, [sp, #12]
 8008c84:	4637      	mov	r7, r6
 8008c86:	2800      	cmp	r0, #0
 8008c88:	f040 8245 	bne.w	8009116 <_dtoa_r+0x93e>
 8008c8c:	9d01      	ldr	r5, [sp, #4]
 8008c8e:	2331      	movs	r3, #49	; 0x31
 8008c90:	f805 3b01 	strb.w	r3, [r5], #1
 8008c94:	9b00      	ldr	r3, [sp, #0]
 8008c96:	3301      	adds	r3, #1
 8008c98:	9300      	str	r3, [sp, #0]
 8008c9a:	e240      	b.n	800911e <_dtoa_r+0x946>
 8008c9c:	07f2      	lsls	r2, r6, #31
 8008c9e:	d505      	bpl.n	8008cac <_dtoa_r+0x4d4>
 8008ca0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ca4:	f7f7 fca8 	bl	80005f8 <__aeabi_dmul>
 8008ca8:	3501      	adds	r5, #1
 8008caa:	2301      	movs	r3, #1
 8008cac:	1076      	asrs	r6, r6, #1
 8008cae:	3708      	adds	r7, #8
 8008cb0:	e777      	b.n	8008ba2 <_dtoa_r+0x3ca>
 8008cb2:	2502      	movs	r5, #2
 8008cb4:	e779      	b.n	8008baa <_dtoa_r+0x3d2>
 8008cb6:	9f00      	ldr	r7, [sp, #0]
 8008cb8:	9e03      	ldr	r6, [sp, #12]
 8008cba:	e794      	b.n	8008be6 <_dtoa_r+0x40e>
 8008cbc:	9901      	ldr	r1, [sp, #4]
 8008cbe:	4b4c      	ldr	r3, [pc, #304]	; (8008df0 <_dtoa_r+0x618>)
 8008cc0:	4431      	add	r1, r6
 8008cc2:	910d      	str	r1, [sp, #52]	; 0x34
 8008cc4:	9908      	ldr	r1, [sp, #32]
 8008cc6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008cca:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008cce:	2900      	cmp	r1, #0
 8008cd0:	d043      	beq.n	8008d5a <_dtoa_r+0x582>
 8008cd2:	494d      	ldr	r1, [pc, #308]	; (8008e08 <_dtoa_r+0x630>)
 8008cd4:	2000      	movs	r0, #0
 8008cd6:	f7f7 fdb9 	bl	800084c <__aeabi_ddiv>
 8008cda:	4652      	mov	r2, sl
 8008cdc:	465b      	mov	r3, fp
 8008cde:	f7f7 fad3 	bl	8000288 <__aeabi_dsub>
 8008ce2:	9d01      	ldr	r5, [sp, #4]
 8008ce4:	4682      	mov	sl, r0
 8008ce6:	468b      	mov	fp, r1
 8008ce8:	4649      	mov	r1, r9
 8008cea:	4640      	mov	r0, r8
 8008cec:	f7f7 ff34 	bl	8000b58 <__aeabi_d2iz>
 8008cf0:	4606      	mov	r6, r0
 8008cf2:	f7f7 fc17 	bl	8000524 <__aeabi_i2d>
 8008cf6:	4602      	mov	r2, r0
 8008cf8:	460b      	mov	r3, r1
 8008cfa:	4640      	mov	r0, r8
 8008cfc:	4649      	mov	r1, r9
 8008cfe:	f7f7 fac3 	bl	8000288 <__aeabi_dsub>
 8008d02:	3630      	adds	r6, #48	; 0x30
 8008d04:	f805 6b01 	strb.w	r6, [r5], #1
 8008d08:	4652      	mov	r2, sl
 8008d0a:	465b      	mov	r3, fp
 8008d0c:	4680      	mov	r8, r0
 8008d0e:	4689      	mov	r9, r1
 8008d10:	f7f7 fee4 	bl	8000adc <__aeabi_dcmplt>
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d163      	bne.n	8008de0 <_dtoa_r+0x608>
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	4936      	ldr	r1, [pc, #216]	; (8008df8 <_dtoa_r+0x620>)
 8008d1e:	2000      	movs	r0, #0
 8008d20:	f7f7 fab2 	bl	8000288 <__aeabi_dsub>
 8008d24:	4652      	mov	r2, sl
 8008d26:	465b      	mov	r3, fp
 8008d28:	f7f7 fed8 	bl	8000adc <__aeabi_dcmplt>
 8008d2c:	2800      	cmp	r0, #0
 8008d2e:	f040 80b5 	bne.w	8008e9c <_dtoa_r+0x6c4>
 8008d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d34:	429d      	cmp	r5, r3
 8008d36:	d081      	beq.n	8008c3c <_dtoa_r+0x464>
 8008d38:	4b30      	ldr	r3, [pc, #192]	; (8008dfc <_dtoa_r+0x624>)
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	4650      	mov	r0, sl
 8008d3e:	4659      	mov	r1, fp
 8008d40:	f7f7 fc5a 	bl	80005f8 <__aeabi_dmul>
 8008d44:	4b2d      	ldr	r3, [pc, #180]	; (8008dfc <_dtoa_r+0x624>)
 8008d46:	4682      	mov	sl, r0
 8008d48:	468b      	mov	fp, r1
 8008d4a:	4640      	mov	r0, r8
 8008d4c:	4649      	mov	r1, r9
 8008d4e:	2200      	movs	r2, #0
 8008d50:	f7f7 fc52 	bl	80005f8 <__aeabi_dmul>
 8008d54:	4680      	mov	r8, r0
 8008d56:	4689      	mov	r9, r1
 8008d58:	e7c6      	b.n	8008ce8 <_dtoa_r+0x510>
 8008d5a:	4650      	mov	r0, sl
 8008d5c:	4659      	mov	r1, fp
 8008d5e:	f7f7 fc4b 	bl	80005f8 <__aeabi_dmul>
 8008d62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d64:	9d01      	ldr	r5, [sp, #4]
 8008d66:	930f      	str	r3, [sp, #60]	; 0x3c
 8008d68:	4682      	mov	sl, r0
 8008d6a:	468b      	mov	fp, r1
 8008d6c:	4649      	mov	r1, r9
 8008d6e:	4640      	mov	r0, r8
 8008d70:	f7f7 fef2 	bl	8000b58 <__aeabi_d2iz>
 8008d74:	4606      	mov	r6, r0
 8008d76:	f7f7 fbd5 	bl	8000524 <__aeabi_i2d>
 8008d7a:	3630      	adds	r6, #48	; 0x30
 8008d7c:	4602      	mov	r2, r0
 8008d7e:	460b      	mov	r3, r1
 8008d80:	4640      	mov	r0, r8
 8008d82:	4649      	mov	r1, r9
 8008d84:	f7f7 fa80 	bl	8000288 <__aeabi_dsub>
 8008d88:	f805 6b01 	strb.w	r6, [r5], #1
 8008d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d8e:	429d      	cmp	r5, r3
 8008d90:	4680      	mov	r8, r0
 8008d92:	4689      	mov	r9, r1
 8008d94:	f04f 0200 	mov.w	r2, #0
 8008d98:	d124      	bne.n	8008de4 <_dtoa_r+0x60c>
 8008d9a:	4b1b      	ldr	r3, [pc, #108]	; (8008e08 <_dtoa_r+0x630>)
 8008d9c:	4650      	mov	r0, sl
 8008d9e:	4659      	mov	r1, fp
 8008da0:	f7f7 fa74 	bl	800028c <__adddf3>
 8008da4:	4602      	mov	r2, r0
 8008da6:	460b      	mov	r3, r1
 8008da8:	4640      	mov	r0, r8
 8008daa:	4649      	mov	r1, r9
 8008dac:	f7f7 feb4 	bl	8000b18 <__aeabi_dcmpgt>
 8008db0:	2800      	cmp	r0, #0
 8008db2:	d173      	bne.n	8008e9c <_dtoa_r+0x6c4>
 8008db4:	4652      	mov	r2, sl
 8008db6:	465b      	mov	r3, fp
 8008db8:	4913      	ldr	r1, [pc, #76]	; (8008e08 <_dtoa_r+0x630>)
 8008dba:	2000      	movs	r0, #0
 8008dbc:	f7f7 fa64 	bl	8000288 <__aeabi_dsub>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	460b      	mov	r3, r1
 8008dc4:	4640      	mov	r0, r8
 8008dc6:	4649      	mov	r1, r9
 8008dc8:	f7f7 fe88 	bl	8000adc <__aeabi_dcmplt>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	f43f af35 	beq.w	8008c3c <_dtoa_r+0x464>
 8008dd2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008dd4:	1e6b      	subs	r3, r5, #1
 8008dd6:	930f      	str	r3, [sp, #60]	; 0x3c
 8008dd8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ddc:	2b30      	cmp	r3, #48	; 0x30
 8008dde:	d0f8      	beq.n	8008dd2 <_dtoa_r+0x5fa>
 8008de0:	9700      	str	r7, [sp, #0]
 8008de2:	e049      	b.n	8008e78 <_dtoa_r+0x6a0>
 8008de4:	4b05      	ldr	r3, [pc, #20]	; (8008dfc <_dtoa_r+0x624>)
 8008de6:	f7f7 fc07 	bl	80005f8 <__aeabi_dmul>
 8008dea:	4680      	mov	r8, r0
 8008dec:	4689      	mov	r9, r1
 8008dee:	e7bd      	b.n	8008d6c <_dtoa_r+0x594>
 8008df0:	0800b5b0 	.word	0x0800b5b0
 8008df4:	0800b588 	.word	0x0800b588
 8008df8:	3ff00000 	.word	0x3ff00000
 8008dfc:	40240000 	.word	0x40240000
 8008e00:	401c0000 	.word	0x401c0000
 8008e04:	40140000 	.word	0x40140000
 8008e08:	3fe00000 	.word	0x3fe00000
 8008e0c:	9d01      	ldr	r5, [sp, #4]
 8008e0e:	4656      	mov	r6, sl
 8008e10:	465f      	mov	r7, fp
 8008e12:	4642      	mov	r2, r8
 8008e14:	464b      	mov	r3, r9
 8008e16:	4630      	mov	r0, r6
 8008e18:	4639      	mov	r1, r7
 8008e1a:	f7f7 fd17 	bl	800084c <__aeabi_ddiv>
 8008e1e:	f7f7 fe9b 	bl	8000b58 <__aeabi_d2iz>
 8008e22:	4682      	mov	sl, r0
 8008e24:	f7f7 fb7e 	bl	8000524 <__aeabi_i2d>
 8008e28:	4642      	mov	r2, r8
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	f7f7 fbe4 	bl	80005f8 <__aeabi_dmul>
 8008e30:	4602      	mov	r2, r0
 8008e32:	460b      	mov	r3, r1
 8008e34:	4630      	mov	r0, r6
 8008e36:	4639      	mov	r1, r7
 8008e38:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008e3c:	f7f7 fa24 	bl	8000288 <__aeabi_dsub>
 8008e40:	f805 6b01 	strb.w	r6, [r5], #1
 8008e44:	9e01      	ldr	r6, [sp, #4]
 8008e46:	9f03      	ldr	r7, [sp, #12]
 8008e48:	1bae      	subs	r6, r5, r6
 8008e4a:	42b7      	cmp	r7, r6
 8008e4c:	4602      	mov	r2, r0
 8008e4e:	460b      	mov	r3, r1
 8008e50:	d135      	bne.n	8008ebe <_dtoa_r+0x6e6>
 8008e52:	f7f7 fa1b 	bl	800028c <__adddf3>
 8008e56:	4642      	mov	r2, r8
 8008e58:	464b      	mov	r3, r9
 8008e5a:	4606      	mov	r6, r0
 8008e5c:	460f      	mov	r7, r1
 8008e5e:	f7f7 fe5b 	bl	8000b18 <__aeabi_dcmpgt>
 8008e62:	b9d0      	cbnz	r0, 8008e9a <_dtoa_r+0x6c2>
 8008e64:	4642      	mov	r2, r8
 8008e66:	464b      	mov	r3, r9
 8008e68:	4630      	mov	r0, r6
 8008e6a:	4639      	mov	r1, r7
 8008e6c:	f7f7 fe2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008e70:	b110      	cbz	r0, 8008e78 <_dtoa_r+0x6a0>
 8008e72:	f01a 0f01 	tst.w	sl, #1
 8008e76:	d110      	bne.n	8008e9a <_dtoa_r+0x6c2>
 8008e78:	4620      	mov	r0, r4
 8008e7a:	ee18 1a10 	vmov	r1, s16
 8008e7e:	f000 fd13 	bl	80098a8 <_Bfree>
 8008e82:	2300      	movs	r3, #0
 8008e84:	9800      	ldr	r0, [sp, #0]
 8008e86:	702b      	strb	r3, [r5, #0]
 8008e88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	6018      	str	r0, [r3, #0]
 8008e8e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	f43f acf1 	beq.w	8008878 <_dtoa_r+0xa0>
 8008e96:	601d      	str	r5, [r3, #0]
 8008e98:	e4ee      	b.n	8008878 <_dtoa_r+0xa0>
 8008e9a:	9f00      	ldr	r7, [sp, #0]
 8008e9c:	462b      	mov	r3, r5
 8008e9e:	461d      	mov	r5, r3
 8008ea0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008ea4:	2a39      	cmp	r2, #57	; 0x39
 8008ea6:	d106      	bne.n	8008eb6 <_dtoa_r+0x6de>
 8008ea8:	9a01      	ldr	r2, [sp, #4]
 8008eaa:	429a      	cmp	r2, r3
 8008eac:	d1f7      	bne.n	8008e9e <_dtoa_r+0x6c6>
 8008eae:	9901      	ldr	r1, [sp, #4]
 8008eb0:	2230      	movs	r2, #48	; 0x30
 8008eb2:	3701      	adds	r7, #1
 8008eb4:	700a      	strb	r2, [r1, #0]
 8008eb6:	781a      	ldrb	r2, [r3, #0]
 8008eb8:	3201      	adds	r2, #1
 8008eba:	701a      	strb	r2, [r3, #0]
 8008ebc:	e790      	b.n	8008de0 <_dtoa_r+0x608>
 8008ebe:	4ba6      	ldr	r3, [pc, #664]	; (8009158 <_dtoa_r+0x980>)
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f7f7 fb99 	bl	80005f8 <__aeabi_dmul>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	2300      	movs	r3, #0
 8008eca:	4606      	mov	r6, r0
 8008ecc:	460f      	mov	r7, r1
 8008ece:	f7f7 fdfb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ed2:	2800      	cmp	r0, #0
 8008ed4:	d09d      	beq.n	8008e12 <_dtoa_r+0x63a>
 8008ed6:	e7cf      	b.n	8008e78 <_dtoa_r+0x6a0>
 8008ed8:	9a08      	ldr	r2, [sp, #32]
 8008eda:	2a00      	cmp	r2, #0
 8008edc:	f000 80d7 	beq.w	800908e <_dtoa_r+0x8b6>
 8008ee0:	9a06      	ldr	r2, [sp, #24]
 8008ee2:	2a01      	cmp	r2, #1
 8008ee4:	f300 80ba 	bgt.w	800905c <_dtoa_r+0x884>
 8008ee8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008eea:	2a00      	cmp	r2, #0
 8008eec:	f000 80b2 	beq.w	8009054 <_dtoa_r+0x87c>
 8008ef0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ef4:	9e07      	ldr	r6, [sp, #28]
 8008ef6:	9d04      	ldr	r5, [sp, #16]
 8008ef8:	9a04      	ldr	r2, [sp, #16]
 8008efa:	441a      	add	r2, r3
 8008efc:	9204      	str	r2, [sp, #16]
 8008efe:	9a05      	ldr	r2, [sp, #20]
 8008f00:	2101      	movs	r1, #1
 8008f02:	441a      	add	r2, r3
 8008f04:	4620      	mov	r0, r4
 8008f06:	9205      	str	r2, [sp, #20]
 8008f08:	f000 fd86 	bl	8009a18 <__i2b>
 8008f0c:	4607      	mov	r7, r0
 8008f0e:	2d00      	cmp	r5, #0
 8008f10:	dd0c      	ble.n	8008f2c <_dtoa_r+0x754>
 8008f12:	9b05      	ldr	r3, [sp, #20]
 8008f14:	2b00      	cmp	r3, #0
 8008f16:	dd09      	ble.n	8008f2c <_dtoa_r+0x754>
 8008f18:	42ab      	cmp	r3, r5
 8008f1a:	9a04      	ldr	r2, [sp, #16]
 8008f1c:	bfa8      	it	ge
 8008f1e:	462b      	movge	r3, r5
 8008f20:	1ad2      	subs	r2, r2, r3
 8008f22:	9204      	str	r2, [sp, #16]
 8008f24:	9a05      	ldr	r2, [sp, #20]
 8008f26:	1aed      	subs	r5, r5, r3
 8008f28:	1ad3      	subs	r3, r2, r3
 8008f2a:	9305      	str	r3, [sp, #20]
 8008f2c:	9b07      	ldr	r3, [sp, #28]
 8008f2e:	b31b      	cbz	r3, 8008f78 <_dtoa_r+0x7a0>
 8008f30:	9b08      	ldr	r3, [sp, #32]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	f000 80af 	beq.w	8009096 <_dtoa_r+0x8be>
 8008f38:	2e00      	cmp	r6, #0
 8008f3a:	dd13      	ble.n	8008f64 <_dtoa_r+0x78c>
 8008f3c:	4639      	mov	r1, r7
 8008f3e:	4632      	mov	r2, r6
 8008f40:	4620      	mov	r0, r4
 8008f42:	f000 fe29 	bl	8009b98 <__pow5mult>
 8008f46:	ee18 2a10 	vmov	r2, s16
 8008f4a:	4601      	mov	r1, r0
 8008f4c:	4607      	mov	r7, r0
 8008f4e:	4620      	mov	r0, r4
 8008f50:	f000 fd78 	bl	8009a44 <__multiply>
 8008f54:	ee18 1a10 	vmov	r1, s16
 8008f58:	4680      	mov	r8, r0
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f000 fca4 	bl	80098a8 <_Bfree>
 8008f60:	ee08 8a10 	vmov	s16, r8
 8008f64:	9b07      	ldr	r3, [sp, #28]
 8008f66:	1b9a      	subs	r2, r3, r6
 8008f68:	d006      	beq.n	8008f78 <_dtoa_r+0x7a0>
 8008f6a:	ee18 1a10 	vmov	r1, s16
 8008f6e:	4620      	mov	r0, r4
 8008f70:	f000 fe12 	bl	8009b98 <__pow5mult>
 8008f74:	ee08 0a10 	vmov	s16, r0
 8008f78:	2101      	movs	r1, #1
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	f000 fd4c 	bl	8009a18 <__i2b>
 8008f80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	4606      	mov	r6, r0
 8008f86:	f340 8088 	ble.w	800909a <_dtoa_r+0x8c2>
 8008f8a:	461a      	mov	r2, r3
 8008f8c:	4601      	mov	r1, r0
 8008f8e:	4620      	mov	r0, r4
 8008f90:	f000 fe02 	bl	8009b98 <__pow5mult>
 8008f94:	9b06      	ldr	r3, [sp, #24]
 8008f96:	2b01      	cmp	r3, #1
 8008f98:	4606      	mov	r6, r0
 8008f9a:	f340 8081 	ble.w	80090a0 <_dtoa_r+0x8c8>
 8008f9e:	f04f 0800 	mov.w	r8, #0
 8008fa2:	6933      	ldr	r3, [r6, #16]
 8008fa4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008fa8:	6918      	ldr	r0, [r3, #16]
 8008faa:	f000 fce5 	bl	8009978 <__hi0bits>
 8008fae:	f1c0 0020 	rsb	r0, r0, #32
 8008fb2:	9b05      	ldr	r3, [sp, #20]
 8008fb4:	4418      	add	r0, r3
 8008fb6:	f010 001f 	ands.w	r0, r0, #31
 8008fba:	f000 8092 	beq.w	80090e2 <_dtoa_r+0x90a>
 8008fbe:	f1c0 0320 	rsb	r3, r0, #32
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	f340 808a 	ble.w	80090dc <_dtoa_r+0x904>
 8008fc8:	f1c0 001c 	rsb	r0, r0, #28
 8008fcc:	9b04      	ldr	r3, [sp, #16]
 8008fce:	4403      	add	r3, r0
 8008fd0:	9304      	str	r3, [sp, #16]
 8008fd2:	9b05      	ldr	r3, [sp, #20]
 8008fd4:	4403      	add	r3, r0
 8008fd6:	4405      	add	r5, r0
 8008fd8:	9305      	str	r3, [sp, #20]
 8008fda:	9b04      	ldr	r3, [sp, #16]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	dd07      	ble.n	8008ff0 <_dtoa_r+0x818>
 8008fe0:	ee18 1a10 	vmov	r1, s16
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	4620      	mov	r0, r4
 8008fe8:	f000 fe30 	bl	8009c4c <__lshift>
 8008fec:	ee08 0a10 	vmov	s16, r0
 8008ff0:	9b05      	ldr	r3, [sp, #20]
 8008ff2:	2b00      	cmp	r3, #0
 8008ff4:	dd05      	ble.n	8009002 <_dtoa_r+0x82a>
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	461a      	mov	r2, r3
 8008ffa:	4620      	mov	r0, r4
 8008ffc:	f000 fe26 	bl	8009c4c <__lshift>
 8009000:	4606      	mov	r6, r0
 8009002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009004:	2b00      	cmp	r3, #0
 8009006:	d06e      	beq.n	80090e6 <_dtoa_r+0x90e>
 8009008:	ee18 0a10 	vmov	r0, s16
 800900c:	4631      	mov	r1, r6
 800900e:	f000 fe8d 	bl	8009d2c <__mcmp>
 8009012:	2800      	cmp	r0, #0
 8009014:	da67      	bge.n	80090e6 <_dtoa_r+0x90e>
 8009016:	9b00      	ldr	r3, [sp, #0]
 8009018:	3b01      	subs	r3, #1
 800901a:	ee18 1a10 	vmov	r1, s16
 800901e:	9300      	str	r3, [sp, #0]
 8009020:	220a      	movs	r2, #10
 8009022:	2300      	movs	r3, #0
 8009024:	4620      	mov	r0, r4
 8009026:	f000 fc61 	bl	80098ec <__multadd>
 800902a:	9b08      	ldr	r3, [sp, #32]
 800902c:	ee08 0a10 	vmov	s16, r0
 8009030:	2b00      	cmp	r3, #0
 8009032:	f000 81b1 	beq.w	8009398 <_dtoa_r+0xbc0>
 8009036:	2300      	movs	r3, #0
 8009038:	4639      	mov	r1, r7
 800903a:	220a      	movs	r2, #10
 800903c:	4620      	mov	r0, r4
 800903e:	f000 fc55 	bl	80098ec <__multadd>
 8009042:	9b02      	ldr	r3, [sp, #8]
 8009044:	2b00      	cmp	r3, #0
 8009046:	4607      	mov	r7, r0
 8009048:	f300 808e 	bgt.w	8009168 <_dtoa_r+0x990>
 800904c:	9b06      	ldr	r3, [sp, #24]
 800904e:	2b02      	cmp	r3, #2
 8009050:	dc51      	bgt.n	80090f6 <_dtoa_r+0x91e>
 8009052:	e089      	b.n	8009168 <_dtoa_r+0x990>
 8009054:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009056:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800905a:	e74b      	b.n	8008ef4 <_dtoa_r+0x71c>
 800905c:	9b03      	ldr	r3, [sp, #12]
 800905e:	1e5e      	subs	r6, r3, #1
 8009060:	9b07      	ldr	r3, [sp, #28]
 8009062:	42b3      	cmp	r3, r6
 8009064:	bfbf      	itttt	lt
 8009066:	9b07      	ldrlt	r3, [sp, #28]
 8009068:	9607      	strlt	r6, [sp, #28]
 800906a:	1af2      	sublt	r2, r6, r3
 800906c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800906e:	bfb6      	itet	lt
 8009070:	189b      	addlt	r3, r3, r2
 8009072:	1b9e      	subge	r6, r3, r6
 8009074:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009076:	9b03      	ldr	r3, [sp, #12]
 8009078:	bfb8      	it	lt
 800907a:	2600      	movlt	r6, #0
 800907c:	2b00      	cmp	r3, #0
 800907e:	bfb7      	itett	lt
 8009080:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009084:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009088:	1a9d      	sublt	r5, r3, r2
 800908a:	2300      	movlt	r3, #0
 800908c:	e734      	b.n	8008ef8 <_dtoa_r+0x720>
 800908e:	9e07      	ldr	r6, [sp, #28]
 8009090:	9d04      	ldr	r5, [sp, #16]
 8009092:	9f08      	ldr	r7, [sp, #32]
 8009094:	e73b      	b.n	8008f0e <_dtoa_r+0x736>
 8009096:	9a07      	ldr	r2, [sp, #28]
 8009098:	e767      	b.n	8008f6a <_dtoa_r+0x792>
 800909a:	9b06      	ldr	r3, [sp, #24]
 800909c:	2b01      	cmp	r3, #1
 800909e:	dc18      	bgt.n	80090d2 <_dtoa_r+0x8fa>
 80090a0:	f1ba 0f00 	cmp.w	sl, #0
 80090a4:	d115      	bne.n	80090d2 <_dtoa_r+0x8fa>
 80090a6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090aa:	b993      	cbnz	r3, 80090d2 <_dtoa_r+0x8fa>
 80090ac:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80090b0:	0d1b      	lsrs	r3, r3, #20
 80090b2:	051b      	lsls	r3, r3, #20
 80090b4:	b183      	cbz	r3, 80090d8 <_dtoa_r+0x900>
 80090b6:	9b04      	ldr	r3, [sp, #16]
 80090b8:	3301      	adds	r3, #1
 80090ba:	9304      	str	r3, [sp, #16]
 80090bc:	9b05      	ldr	r3, [sp, #20]
 80090be:	3301      	adds	r3, #1
 80090c0:	9305      	str	r3, [sp, #20]
 80090c2:	f04f 0801 	mov.w	r8, #1
 80090c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	f47f af6a 	bne.w	8008fa2 <_dtoa_r+0x7ca>
 80090ce:	2001      	movs	r0, #1
 80090d0:	e76f      	b.n	8008fb2 <_dtoa_r+0x7da>
 80090d2:	f04f 0800 	mov.w	r8, #0
 80090d6:	e7f6      	b.n	80090c6 <_dtoa_r+0x8ee>
 80090d8:	4698      	mov	r8, r3
 80090da:	e7f4      	b.n	80090c6 <_dtoa_r+0x8ee>
 80090dc:	f43f af7d 	beq.w	8008fda <_dtoa_r+0x802>
 80090e0:	4618      	mov	r0, r3
 80090e2:	301c      	adds	r0, #28
 80090e4:	e772      	b.n	8008fcc <_dtoa_r+0x7f4>
 80090e6:	9b03      	ldr	r3, [sp, #12]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	dc37      	bgt.n	800915c <_dtoa_r+0x984>
 80090ec:	9b06      	ldr	r3, [sp, #24]
 80090ee:	2b02      	cmp	r3, #2
 80090f0:	dd34      	ble.n	800915c <_dtoa_r+0x984>
 80090f2:	9b03      	ldr	r3, [sp, #12]
 80090f4:	9302      	str	r3, [sp, #8]
 80090f6:	9b02      	ldr	r3, [sp, #8]
 80090f8:	b96b      	cbnz	r3, 8009116 <_dtoa_r+0x93e>
 80090fa:	4631      	mov	r1, r6
 80090fc:	2205      	movs	r2, #5
 80090fe:	4620      	mov	r0, r4
 8009100:	f000 fbf4 	bl	80098ec <__multadd>
 8009104:	4601      	mov	r1, r0
 8009106:	4606      	mov	r6, r0
 8009108:	ee18 0a10 	vmov	r0, s16
 800910c:	f000 fe0e 	bl	8009d2c <__mcmp>
 8009110:	2800      	cmp	r0, #0
 8009112:	f73f adbb 	bgt.w	8008c8c <_dtoa_r+0x4b4>
 8009116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009118:	9d01      	ldr	r5, [sp, #4]
 800911a:	43db      	mvns	r3, r3
 800911c:	9300      	str	r3, [sp, #0]
 800911e:	f04f 0800 	mov.w	r8, #0
 8009122:	4631      	mov	r1, r6
 8009124:	4620      	mov	r0, r4
 8009126:	f000 fbbf 	bl	80098a8 <_Bfree>
 800912a:	2f00      	cmp	r7, #0
 800912c:	f43f aea4 	beq.w	8008e78 <_dtoa_r+0x6a0>
 8009130:	f1b8 0f00 	cmp.w	r8, #0
 8009134:	d005      	beq.n	8009142 <_dtoa_r+0x96a>
 8009136:	45b8      	cmp	r8, r7
 8009138:	d003      	beq.n	8009142 <_dtoa_r+0x96a>
 800913a:	4641      	mov	r1, r8
 800913c:	4620      	mov	r0, r4
 800913e:	f000 fbb3 	bl	80098a8 <_Bfree>
 8009142:	4639      	mov	r1, r7
 8009144:	4620      	mov	r0, r4
 8009146:	f000 fbaf 	bl	80098a8 <_Bfree>
 800914a:	e695      	b.n	8008e78 <_dtoa_r+0x6a0>
 800914c:	2600      	movs	r6, #0
 800914e:	4637      	mov	r7, r6
 8009150:	e7e1      	b.n	8009116 <_dtoa_r+0x93e>
 8009152:	9700      	str	r7, [sp, #0]
 8009154:	4637      	mov	r7, r6
 8009156:	e599      	b.n	8008c8c <_dtoa_r+0x4b4>
 8009158:	40240000 	.word	0x40240000
 800915c:	9b08      	ldr	r3, [sp, #32]
 800915e:	2b00      	cmp	r3, #0
 8009160:	f000 80ca 	beq.w	80092f8 <_dtoa_r+0xb20>
 8009164:	9b03      	ldr	r3, [sp, #12]
 8009166:	9302      	str	r3, [sp, #8]
 8009168:	2d00      	cmp	r5, #0
 800916a:	dd05      	ble.n	8009178 <_dtoa_r+0x9a0>
 800916c:	4639      	mov	r1, r7
 800916e:	462a      	mov	r2, r5
 8009170:	4620      	mov	r0, r4
 8009172:	f000 fd6b 	bl	8009c4c <__lshift>
 8009176:	4607      	mov	r7, r0
 8009178:	f1b8 0f00 	cmp.w	r8, #0
 800917c:	d05b      	beq.n	8009236 <_dtoa_r+0xa5e>
 800917e:	6879      	ldr	r1, [r7, #4]
 8009180:	4620      	mov	r0, r4
 8009182:	f000 fb51 	bl	8009828 <_Balloc>
 8009186:	4605      	mov	r5, r0
 8009188:	b928      	cbnz	r0, 8009196 <_dtoa_r+0x9be>
 800918a:	4b87      	ldr	r3, [pc, #540]	; (80093a8 <_dtoa_r+0xbd0>)
 800918c:	4602      	mov	r2, r0
 800918e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009192:	f7ff bb3b 	b.w	800880c <_dtoa_r+0x34>
 8009196:	693a      	ldr	r2, [r7, #16]
 8009198:	3202      	adds	r2, #2
 800919a:	0092      	lsls	r2, r2, #2
 800919c:	f107 010c 	add.w	r1, r7, #12
 80091a0:	300c      	adds	r0, #12
 80091a2:	f000 fb33 	bl	800980c <memcpy>
 80091a6:	2201      	movs	r2, #1
 80091a8:	4629      	mov	r1, r5
 80091aa:	4620      	mov	r0, r4
 80091ac:	f000 fd4e 	bl	8009c4c <__lshift>
 80091b0:	9b01      	ldr	r3, [sp, #4]
 80091b2:	f103 0901 	add.w	r9, r3, #1
 80091b6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80091ba:	4413      	add	r3, r2
 80091bc:	9305      	str	r3, [sp, #20]
 80091be:	f00a 0301 	and.w	r3, sl, #1
 80091c2:	46b8      	mov	r8, r7
 80091c4:	9304      	str	r3, [sp, #16]
 80091c6:	4607      	mov	r7, r0
 80091c8:	4631      	mov	r1, r6
 80091ca:	ee18 0a10 	vmov	r0, s16
 80091ce:	f7ff fa75 	bl	80086bc <quorem>
 80091d2:	4641      	mov	r1, r8
 80091d4:	9002      	str	r0, [sp, #8]
 80091d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80091da:	ee18 0a10 	vmov	r0, s16
 80091de:	f000 fda5 	bl	8009d2c <__mcmp>
 80091e2:	463a      	mov	r2, r7
 80091e4:	9003      	str	r0, [sp, #12]
 80091e6:	4631      	mov	r1, r6
 80091e8:	4620      	mov	r0, r4
 80091ea:	f000 fdbb 	bl	8009d64 <__mdiff>
 80091ee:	68c2      	ldr	r2, [r0, #12]
 80091f0:	f109 3bff 	add.w	fp, r9, #4294967295
 80091f4:	4605      	mov	r5, r0
 80091f6:	bb02      	cbnz	r2, 800923a <_dtoa_r+0xa62>
 80091f8:	4601      	mov	r1, r0
 80091fa:	ee18 0a10 	vmov	r0, s16
 80091fe:	f000 fd95 	bl	8009d2c <__mcmp>
 8009202:	4602      	mov	r2, r0
 8009204:	4629      	mov	r1, r5
 8009206:	4620      	mov	r0, r4
 8009208:	9207      	str	r2, [sp, #28]
 800920a:	f000 fb4d 	bl	80098a8 <_Bfree>
 800920e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009212:	ea43 0102 	orr.w	r1, r3, r2
 8009216:	9b04      	ldr	r3, [sp, #16]
 8009218:	430b      	orrs	r3, r1
 800921a:	464d      	mov	r5, r9
 800921c:	d10f      	bne.n	800923e <_dtoa_r+0xa66>
 800921e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009222:	d02a      	beq.n	800927a <_dtoa_r+0xaa2>
 8009224:	9b03      	ldr	r3, [sp, #12]
 8009226:	2b00      	cmp	r3, #0
 8009228:	dd02      	ble.n	8009230 <_dtoa_r+0xa58>
 800922a:	9b02      	ldr	r3, [sp, #8]
 800922c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009230:	f88b a000 	strb.w	sl, [fp]
 8009234:	e775      	b.n	8009122 <_dtoa_r+0x94a>
 8009236:	4638      	mov	r0, r7
 8009238:	e7ba      	b.n	80091b0 <_dtoa_r+0x9d8>
 800923a:	2201      	movs	r2, #1
 800923c:	e7e2      	b.n	8009204 <_dtoa_r+0xa2c>
 800923e:	9b03      	ldr	r3, [sp, #12]
 8009240:	2b00      	cmp	r3, #0
 8009242:	db04      	blt.n	800924e <_dtoa_r+0xa76>
 8009244:	9906      	ldr	r1, [sp, #24]
 8009246:	430b      	orrs	r3, r1
 8009248:	9904      	ldr	r1, [sp, #16]
 800924a:	430b      	orrs	r3, r1
 800924c:	d122      	bne.n	8009294 <_dtoa_r+0xabc>
 800924e:	2a00      	cmp	r2, #0
 8009250:	ddee      	ble.n	8009230 <_dtoa_r+0xa58>
 8009252:	ee18 1a10 	vmov	r1, s16
 8009256:	2201      	movs	r2, #1
 8009258:	4620      	mov	r0, r4
 800925a:	f000 fcf7 	bl	8009c4c <__lshift>
 800925e:	4631      	mov	r1, r6
 8009260:	ee08 0a10 	vmov	s16, r0
 8009264:	f000 fd62 	bl	8009d2c <__mcmp>
 8009268:	2800      	cmp	r0, #0
 800926a:	dc03      	bgt.n	8009274 <_dtoa_r+0xa9c>
 800926c:	d1e0      	bne.n	8009230 <_dtoa_r+0xa58>
 800926e:	f01a 0f01 	tst.w	sl, #1
 8009272:	d0dd      	beq.n	8009230 <_dtoa_r+0xa58>
 8009274:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009278:	d1d7      	bne.n	800922a <_dtoa_r+0xa52>
 800927a:	2339      	movs	r3, #57	; 0x39
 800927c:	f88b 3000 	strb.w	r3, [fp]
 8009280:	462b      	mov	r3, r5
 8009282:	461d      	mov	r5, r3
 8009284:	3b01      	subs	r3, #1
 8009286:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800928a:	2a39      	cmp	r2, #57	; 0x39
 800928c:	d071      	beq.n	8009372 <_dtoa_r+0xb9a>
 800928e:	3201      	adds	r2, #1
 8009290:	701a      	strb	r2, [r3, #0]
 8009292:	e746      	b.n	8009122 <_dtoa_r+0x94a>
 8009294:	2a00      	cmp	r2, #0
 8009296:	dd07      	ble.n	80092a8 <_dtoa_r+0xad0>
 8009298:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800929c:	d0ed      	beq.n	800927a <_dtoa_r+0xaa2>
 800929e:	f10a 0301 	add.w	r3, sl, #1
 80092a2:	f88b 3000 	strb.w	r3, [fp]
 80092a6:	e73c      	b.n	8009122 <_dtoa_r+0x94a>
 80092a8:	9b05      	ldr	r3, [sp, #20]
 80092aa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80092ae:	4599      	cmp	r9, r3
 80092b0:	d047      	beq.n	8009342 <_dtoa_r+0xb6a>
 80092b2:	ee18 1a10 	vmov	r1, s16
 80092b6:	2300      	movs	r3, #0
 80092b8:	220a      	movs	r2, #10
 80092ba:	4620      	mov	r0, r4
 80092bc:	f000 fb16 	bl	80098ec <__multadd>
 80092c0:	45b8      	cmp	r8, r7
 80092c2:	ee08 0a10 	vmov	s16, r0
 80092c6:	f04f 0300 	mov.w	r3, #0
 80092ca:	f04f 020a 	mov.w	r2, #10
 80092ce:	4641      	mov	r1, r8
 80092d0:	4620      	mov	r0, r4
 80092d2:	d106      	bne.n	80092e2 <_dtoa_r+0xb0a>
 80092d4:	f000 fb0a 	bl	80098ec <__multadd>
 80092d8:	4680      	mov	r8, r0
 80092da:	4607      	mov	r7, r0
 80092dc:	f109 0901 	add.w	r9, r9, #1
 80092e0:	e772      	b.n	80091c8 <_dtoa_r+0x9f0>
 80092e2:	f000 fb03 	bl	80098ec <__multadd>
 80092e6:	4639      	mov	r1, r7
 80092e8:	4680      	mov	r8, r0
 80092ea:	2300      	movs	r3, #0
 80092ec:	220a      	movs	r2, #10
 80092ee:	4620      	mov	r0, r4
 80092f0:	f000 fafc 	bl	80098ec <__multadd>
 80092f4:	4607      	mov	r7, r0
 80092f6:	e7f1      	b.n	80092dc <_dtoa_r+0xb04>
 80092f8:	9b03      	ldr	r3, [sp, #12]
 80092fa:	9302      	str	r3, [sp, #8]
 80092fc:	9d01      	ldr	r5, [sp, #4]
 80092fe:	ee18 0a10 	vmov	r0, s16
 8009302:	4631      	mov	r1, r6
 8009304:	f7ff f9da 	bl	80086bc <quorem>
 8009308:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800930c:	9b01      	ldr	r3, [sp, #4]
 800930e:	f805 ab01 	strb.w	sl, [r5], #1
 8009312:	1aea      	subs	r2, r5, r3
 8009314:	9b02      	ldr	r3, [sp, #8]
 8009316:	4293      	cmp	r3, r2
 8009318:	dd09      	ble.n	800932e <_dtoa_r+0xb56>
 800931a:	ee18 1a10 	vmov	r1, s16
 800931e:	2300      	movs	r3, #0
 8009320:	220a      	movs	r2, #10
 8009322:	4620      	mov	r0, r4
 8009324:	f000 fae2 	bl	80098ec <__multadd>
 8009328:	ee08 0a10 	vmov	s16, r0
 800932c:	e7e7      	b.n	80092fe <_dtoa_r+0xb26>
 800932e:	9b02      	ldr	r3, [sp, #8]
 8009330:	2b00      	cmp	r3, #0
 8009332:	bfc8      	it	gt
 8009334:	461d      	movgt	r5, r3
 8009336:	9b01      	ldr	r3, [sp, #4]
 8009338:	bfd8      	it	le
 800933a:	2501      	movle	r5, #1
 800933c:	441d      	add	r5, r3
 800933e:	f04f 0800 	mov.w	r8, #0
 8009342:	ee18 1a10 	vmov	r1, s16
 8009346:	2201      	movs	r2, #1
 8009348:	4620      	mov	r0, r4
 800934a:	f000 fc7f 	bl	8009c4c <__lshift>
 800934e:	4631      	mov	r1, r6
 8009350:	ee08 0a10 	vmov	s16, r0
 8009354:	f000 fcea 	bl	8009d2c <__mcmp>
 8009358:	2800      	cmp	r0, #0
 800935a:	dc91      	bgt.n	8009280 <_dtoa_r+0xaa8>
 800935c:	d102      	bne.n	8009364 <_dtoa_r+0xb8c>
 800935e:	f01a 0f01 	tst.w	sl, #1
 8009362:	d18d      	bne.n	8009280 <_dtoa_r+0xaa8>
 8009364:	462b      	mov	r3, r5
 8009366:	461d      	mov	r5, r3
 8009368:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800936c:	2a30      	cmp	r2, #48	; 0x30
 800936e:	d0fa      	beq.n	8009366 <_dtoa_r+0xb8e>
 8009370:	e6d7      	b.n	8009122 <_dtoa_r+0x94a>
 8009372:	9a01      	ldr	r2, [sp, #4]
 8009374:	429a      	cmp	r2, r3
 8009376:	d184      	bne.n	8009282 <_dtoa_r+0xaaa>
 8009378:	9b00      	ldr	r3, [sp, #0]
 800937a:	3301      	adds	r3, #1
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	2331      	movs	r3, #49	; 0x31
 8009380:	7013      	strb	r3, [r2, #0]
 8009382:	e6ce      	b.n	8009122 <_dtoa_r+0x94a>
 8009384:	4b09      	ldr	r3, [pc, #36]	; (80093ac <_dtoa_r+0xbd4>)
 8009386:	f7ff ba95 	b.w	80088b4 <_dtoa_r+0xdc>
 800938a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800938c:	2b00      	cmp	r3, #0
 800938e:	f47f aa6e 	bne.w	800886e <_dtoa_r+0x96>
 8009392:	4b07      	ldr	r3, [pc, #28]	; (80093b0 <_dtoa_r+0xbd8>)
 8009394:	f7ff ba8e 	b.w	80088b4 <_dtoa_r+0xdc>
 8009398:	9b02      	ldr	r3, [sp, #8]
 800939a:	2b00      	cmp	r3, #0
 800939c:	dcae      	bgt.n	80092fc <_dtoa_r+0xb24>
 800939e:	9b06      	ldr	r3, [sp, #24]
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	f73f aea8 	bgt.w	80090f6 <_dtoa_r+0x91e>
 80093a6:	e7a9      	b.n	80092fc <_dtoa_r+0xb24>
 80093a8:	0800b4bb 	.word	0x0800b4bb
 80093ac:	0800b418 	.word	0x0800b418
 80093b0:	0800b43c 	.word	0x0800b43c

080093b4 <__sflush_r>:
 80093b4:	898a      	ldrh	r2, [r1, #12]
 80093b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093ba:	4605      	mov	r5, r0
 80093bc:	0710      	lsls	r0, r2, #28
 80093be:	460c      	mov	r4, r1
 80093c0:	d458      	bmi.n	8009474 <__sflush_r+0xc0>
 80093c2:	684b      	ldr	r3, [r1, #4]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	dc05      	bgt.n	80093d4 <__sflush_r+0x20>
 80093c8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	dc02      	bgt.n	80093d4 <__sflush_r+0x20>
 80093ce:	2000      	movs	r0, #0
 80093d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093d6:	2e00      	cmp	r6, #0
 80093d8:	d0f9      	beq.n	80093ce <__sflush_r+0x1a>
 80093da:	2300      	movs	r3, #0
 80093dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093e0:	682f      	ldr	r7, [r5, #0]
 80093e2:	602b      	str	r3, [r5, #0]
 80093e4:	d032      	beq.n	800944c <__sflush_r+0x98>
 80093e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093e8:	89a3      	ldrh	r3, [r4, #12]
 80093ea:	075a      	lsls	r2, r3, #29
 80093ec:	d505      	bpl.n	80093fa <__sflush_r+0x46>
 80093ee:	6863      	ldr	r3, [r4, #4]
 80093f0:	1ac0      	subs	r0, r0, r3
 80093f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093f4:	b10b      	cbz	r3, 80093fa <__sflush_r+0x46>
 80093f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093f8:	1ac0      	subs	r0, r0, r3
 80093fa:	2300      	movs	r3, #0
 80093fc:	4602      	mov	r2, r0
 80093fe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009400:	6a21      	ldr	r1, [r4, #32]
 8009402:	4628      	mov	r0, r5
 8009404:	47b0      	blx	r6
 8009406:	1c43      	adds	r3, r0, #1
 8009408:	89a3      	ldrh	r3, [r4, #12]
 800940a:	d106      	bne.n	800941a <__sflush_r+0x66>
 800940c:	6829      	ldr	r1, [r5, #0]
 800940e:	291d      	cmp	r1, #29
 8009410:	d82c      	bhi.n	800946c <__sflush_r+0xb8>
 8009412:	4a2a      	ldr	r2, [pc, #168]	; (80094bc <__sflush_r+0x108>)
 8009414:	40ca      	lsrs	r2, r1
 8009416:	07d6      	lsls	r6, r2, #31
 8009418:	d528      	bpl.n	800946c <__sflush_r+0xb8>
 800941a:	2200      	movs	r2, #0
 800941c:	6062      	str	r2, [r4, #4]
 800941e:	04d9      	lsls	r1, r3, #19
 8009420:	6922      	ldr	r2, [r4, #16]
 8009422:	6022      	str	r2, [r4, #0]
 8009424:	d504      	bpl.n	8009430 <__sflush_r+0x7c>
 8009426:	1c42      	adds	r2, r0, #1
 8009428:	d101      	bne.n	800942e <__sflush_r+0x7a>
 800942a:	682b      	ldr	r3, [r5, #0]
 800942c:	b903      	cbnz	r3, 8009430 <__sflush_r+0x7c>
 800942e:	6560      	str	r0, [r4, #84]	; 0x54
 8009430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009432:	602f      	str	r7, [r5, #0]
 8009434:	2900      	cmp	r1, #0
 8009436:	d0ca      	beq.n	80093ce <__sflush_r+0x1a>
 8009438:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800943c:	4299      	cmp	r1, r3
 800943e:	d002      	beq.n	8009446 <__sflush_r+0x92>
 8009440:	4628      	mov	r0, r5
 8009442:	f000 fd8b 	bl	8009f5c <_free_r>
 8009446:	2000      	movs	r0, #0
 8009448:	6360      	str	r0, [r4, #52]	; 0x34
 800944a:	e7c1      	b.n	80093d0 <__sflush_r+0x1c>
 800944c:	6a21      	ldr	r1, [r4, #32]
 800944e:	2301      	movs	r3, #1
 8009450:	4628      	mov	r0, r5
 8009452:	47b0      	blx	r6
 8009454:	1c41      	adds	r1, r0, #1
 8009456:	d1c7      	bne.n	80093e8 <__sflush_r+0x34>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0c4      	beq.n	80093e8 <__sflush_r+0x34>
 800945e:	2b1d      	cmp	r3, #29
 8009460:	d001      	beq.n	8009466 <__sflush_r+0xb2>
 8009462:	2b16      	cmp	r3, #22
 8009464:	d101      	bne.n	800946a <__sflush_r+0xb6>
 8009466:	602f      	str	r7, [r5, #0]
 8009468:	e7b1      	b.n	80093ce <__sflush_r+0x1a>
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009470:	81a3      	strh	r3, [r4, #12]
 8009472:	e7ad      	b.n	80093d0 <__sflush_r+0x1c>
 8009474:	690f      	ldr	r7, [r1, #16]
 8009476:	2f00      	cmp	r7, #0
 8009478:	d0a9      	beq.n	80093ce <__sflush_r+0x1a>
 800947a:	0793      	lsls	r3, r2, #30
 800947c:	680e      	ldr	r6, [r1, #0]
 800947e:	bf08      	it	eq
 8009480:	694b      	ldreq	r3, [r1, #20]
 8009482:	600f      	str	r7, [r1, #0]
 8009484:	bf18      	it	ne
 8009486:	2300      	movne	r3, #0
 8009488:	eba6 0807 	sub.w	r8, r6, r7
 800948c:	608b      	str	r3, [r1, #8]
 800948e:	f1b8 0f00 	cmp.w	r8, #0
 8009492:	dd9c      	ble.n	80093ce <__sflush_r+0x1a>
 8009494:	6a21      	ldr	r1, [r4, #32]
 8009496:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009498:	4643      	mov	r3, r8
 800949a:	463a      	mov	r2, r7
 800949c:	4628      	mov	r0, r5
 800949e:	47b0      	blx	r6
 80094a0:	2800      	cmp	r0, #0
 80094a2:	dc06      	bgt.n	80094b2 <__sflush_r+0xfe>
 80094a4:	89a3      	ldrh	r3, [r4, #12]
 80094a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	f04f 30ff 	mov.w	r0, #4294967295
 80094b0:	e78e      	b.n	80093d0 <__sflush_r+0x1c>
 80094b2:	4407      	add	r7, r0
 80094b4:	eba8 0800 	sub.w	r8, r8, r0
 80094b8:	e7e9      	b.n	800948e <__sflush_r+0xda>
 80094ba:	bf00      	nop
 80094bc:	20400001 	.word	0x20400001

080094c0 <_fflush_r>:
 80094c0:	b538      	push	{r3, r4, r5, lr}
 80094c2:	690b      	ldr	r3, [r1, #16]
 80094c4:	4605      	mov	r5, r0
 80094c6:	460c      	mov	r4, r1
 80094c8:	b913      	cbnz	r3, 80094d0 <_fflush_r+0x10>
 80094ca:	2500      	movs	r5, #0
 80094cc:	4628      	mov	r0, r5
 80094ce:	bd38      	pop	{r3, r4, r5, pc}
 80094d0:	b118      	cbz	r0, 80094da <_fflush_r+0x1a>
 80094d2:	6983      	ldr	r3, [r0, #24]
 80094d4:	b90b      	cbnz	r3, 80094da <_fflush_r+0x1a>
 80094d6:	f000 f887 	bl	80095e8 <__sinit>
 80094da:	4b14      	ldr	r3, [pc, #80]	; (800952c <_fflush_r+0x6c>)
 80094dc:	429c      	cmp	r4, r3
 80094de:	d11b      	bne.n	8009518 <_fflush_r+0x58>
 80094e0:	686c      	ldr	r4, [r5, #4]
 80094e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d0ef      	beq.n	80094ca <_fflush_r+0xa>
 80094ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094ec:	07d0      	lsls	r0, r2, #31
 80094ee:	d404      	bmi.n	80094fa <_fflush_r+0x3a>
 80094f0:	0599      	lsls	r1, r3, #22
 80094f2:	d402      	bmi.n	80094fa <_fflush_r+0x3a>
 80094f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094f6:	f000 f91a 	bl	800972e <__retarget_lock_acquire_recursive>
 80094fa:	4628      	mov	r0, r5
 80094fc:	4621      	mov	r1, r4
 80094fe:	f7ff ff59 	bl	80093b4 <__sflush_r>
 8009502:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009504:	07da      	lsls	r2, r3, #31
 8009506:	4605      	mov	r5, r0
 8009508:	d4e0      	bmi.n	80094cc <_fflush_r+0xc>
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	059b      	lsls	r3, r3, #22
 800950e:	d4dd      	bmi.n	80094cc <_fflush_r+0xc>
 8009510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009512:	f000 f90d 	bl	8009730 <__retarget_lock_release_recursive>
 8009516:	e7d9      	b.n	80094cc <_fflush_r+0xc>
 8009518:	4b05      	ldr	r3, [pc, #20]	; (8009530 <_fflush_r+0x70>)
 800951a:	429c      	cmp	r4, r3
 800951c:	d101      	bne.n	8009522 <_fflush_r+0x62>
 800951e:	68ac      	ldr	r4, [r5, #8]
 8009520:	e7df      	b.n	80094e2 <_fflush_r+0x22>
 8009522:	4b04      	ldr	r3, [pc, #16]	; (8009534 <_fflush_r+0x74>)
 8009524:	429c      	cmp	r4, r3
 8009526:	bf08      	it	eq
 8009528:	68ec      	ldreq	r4, [r5, #12]
 800952a:	e7da      	b.n	80094e2 <_fflush_r+0x22>
 800952c:	0800b4ec 	.word	0x0800b4ec
 8009530:	0800b50c 	.word	0x0800b50c
 8009534:	0800b4cc 	.word	0x0800b4cc

08009538 <std>:
 8009538:	2300      	movs	r3, #0
 800953a:	b510      	push	{r4, lr}
 800953c:	4604      	mov	r4, r0
 800953e:	e9c0 3300 	strd	r3, r3, [r0]
 8009542:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009546:	6083      	str	r3, [r0, #8]
 8009548:	8181      	strh	r1, [r0, #12]
 800954a:	6643      	str	r3, [r0, #100]	; 0x64
 800954c:	81c2      	strh	r2, [r0, #14]
 800954e:	6183      	str	r3, [r0, #24]
 8009550:	4619      	mov	r1, r3
 8009552:	2208      	movs	r2, #8
 8009554:	305c      	adds	r0, #92	; 0x5c
 8009556:	f7fe faf1 	bl	8007b3c <memset>
 800955a:	4b05      	ldr	r3, [pc, #20]	; (8009570 <std+0x38>)
 800955c:	6263      	str	r3, [r4, #36]	; 0x24
 800955e:	4b05      	ldr	r3, [pc, #20]	; (8009574 <std+0x3c>)
 8009560:	62a3      	str	r3, [r4, #40]	; 0x28
 8009562:	4b05      	ldr	r3, [pc, #20]	; (8009578 <std+0x40>)
 8009564:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009566:	4b05      	ldr	r3, [pc, #20]	; (800957c <std+0x44>)
 8009568:	6224      	str	r4, [r4, #32]
 800956a:	6323      	str	r3, [r4, #48]	; 0x30
 800956c:	bd10      	pop	{r4, pc}
 800956e:	bf00      	nop
 8009570:	0800a3f1 	.word	0x0800a3f1
 8009574:	0800a413 	.word	0x0800a413
 8009578:	0800a44b 	.word	0x0800a44b
 800957c:	0800a46f 	.word	0x0800a46f

08009580 <_cleanup_r>:
 8009580:	4901      	ldr	r1, [pc, #4]	; (8009588 <_cleanup_r+0x8>)
 8009582:	f000 b8af 	b.w	80096e4 <_fwalk_reent>
 8009586:	bf00      	nop
 8009588:	080094c1 	.word	0x080094c1

0800958c <__sfmoreglue>:
 800958c:	b570      	push	{r4, r5, r6, lr}
 800958e:	2268      	movs	r2, #104	; 0x68
 8009590:	1e4d      	subs	r5, r1, #1
 8009592:	4355      	muls	r5, r2
 8009594:	460e      	mov	r6, r1
 8009596:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800959a:	f000 fd4b 	bl	800a034 <_malloc_r>
 800959e:	4604      	mov	r4, r0
 80095a0:	b140      	cbz	r0, 80095b4 <__sfmoreglue+0x28>
 80095a2:	2100      	movs	r1, #0
 80095a4:	e9c0 1600 	strd	r1, r6, [r0]
 80095a8:	300c      	adds	r0, #12
 80095aa:	60a0      	str	r0, [r4, #8]
 80095ac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095b0:	f7fe fac4 	bl	8007b3c <memset>
 80095b4:	4620      	mov	r0, r4
 80095b6:	bd70      	pop	{r4, r5, r6, pc}

080095b8 <__sfp_lock_acquire>:
 80095b8:	4801      	ldr	r0, [pc, #4]	; (80095c0 <__sfp_lock_acquire+0x8>)
 80095ba:	f000 b8b8 	b.w	800972e <__retarget_lock_acquire_recursive>
 80095be:	bf00      	nop
 80095c0:	20015909 	.word	0x20015909

080095c4 <__sfp_lock_release>:
 80095c4:	4801      	ldr	r0, [pc, #4]	; (80095cc <__sfp_lock_release+0x8>)
 80095c6:	f000 b8b3 	b.w	8009730 <__retarget_lock_release_recursive>
 80095ca:	bf00      	nop
 80095cc:	20015909 	.word	0x20015909

080095d0 <__sinit_lock_acquire>:
 80095d0:	4801      	ldr	r0, [pc, #4]	; (80095d8 <__sinit_lock_acquire+0x8>)
 80095d2:	f000 b8ac 	b.w	800972e <__retarget_lock_acquire_recursive>
 80095d6:	bf00      	nop
 80095d8:	2001590a 	.word	0x2001590a

080095dc <__sinit_lock_release>:
 80095dc:	4801      	ldr	r0, [pc, #4]	; (80095e4 <__sinit_lock_release+0x8>)
 80095de:	f000 b8a7 	b.w	8009730 <__retarget_lock_release_recursive>
 80095e2:	bf00      	nop
 80095e4:	2001590a 	.word	0x2001590a

080095e8 <__sinit>:
 80095e8:	b510      	push	{r4, lr}
 80095ea:	4604      	mov	r4, r0
 80095ec:	f7ff fff0 	bl	80095d0 <__sinit_lock_acquire>
 80095f0:	69a3      	ldr	r3, [r4, #24]
 80095f2:	b11b      	cbz	r3, 80095fc <__sinit+0x14>
 80095f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095f8:	f7ff bff0 	b.w	80095dc <__sinit_lock_release>
 80095fc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009600:	6523      	str	r3, [r4, #80]	; 0x50
 8009602:	4b13      	ldr	r3, [pc, #76]	; (8009650 <__sinit+0x68>)
 8009604:	4a13      	ldr	r2, [pc, #76]	; (8009654 <__sinit+0x6c>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	62a2      	str	r2, [r4, #40]	; 0x28
 800960a:	42a3      	cmp	r3, r4
 800960c:	bf04      	itt	eq
 800960e:	2301      	moveq	r3, #1
 8009610:	61a3      	streq	r3, [r4, #24]
 8009612:	4620      	mov	r0, r4
 8009614:	f000 f820 	bl	8009658 <__sfp>
 8009618:	6060      	str	r0, [r4, #4]
 800961a:	4620      	mov	r0, r4
 800961c:	f000 f81c 	bl	8009658 <__sfp>
 8009620:	60a0      	str	r0, [r4, #8]
 8009622:	4620      	mov	r0, r4
 8009624:	f000 f818 	bl	8009658 <__sfp>
 8009628:	2200      	movs	r2, #0
 800962a:	60e0      	str	r0, [r4, #12]
 800962c:	2104      	movs	r1, #4
 800962e:	6860      	ldr	r0, [r4, #4]
 8009630:	f7ff ff82 	bl	8009538 <std>
 8009634:	68a0      	ldr	r0, [r4, #8]
 8009636:	2201      	movs	r2, #1
 8009638:	2109      	movs	r1, #9
 800963a:	f7ff ff7d 	bl	8009538 <std>
 800963e:	68e0      	ldr	r0, [r4, #12]
 8009640:	2202      	movs	r2, #2
 8009642:	2112      	movs	r1, #18
 8009644:	f7ff ff78 	bl	8009538 <std>
 8009648:	2301      	movs	r3, #1
 800964a:	61a3      	str	r3, [r4, #24]
 800964c:	e7d2      	b.n	80095f4 <__sinit+0xc>
 800964e:	bf00      	nop
 8009650:	0800b404 	.word	0x0800b404
 8009654:	08009581 	.word	0x08009581

08009658 <__sfp>:
 8009658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800965a:	4607      	mov	r7, r0
 800965c:	f7ff ffac 	bl	80095b8 <__sfp_lock_acquire>
 8009660:	4b1e      	ldr	r3, [pc, #120]	; (80096dc <__sfp+0x84>)
 8009662:	681e      	ldr	r6, [r3, #0]
 8009664:	69b3      	ldr	r3, [r6, #24]
 8009666:	b913      	cbnz	r3, 800966e <__sfp+0x16>
 8009668:	4630      	mov	r0, r6
 800966a:	f7ff ffbd 	bl	80095e8 <__sinit>
 800966e:	3648      	adds	r6, #72	; 0x48
 8009670:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009674:	3b01      	subs	r3, #1
 8009676:	d503      	bpl.n	8009680 <__sfp+0x28>
 8009678:	6833      	ldr	r3, [r6, #0]
 800967a:	b30b      	cbz	r3, 80096c0 <__sfp+0x68>
 800967c:	6836      	ldr	r6, [r6, #0]
 800967e:	e7f7      	b.n	8009670 <__sfp+0x18>
 8009680:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009684:	b9d5      	cbnz	r5, 80096bc <__sfp+0x64>
 8009686:	4b16      	ldr	r3, [pc, #88]	; (80096e0 <__sfp+0x88>)
 8009688:	60e3      	str	r3, [r4, #12]
 800968a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800968e:	6665      	str	r5, [r4, #100]	; 0x64
 8009690:	f000 f84c 	bl	800972c <__retarget_lock_init_recursive>
 8009694:	f7ff ff96 	bl	80095c4 <__sfp_lock_release>
 8009698:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800969c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80096a0:	6025      	str	r5, [r4, #0]
 80096a2:	61a5      	str	r5, [r4, #24]
 80096a4:	2208      	movs	r2, #8
 80096a6:	4629      	mov	r1, r5
 80096a8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096ac:	f7fe fa46 	bl	8007b3c <memset>
 80096b0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096b4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096b8:	4620      	mov	r0, r4
 80096ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096bc:	3468      	adds	r4, #104	; 0x68
 80096be:	e7d9      	b.n	8009674 <__sfp+0x1c>
 80096c0:	2104      	movs	r1, #4
 80096c2:	4638      	mov	r0, r7
 80096c4:	f7ff ff62 	bl	800958c <__sfmoreglue>
 80096c8:	4604      	mov	r4, r0
 80096ca:	6030      	str	r0, [r6, #0]
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d1d5      	bne.n	800967c <__sfp+0x24>
 80096d0:	f7ff ff78 	bl	80095c4 <__sfp_lock_release>
 80096d4:	230c      	movs	r3, #12
 80096d6:	603b      	str	r3, [r7, #0]
 80096d8:	e7ee      	b.n	80096b8 <__sfp+0x60>
 80096da:	bf00      	nop
 80096dc:	0800b404 	.word	0x0800b404
 80096e0:	ffff0001 	.word	0xffff0001

080096e4 <_fwalk_reent>:
 80096e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096e8:	4606      	mov	r6, r0
 80096ea:	4688      	mov	r8, r1
 80096ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096f0:	2700      	movs	r7, #0
 80096f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80096f6:	f1b9 0901 	subs.w	r9, r9, #1
 80096fa:	d505      	bpl.n	8009708 <_fwalk_reent+0x24>
 80096fc:	6824      	ldr	r4, [r4, #0]
 80096fe:	2c00      	cmp	r4, #0
 8009700:	d1f7      	bne.n	80096f2 <_fwalk_reent+0xe>
 8009702:	4638      	mov	r0, r7
 8009704:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009708:	89ab      	ldrh	r3, [r5, #12]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d907      	bls.n	800971e <_fwalk_reent+0x3a>
 800970e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009712:	3301      	adds	r3, #1
 8009714:	d003      	beq.n	800971e <_fwalk_reent+0x3a>
 8009716:	4629      	mov	r1, r5
 8009718:	4630      	mov	r0, r6
 800971a:	47c0      	blx	r8
 800971c:	4307      	orrs	r7, r0
 800971e:	3568      	adds	r5, #104	; 0x68
 8009720:	e7e9      	b.n	80096f6 <_fwalk_reent+0x12>
	...

08009724 <_localeconv_r>:
 8009724:	4800      	ldr	r0, [pc, #0]	; (8009728 <_localeconv_r+0x4>)
 8009726:	4770      	bx	lr
 8009728:	200001a0 	.word	0x200001a0

0800972c <__retarget_lock_init_recursive>:
 800972c:	4770      	bx	lr

0800972e <__retarget_lock_acquire_recursive>:
 800972e:	4770      	bx	lr

08009730 <__retarget_lock_release_recursive>:
 8009730:	4770      	bx	lr

08009732 <__swhatbuf_r>:
 8009732:	b570      	push	{r4, r5, r6, lr}
 8009734:	460e      	mov	r6, r1
 8009736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800973a:	2900      	cmp	r1, #0
 800973c:	b096      	sub	sp, #88	; 0x58
 800973e:	4614      	mov	r4, r2
 8009740:	461d      	mov	r5, r3
 8009742:	da08      	bge.n	8009756 <__swhatbuf_r+0x24>
 8009744:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009748:	2200      	movs	r2, #0
 800974a:	602a      	str	r2, [r5, #0]
 800974c:	061a      	lsls	r2, r3, #24
 800974e:	d410      	bmi.n	8009772 <__swhatbuf_r+0x40>
 8009750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009754:	e00e      	b.n	8009774 <__swhatbuf_r+0x42>
 8009756:	466a      	mov	r2, sp
 8009758:	f000 fee0 	bl	800a51c <_fstat_r>
 800975c:	2800      	cmp	r0, #0
 800975e:	dbf1      	blt.n	8009744 <__swhatbuf_r+0x12>
 8009760:	9a01      	ldr	r2, [sp, #4]
 8009762:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009766:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800976a:	425a      	negs	r2, r3
 800976c:	415a      	adcs	r2, r3
 800976e:	602a      	str	r2, [r5, #0]
 8009770:	e7ee      	b.n	8009750 <__swhatbuf_r+0x1e>
 8009772:	2340      	movs	r3, #64	; 0x40
 8009774:	2000      	movs	r0, #0
 8009776:	6023      	str	r3, [r4, #0]
 8009778:	b016      	add	sp, #88	; 0x58
 800977a:	bd70      	pop	{r4, r5, r6, pc}

0800977c <__smakebuf_r>:
 800977c:	898b      	ldrh	r3, [r1, #12]
 800977e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009780:	079d      	lsls	r5, r3, #30
 8009782:	4606      	mov	r6, r0
 8009784:	460c      	mov	r4, r1
 8009786:	d507      	bpl.n	8009798 <__smakebuf_r+0x1c>
 8009788:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800978c:	6023      	str	r3, [r4, #0]
 800978e:	6123      	str	r3, [r4, #16]
 8009790:	2301      	movs	r3, #1
 8009792:	6163      	str	r3, [r4, #20]
 8009794:	b002      	add	sp, #8
 8009796:	bd70      	pop	{r4, r5, r6, pc}
 8009798:	ab01      	add	r3, sp, #4
 800979a:	466a      	mov	r2, sp
 800979c:	f7ff ffc9 	bl	8009732 <__swhatbuf_r>
 80097a0:	9900      	ldr	r1, [sp, #0]
 80097a2:	4605      	mov	r5, r0
 80097a4:	4630      	mov	r0, r6
 80097a6:	f000 fc45 	bl	800a034 <_malloc_r>
 80097aa:	b948      	cbnz	r0, 80097c0 <__smakebuf_r+0x44>
 80097ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097b0:	059a      	lsls	r2, r3, #22
 80097b2:	d4ef      	bmi.n	8009794 <__smakebuf_r+0x18>
 80097b4:	f023 0303 	bic.w	r3, r3, #3
 80097b8:	f043 0302 	orr.w	r3, r3, #2
 80097bc:	81a3      	strh	r3, [r4, #12]
 80097be:	e7e3      	b.n	8009788 <__smakebuf_r+0xc>
 80097c0:	4b0d      	ldr	r3, [pc, #52]	; (80097f8 <__smakebuf_r+0x7c>)
 80097c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80097c4:	89a3      	ldrh	r3, [r4, #12]
 80097c6:	6020      	str	r0, [r4, #0]
 80097c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097cc:	81a3      	strh	r3, [r4, #12]
 80097ce:	9b00      	ldr	r3, [sp, #0]
 80097d0:	6163      	str	r3, [r4, #20]
 80097d2:	9b01      	ldr	r3, [sp, #4]
 80097d4:	6120      	str	r0, [r4, #16]
 80097d6:	b15b      	cbz	r3, 80097f0 <__smakebuf_r+0x74>
 80097d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097dc:	4630      	mov	r0, r6
 80097de:	f000 feaf 	bl	800a540 <_isatty_r>
 80097e2:	b128      	cbz	r0, 80097f0 <__smakebuf_r+0x74>
 80097e4:	89a3      	ldrh	r3, [r4, #12]
 80097e6:	f023 0303 	bic.w	r3, r3, #3
 80097ea:	f043 0301 	orr.w	r3, r3, #1
 80097ee:	81a3      	strh	r3, [r4, #12]
 80097f0:	89a0      	ldrh	r0, [r4, #12]
 80097f2:	4305      	orrs	r5, r0
 80097f4:	81a5      	strh	r5, [r4, #12]
 80097f6:	e7cd      	b.n	8009794 <__smakebuf_r+0x18>
 80097f8:	08009581 	.word	0x08009581

080097fc <malloc>:
 80097fc:	4b02      	ldr	r3, [pc, #8]	; (8009808 <malloc+0xc>)
 80097fe:	4601      	mov	r1, r0
 8009800:	6818      	ldr	r0, [r3, #0]
 8009802:	f000 bc17 	b.w	800a034 <_malloc_r>
 8009806:	bf00      	nop
 8009808:	2000004c 	.word	0x2000004c

0800980c <memcpy>:
 800980c:	440a      	add	r2, r1
 800980e:	4291      	cmp	r1, r2
 8009810:	f100 33ff 	add.w	r3, r0, #4294967295
 8009814:	d100      	bne.n	8009818 <memcpy+0xc>
 8009816:	4770      	bx	lr
 8009818:	b510      	push	{r4, lr}
 800981a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800981e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009822:	4291      	cmp	r1, r2
 8009824:	d1f9      	bne.n	800981a <memcpy+0xe>
 8009826:	bd10      	pop	{r4, pc}

08009828 <_Balloc>:
 8009828:	b570      	push	{r4, r5, r6, lr}
 800982a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800982c:	4604      	mov	r4, r0
 800982e:	460d      	mov	r5, r1
 8009830:	b976      	cbnz	r6, 8009850 <_Balloc+0x28>
 8009832:	2010      	movs	r0, #16
 8009834:	f7ff ffe2 	bl	80097fc <malloc>
 8009838:	4602      	mov	r2, r0
 800983a:	6260      	str	r0, [r4, #36]	; 0x24
 800983c:	b920      	cbnz	r0, 8009848 <_Balloc+0x20>
 800983e:	4b18      	ldr	r3, [pc, #96]	; (80098a0 <_Balloc+0x78>)
 8009840:	4818      	ldr	r0, [pc, #96]	; (80098a4 <_Balloc+0x7c>)
 8009842:	2166      	movs	r1, #102	; 0x66
 8009844:	f000 fe2a 	bl	800a49c <__assert_func>
 8009848:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800984c:	6006      	str	r6, [r0, #0]
 800984e:	60c6      	str	r6, [r0, #12]
 8009850:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009852:	68f3      	ldr	r3, [r6, #12]
 8009854:	b183      	cbz	r3, 8009878 <_Balloc+0x50>
 8009856:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009858:	68db      	ldr	r3, [r3, #12]
 800985a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800985e:	b9b8      	cbnz	r0, 8009890 <_Balloc+0x68>
 8009860:	2101      	movs	r1, #1
 8009862:	fa01 f605 	lsl.w	r6, r1, r5
 8009866:	1d72      	adds	r2, r6, #5
 8009868:	0092      	lsls	r2, r2, #2
 800986a:	4620      	mov	r0, r4
 800986c:	f000 fb60 	bl	8009f30 <_calloc_r>
 8009870:	b160      	cbz	r0, 800988c <_Balloc+0x64>
 8009872:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009876:	e00e      	b.n	8009896 <_Balloc+0x6e>
 8009878:	2221      	movs	r2, #33	; 0x21
 800987a:	2104      	movs	r1, #4
 800987c:	4620      	mov	r0, r4
 800987e:	f000 fb57 	bl	8009f30 <_calloc_r>
 8009882:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009884:	60f0      	str	r0, [r6, #12]
 8009886:	68db      	ldr	r3, [r3, #12]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1e4      	bne.n	8009856 <_Balloc+0x2e>
 800988c:	2000      	movs	r0, #0
 800988e:	bd70      	pop	{r4, r5, r6, pc}
 8009890:	6802      	ldr	r2, [r0, #0]
 8009892:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009896:	2300      	movs	r3, #0
 8009898:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800989c:	e7f7      	b.n	800988e <_Balloc+0x66>
 800989e:	bf00      	nop
 80098a0:	0800b449 	.word	0x0800b449
 80098a4:	0800b52c 	.word	0x0800b52c

080098a8 <_Bfree>:
 80098a8:	b570      	push	{r4, r5, r6, lr}
 80098aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098ac:	4605      	mov	r5, r0
 80098ae:	460c      	mov	r4, r1
 80098b0:	b976      	cbnz	r6, 80098d0 <_Bfree+0x28>
 80098b2:	2010      	movs	r0, #16
 80098b4:	f7ff ffa2 	bl	80097fc <malloc>
 80098b8:	4602      	mov	r2, r0
 80098ba:	6268      	str	r0, [r5, #36]	; 0x24
 80098bc:	b920      	cbnz	r0, 80098c8 <_Bfree+0x20>
 80098be:	4b09      	ldr	r3, [pc, #36]	; (80098e4 <_Bfree+0x3c>)
 80098c0:	4809      	ldr	r0, [pc, #36]	; (80098e8 <_Bfree+0x40>)
 80098c2:	218a      	movs	r1, #138	; 0x8a
 80098c4:	f000 fdea 	bl	800a49c <__assert_func>
 80098c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098cc:	6006      	str	r6, [r0, #0]
 80098ce:	60c6      	str	r6, [r0, #12]
 80098d0:	b13c      	cbz	r4, 80098e2 <_Bfree+0x3a>
 80098d2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80098d4:	6862      	ldr	r2, [r4, #4]
 80098d6:	68db      	ldr	r3, [r3, #12]
 80098d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098dc:	6021      	str	r1, [r4, #0]
 80098de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098e2:	bd70      	pop	{r4, r5, r6, pc}
 80098e4:	0800b449 	.word	0x0800b449
 80098e8:	0800b52c 	.word	0x0800b52c

080098ec <__multadd>:
 80098ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f0:	690d      	ldr	r5, [r1, #16]
 80098f2:	4607      	mov	r7, r0
 80098f4:	460c      	mov	r4, r1
 80098f6:	461e      	mov	r6, r3
 80098f8:	f101 0c14 	add.w	ip, r1, #20
 80098fc:	2000      	movs	r0, #0
 80098fe:	f8dc 3000 	ldr.w	r3, [ip]
 8009902:	b299      	uxth	r1, r3
 8009904:	fb02 6101 	mla	r1, r2, r1, r6
 8009908:	0c1e      	lsrs	r6, r3, #16
 800990a:	0c0b      	lsrs	r3, r1, #16
 800990c:	fb02 3306 	mla	r3, r2, r6, r3
 8009910:	b289      	uxth	r1, r1
 8009912:	3001      	adds	r0, #1
 8009914:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009918:	4285      	cmp	r5, r0
 800991a:	f84c 1b04 	str.w	r1, [ip], #4
 800991e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009922:	dcec      	bgt.n	80098fe <__multadd+0x12>
 8009924:	b30e      	cbz	r6, 800996a <__multadd+0x7e>
 8009926:	68a3      	ldr	r3, [r4, #8]
 8009928:	42ab      	cmp	r3, r5
 800992a:	dc19      	bgt.n	8009960 <__multadd+0x74>
 800992c:	6861      	ldr	r1, [r4, #4]
 800992e:	4638      	mov	r0, r7
 8009930:	3101      	adds	r1, #1
 8009932:	f7ff ff79 	bl	8009828 <_Balloc>
 8009936:	4680      	mov	r8, r0
 8009938:	b928      	cbnz	r0, 8009946 <__multadd+0x5a>
 800993a:	4602      	mov	r2, r0
 800993c:	4b0c      	ldr	r3, [pc, #48]	; (8009970 <__multadd+0x84>)
 800993e:	480d      	ldr	r0, [pc, #52]	; (8009974 <__multadd+0x88>)
 8009940:	21b5      	movs	r1, #181	; 0xb5
 8009942:	f000 fdab 	bl	800a49c <__assert_func>
 8009946:	6922      	ldr	r2, [r4, #16]
 8009948:	3202      	adds	r2, #2
 800994a:	f104 010c 	add.w	r1, r4, #12
 800994e:	0092      	lsls	r2, r2, #2
 8009950:	300c      	adds	r0, #12
 8009952:	f7ff ff5b 	bl	800980c <memcpy>
 8009956:	4621      	mov	r1, r4
 8009958:	4638      	mov	r0, r7
 800995a:	f7ff ffa5 	bl	80098a8 <_Bfree>
 800995e:	4644      	mov	r4, r8
 8009960:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009964:	3501      	adds	r5, #1
 8009966:	615e      	str	r6, [r3, #20]
 8009968:	6125      	str	r5, [r4, #16]
 800996a:	4620      	mov	r0, r4
 800996c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009970:	0800b4bb 	.word	0x0800b4bb
 8009974:	0800b52c 	.word	0x0800b52c

08009978 <__hi0bits>:
 8009978:	0c03      	lsrs	r3, r0, #16
 800997a:	041b      	lsls	r3, r3, #16
 800997c:	b9d3      	cbnz	r3, 80099b4 <__hi0bits+0x3c>
 800997e:	0400      	lsls	r0, r0, #16
 8009980:	2310      	movs	r3, #16
 8009982:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009986:	bf04      	itt	eq
 8009988:	0200      	lsleq	r0, r0, #8
 800998a:	3308      	addeq	r3, #8
 800998c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009990:	bf04      	itt	eq
 8009992:	0100      	lsleq	r0, r0, #4
 8009994:	3304      	addeq	r3, #4
 8009996:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800999a:	bf04      	itt	eq
 800999c:	0080      	lsleq	r0, r0, #2
 800999e:	3302      	addeq	r3, #2
 80099a0:	2800      	cmp	r0, #0
 80099a2:	db05      	blt.n	80099b0 <__hi0bits+0x38>
 80099a4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80099a8:	f103 0301 	add.w	r3, r3, #1
 80099ac:	bf08      	it	eq
 80099ae:	2320      	moveq	r3, #32
 80099b0:	4618      	mov	r0, r3
 80099b2:	4770      	bx	lr
 80099b4:	2300      	movs	r3, #0
 80099b6:	e7e4      	b.n	8009982 <__hi0bits+0xa>

080099b8 <__lo0bits>:
 80099b8:	6803      	ldr	r3, [r0, #0]
 80099ba:	f013 0207 	ands.w	r2, r3, #7
 80099be:	4601      	mov	r1, r0
 80099c0:	d00b      	beq.n	80099da <__lo0bits+0x22>
 80099c2:	07da      	lsls	r2, r3, #31
 80099c4:	d423      	bmi.n	8009a0e <__lo0bits+0x56>
 80099c6:	0798      	lsls	r0, r3, #30
 80099c8:	bf49      	itett	mi
 80099ca:	085b      	lsrmi	r3, r3, #1
 80099cc:	089b      	lsrpl	r3, r3, #2
 80099ce:	2001      	movmi	r0, #1
 80099d0:	600b      	strmi	r3, [r1, #0]
 80099d2:	bf5c      	itt	pl
 80099d4:	600b      	strpl	r3, [r1, #0]
 80099d6:	2002      	movpl	r0, #2
 80099d8:	4770      	bx	lr
 80099da:	b298      	uxth	r0, r3
 80099dc:	b9a8      	cbnz	r0, 8009a0a <__lo0bits+0x52>
 80099de:	0c1b      	lsrs	r3, r3, #16
 80099e0:	2010      	movs	r0, #16
 80099e2:	b2da      	uxtb	r2, r3
 80099e4:	b90a      	cbnz	r2, 80099ea <__lo0bits+0x32>
 80099e6:	3008      	adds	r0, #8
 80099e8:	0a1b      	lsrs	r3, r3, #8
 80099ea:	071a      	lsls	r2, r3, #28
 80099ec:	bf04      	itt	eq
 80099ee:	091b      	lsreq	r3, r3, #4
 80099f0:	3004      	addeq	r0, #4
 80099f2:	079a      	lsls	r2, r3, #30
 80099f4:	bf04      	itt	eq
 80099f6:	089b      	lsreq	r3, r3, #2
 80099f8:	3002      	addeq	r0, #2
 80099fa:	07da      	lsls	r2, r3, #31
 80099fc:	d403      	bmi.n	8009a06 <__lo0bits+0x4e>
 80099fe:	085b      	lsrs	r3, r3, #1
 8009a00:	f100 0001 	add.w	r0, r0, #1
 8009a04:	d005      	beq.n	8009a12 <__lo0bits+0x5a>
 8009a06:	600b      	str	r3, [r1, #0]
 8009a08:	4770      	bx	lr
 8009a0a:	4610      	mov	r0, r2
 8009a0c:	e7e9      	b.n	80099e2 <__lo0bits+0x2a>
 8009a0e:	2000      	movs	r0, #0
 8009a10:	4770      	bx	lr
 8009a12:	2020      	movs	r0, #32
 8009a14:	4770      	bx	lr
	...

08009a18 <__i2b>:
 8009a18:	b510      	push	{r4, lr}
 8009a1a:	460c      	mov	r4, r1
 8009a1c:	2101      	movs	r1, #1
 8009a1e:	f7ff ff03 	bl	8009828 <_Balloc>
 8009a22:	4602      	mov	r2, r0
 8009a24:	b928      	cbnz	r0, 8009a32 <__i2b+0x1a>
 8009a26:	4b05      	ldr	r3, [pc, #20]	; (8009a3c <__i2b+0x24>)
 8009a28:	4805      	ldr	r0, [pc, #20]	; (8009a40 <__i2b+0x28>)
 8009a2a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009a2e:	f000 fd35 	bl	800a49c <__assert_func>
 8009a32:	2301      	movs	r3, #1
 8009a34:	6144      	str	r4, [r0, #20]
 8009a36:	6103      	str	r3, [r0, #16]
 8009a38:	bd10      	pop	{r4, pc}
 8009a3a:	bf00      	nop
 8009a3c:	0800b4bb 	.word	0x0800b4bb
 8009a40:	0800b52c 	.word	0x0800b52c

08009a44 <__multiply>:
 8009a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a48:	4691      	mov	r9, r2
 8009a4a:	690a      	ldr	r2, [r1, #16]
 8009a4c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	bfb8      	it	lt
 8009a54:	460b      	movlt	r3, r1
 8009a56:	460c      	mov	r4, r1
 8009a58:	bfbc      	itt	lt
 8009a5a:	464c      	movlt	r4, r9
 8009a5c:	4699      	movlt	r9, r3
 8009a5e:	6927      	ldr	r7, [r4, #16]
 8009a60:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009a64:	68a3      	ldr	r3, [r4, #8]
 8009a66:	6861      	ldr	r1, [r4, #4]
 8009a68:	eb07 060a 	add.w	r6, r7, sl
 8009a6c:	42b3      	cmp	r3, r6
 8009a6e:	b085      	sub	sp, #20
 8009a70:	bfb8      	it	lt
 8009a72:	3101      	addlt	r1, #1
 8009a74:	f7ff fed8 	bl	8009828 <_Balloc>
 8009a78:	b930      	cbnz	r0, 8009a88 <__multiply+0x44>
 8009a7a:	4602      	mov	r2, r0
 8009a7c:	4b44      	ldr	r3, [pc, #272]	; (8009b90 <__multiply+0x14c>)
 8009a7e:	4845      	ldr	r0, [pc, #276]	; (8009b94 <__multiply+0x150>)
 8009a80:	f240 115d 	movw	r1, #349	; 0x15d
 8009a84:	f000 fd0a 	bl	800a49c <__assert_func>
 8009a88:	f100 0514 	add.w	r5, r0, #20
 8009a8c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009a90:	462b      	mov	r3, r5
 8009a92:	2200      	movs	r2, #0
 8009a94:	4543      	cmp	r3, r8
 8009a96:	d321      	bcc.n	8009adc <__multiply+0x98>
 8009a98:	f104 0314 	add.w	r3, r4, #20
 8009a9c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009aa0:	f109 0314 	add.w	r3, r9, #20
 8009aa4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009aa8:	9202      	str	r2, [sp, #8]
 8009aaa:	1b3a      	subs	r2, r7, r4
 8009aac:	3a15      	subs	r2, #21
 8009aae:	f022 0203 	bic.w	r2, r2, #3
 8009ab2:	3204      	adds	r2, #4
 8009ab4:	f104 0115 	add.w	r1, r4, #21
 8009ab8:	428f      	cmp	r7, r1
 8009aba:	bf38      	it	cc
 8009abc:	2204      	movcc	r2, #4
 8009abe:	9201      	str	r2, [sp, #4]
 8009ac0:	9a02      	ldr	r2, [sp, #8]
 8009ac2:	9303      	str	r3, [sp, #12]
 8009ac4:	429a      	cmp	r2, r3
 8009ac6:	d80c      	bhi.n	8009ae2 <__multiply+0x9e>
 8009ac8:	2e00      	cmp	r6, #0
 8009aca:	dd03      	ble.n	8009ad4 <__multiply+0x90>
 8009acc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d05a      	beq.n	8009b8a <__multiply+0x146>
 8009ad4:	6106      	str	r6, [r0, #16]
 8009ad6:	b005      	add	sp, #20
 8009ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009adc:	f843 2b04 	str.w	r2, [r3], #4
 8009ae0:	e7d8      	b.n	8009a94 <__multiply+0x50>
 8009ae2:	f8b3 a000 	ldrh.w	sl, [r3]
 8009ae6:	f1ba 0f00 	cmp.w	sl, #0
 8009aea:	d024      	beq.n	8009b36 <__multiply+0xf2>
 8009aec:	f104 0e14 	add.w	lr, r4, #20
 8009af0:	46a9      	mov	r9, r5
 8009af2:	f04f 0c00 	mov.w	ip, #0
 8009af6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009afa:	f8d9 1000 	ldr.w	r1, [r9]
 8009afe:	fa1f fb82 	uxth.w	fp, r2
 8009b02:	b289      	uxth	r1, r1
 8009b04:	fb0a 110b 	mla	r1, sl, fp, r1
 8009b08:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009b0c:	f8d9 2000 	ldr.w	r2, [r9]
 8009b10:	4461      	add	r1, ip
 8009b12:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b16:	fb0a c20b 	mla	r2, sl, fp, ip
 8009b1a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009b1e:	b289      	uxth	r1, r1
 8009b20:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009b24:	4577      	cmp	r7, lr
 8009b26:	f849 1b04 	str.w	r1, [r9], #4
 8009b2a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009b2e:	d8e2      	bhi.n	8009af6 <__multiply+0xb2>
 8009b30:	9a01      	ldr	r2, [sp, #4]
 8009b32:	f845 c002 	str.w	ip, [r5, r2]
 8009b36:	9a03      	ldr	r2, [sp, #12]
 8009b38:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009b3c:	3304      	adds	r3, #4
 8009b3e:	f1b9 0f00 	cmp.w	r9, #0
 8009b42:	d020      	beq.n	8009b86 <__multiply+0x142>
 8009b44:	6829      	ldr	r1, [r5, #0]
 8009b46:	f104 0c14 	add.w	ip, r4, #20
 8009b4a:	46ae      	mov	lr, r5
 8009b4c:	f04f 0a00 	mov.w	sl, #0
 8009b50:	f8bc b000 	ldrh.w	fp, [ip]
 8009b54:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009b58:	fb09 220b 	mla	r2, r9, fp, r2
 8009b5c:	4492      	add	sl, r2
 8009b5e:	b289      	uxth	r1, r1
 8009b60:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009b64:	f84e 1b04 	str.w	r1, [lr], #4
 8009b68:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009b6c:	f8be 1000 	ldrh.w	r1, [lr]
 8009b70:	0c12      	lsrs	r2, r2, #16
 8009b72:	fb09 1102 	mla	r1, r9, r2, r1
 8009b76:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009b7a:	4567      	cmp	r7, ip
 8009b7c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009b80:	d8e6      	bhi.n	8009b50 <__multiply+0x10c>
 8009b82:	9a01      	ldr	r2, [sp, #4]
 8009b84:	50a9      	str	r1, [r5, r2]
 8009b86:	3504      	adds	r5, #4
 8009b88:	e79a      	b.n	8009ac0 <__multiply+0x7c>
 8009b8a:	3e01      	subs	r6, #1
 8009b8c:	e79c      	b.n	8009ac8 <__multiply+0x84>
 8009b8e:	bf00      	nop
 8009b90:	0800b4bb 	.word	0x0800b4bb
 8009b94:	0800b52c 	.word	0x0800b52c

08009b98 <__pow5mult>:
 8009b98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b9c:	4615      	mov	r5, r2
 8009b9e:	f012 0203 	ands.w	r2, r2, #3
 8009ba2:	4606      	mov	r6, r0
 8009ba4:	460f      	mov	r7, r1
 8009ba6:	d007      	beq.n	8009bb8 <__pow5mult+0x20>
 8009ba8:	4c25      	ldr	r4, [pc, #148]	; (8009c40 <__pow5mult+0xa8>)
 8009baa:	3a01      	subs	r2, #1
 8009bac:	2300      	movs	r3, #0
 8009bae:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009bb2:	f7ff fe9b 	bl	80098ec <__multadd>
 8009bb6:	4607      	mov	r7, r0
 8009bb8:	10ad      	asrs	r5, r5, #2
 8009bba:	d03d      	beq.n	8009c38 <__pow5mult+0xa0>
 8009bbc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009bbe:	b97c      	cbnz	r4, 8009be0 <__pow5mult+0x48>
 8009bc0:	2010      	movs	r0, #16
 8009bc2:	f7ff fe1b 	bl	80097fc <malloc>
 8009bc6:	4602      	mov	r2, r0
 8009bc8:	6270      	str	r0, [r6, #36]	; 0x24
 8009bca:	b928      	cbnz	r0, 8009bd8 <__pow5mult+0x40>
 8009bcc:	4b1d      	ldr	r3, [pc, #116]	; (8009c44 <__pow5mult+0xac>)
 8009bce:	481e      	ldr	r0, [pc, #120]	; (8009c48 <__pow5mult+0xb0>)
 8009bd0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009bd4:	f000 fc62 	bl	800a49c <__assert_func>
 8009bd8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009bdc:	6004      	str	r4, [r0, #0]
 8009bde:	60c4      	str	r4, [r0, #12]
 8009be0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009be4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009be8:	b94c      	cbnz	r4, 8009bfe <__pow5mult+0x66>
 8009bea:	f240 2171 	movw	r1, #625	; 0x271
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ff12 	bl	8009a18 <__i2b>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bfa:	4604      	mov	r4, r0
 8009bfc:	6003      	str	r3, [r0, #0]
 8009bfe:	f04f 0900 	mov.w	r9, #0
 8009c02:	07eb      	lsls	r3, r5, #31
 8009c04:	d50a      	bpl.n	8009c1c <__pow5mult+0x84>
 8009c06:	4639      	mov	r1, r7
 8009c08:	4622      	mov	r2, r4
 8009c0a:	4630      	mov	r0, r6
 8009c0c:	f7ff ff1a 	bl	8009a44 <__multiply>
 8009c10:	4639      	mov	r1, r7
 8009c12:	4680      	mov	r8, r0
 8009c14:	4630      	mov	r0, r6
 8009c16:	f7ff fe47 	bl	80098a8 <_Bfree>
 8009c1a:	4647      	mov	r7, r8
 8009c1c:	106d      	asrs	r5, r5, #1
 8009c1e:	d00b      	beq.n	8009c38 <__pow5mult+0xa0>
 8009c20:	6820      	ldr	r0, [r4, #0]
 8009c22:	b938      	cbnz	r0, 8009c34 <__pow5mult+0x9c>
 8009c24:	4622      	mov	r2, r4
 8009c26:	4621      	mov	r1, r4
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7ff ff0b 	bl	8009a44 <__multiply>
 8009c2e:	6020      	str	r0, [r4, #0]
 8009c30:	f8c0 9000 	str.w	r9, [r0]
 8009c34:	4604      	mov	r4, r0
 8009c36:	e7e4      	b.n	8009c02 <__pow5mult+0x6a>
 8009c38:	4638      	mov	r0, r7
 8009c3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c3e:	bf00      	nop
 8009c40:	0800b678 	.word	0x0800b678
 8009c44:	0800b449 	.word	0x0800b449
 8009c48:	0800b52c 	.word	0x0800b52c

08009c4c <__lshift>:
 8009c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c50:	460c      	mov	r4, r1
 8009c52:	6849      	ldr	r1, [r1, #4]
 8009c54:	6923      	ldr	r3, [r4, #16]
 8009c56:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c5a:	68a3      	ldr	r3, [r4, #8]
 8009c5c:	4607      	mov	r7, r0
 8009c5e:	4691      	mov	r9, r2
 8009c60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009c64:	f108 0601 	add.w	r6, r8, #1
 8009c68:	42b3      	cmp	r3, r6
 8009c6a:	db0b      	blt.n	8009c84 <__lshift+0x38>
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	f7ff fddb 	bl	8009828 <_Balloc>
 8009c72:	4605      	mov	r5, r0
 8009c74:	b948      	cbnz	r0, 8009c8a <__lshift+0x3e>
 8009c76:	4602      	mov	r2, r0
 8009c78:	4b2a      	ldr	r3, [pc, #168]	; (8009d24 <__lshift+0xd8>)
 8009c7a:	482b      	ldr	r0, [pc, #172]	; (8009d28 <__lshift+0xdc>)
 8009c7c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009c80:	f000 fc0c 	bl	800a49c <__assert_func>
 8009c84:	3101      	adds	r1, #1
 8009c86:	005b      	lsls	r3, r3, #1
 8009c88:	e7ee      	b.n	8009c68 <__lshift+0x1c>
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	f100 0114 	add.w	r1, r0, #20
 8009c90:	f100 0210 	add.w	r2, r0, #16
 8009c94:	4618      	mov	r0, r3
 8009c96:	4553      	cmp	r3, sl
 8009c98:	db37      	blt.n	8009d0a <__lshift+0xbe>
 8009c9a:	6920      	ldr	r0, [r4, #16]
 8009c9c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ca0:	f104 0314 	add.w	r3, r4, #20
 8009ca4:	f019 091f 	ands.w	r9, r9, #31
 8009ca8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009cac:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009cb0:	d02f      	beq.n	8009d12 <__lshift+0xc6>
 8009cb2:	f1c9 0e20 	rsb	lr, r9, #32
 8009cb6:	468a      	mov	sl, r1
 8009cb8:	f04f 0c00 	mov.w	ip, #0
 8009cbc:	681a      	ldr	r2, [r3, #0]
 8009cbe:	fa02 f209 	lsl.w	r2, r2, r9
 8009cc2:	ea42 020c 	orr.w	r2, r2, ip
 8009cc6:	f84a 2b04 	str.w	r2, [sl], #4
 8009cca:	f853 2b04 	ldr.w	r2, [r3], #4
 8009cce:	4298      	cmp	r0, r3
 8009cd0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009cd4:	d8f2      	bhi.n	8009cbc <__lshift+0x70>
 8009cd6:	1b03      	subs	r3, r0, r4
 8009cd8:	3b15      	subs	r3, #21
 8009cda:	f023 0303 	bic.w	r3, r3, #3
 8009cde:	3304      	adds	r3, #4
 8009ce0:	f104 0215 	add.w	r2, r4, #21
 8009ce4:	4290      	cmp	r0, r2
 8009ce6:	bf38      	it	cc
 8009ce8:	2304      	movcc	r3, #4
 8009cea:	f841 c003 	str.w	ip, [r1, r3]
 8009cee:	f1bc 0f00 	cmp.w	ip, #0
 8009cf2:	d001      	beq.n	8009cf8 <__lshift+0xac>
 8009cf4:	f108 0602 	add.w	r6, r8, #2
 8009cf8:	3e01      	subs	r6, #1
 8009cfa:	4638      	mov	r0, r7
 8009cfc:	612e      	str	r6, [r5, #16]
 8009cfe:	4621      	mov	r1, r4
 8009d00:	f7ff fdd2 	bl	80098a8 <_Bfree>
 8009d04:	4628      	mov	r0, r5
 8009d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d0a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d0e:	3301      	adds	r3, #1
 8009d10:	e7c1      	b.n	8009c96 <__lshift+0x4a>
 8009d12:	3904      	subs	r1, #4
 8009d14:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d18:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d1c:	4298      	cmp	r0, r3
 8009d1e:	d8f9      	bhi.n	8009d14 <__lshift+0xc8>
 8009d20:	e7ea      	b.n	8009cf8 <__lshift+0xac>
 8009d22:	bf00      	nop
 8009d24:	0800b4bb 	.word	0x0800b4bb
 8009d28:	0800b52c 	.word	0x0800b52c

08009d2c <__mcmp>:
 8009d2c:	b530      	push	{r4, r5, lr}
 8009d2e:	6902      	ldr	r2, [r0, #16]
 8009d30:	690c      	ldr	r4, [r1, #16]
 8009d32:	1b12      	subs	r2, r2, r4
 8009d34:	d10e      	bne.n	8009d54 <__mcmp+0x28>
 8009d36:	f100 0314 	add.w	r3, r0, #20
 8009d3a:	3114      	adds	r1, #20
 8009d3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009d40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009d44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009d48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009d4c:	42a5      	cmp	r5, r4
 8009d4e:	d003      	beq.n	8009d58 <__mcmp+0x2c>
 8009d50:	d305      	bcc.n	8009d5e <__mcmp+0x32>
 8009d52:	2201      	movs	r2, #1
 8009d54:	4610      	mov	r0, r2
 8009d56:	bd30      	pop	{r4, r5, pc}
 8009d58:	4283      	cmp	r3, r0
 8009d5a:	d3f3      	bcc.n	8009d44 <__mcmp+0x18>
 8009d5c:	e7fa      	b.n	8009d54 <__mcmp+0x28>
 8009d5e:	f04f 32ff 	mov.w	r2, #4294967295
 8009d62:	e7f7      	b.n	8009d54 <__mcmp+0x28>

08009d64 <__mdiff>:
 8009d64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d68:	460c      	mov	r4, r1
 8009d6a:	4606      	mov	r6, r0
 8009d6c:	4611      	mov	r1, r2
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4690      	mov	r8, r2
 8009d72:	f7ff ffdb 	bl	8009d2c <__mcmp>
 8009d76:	1e05      	subs	r5, r0, #0
 8009d78:	d110      	bne.n	8009d9c <__mdiff+0x38>
 8009d7a:	4629      	mov	r1, r5
 8009d7c:	4630      	mov	r0, r6
 8009d7e:	f7ff fd53 	bl	8009828 <_Balloc>
 8009d82:	b930      	cbnz	r0, 8009d92 <__mdiff+0x2e>
 8009d84:	4b3a      	ldr	r3, [pc, #232]	; (8009e70 <__mdiff+0x10c>)
 8009d86:	4602      	mov	r2, r0
 8009d88:	f240 2132 	movw	r1, #562	; 0x232
 8009d8c:	4839      	ldr	r0, [pc, #228]	; (8009e74 <__mdiff+0x110>)
 8009d8e:	f000 fb85 	bl	800a49c <__assert_func>
 8009d92:	2301      	movs	r3, #1
 8009d94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9c:	bfa4      	itt	ge
 8009d9e:	4643      	movge	r3, r8
 8009da0:	46a0      	movge	r8, r4
 8009da2:	4630      	mov	r0, r6
 8009da4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009da8:	bfa6      	itte	ge
 8009daa:	461c      	movge	r4, r3
 8009dac:	2500      	movge	r5, #0
 8009dae:	2501      	movlt	r5, #1
 8009db0:	f7ff fd3a 	bl	8009828 <_Balloc>
 8009db4:	b920      	cbnz	r0, 8009dc0 <__mdiff+0x5c>
 8009db6:	4b2e      	ldr	r3, [pc, #184]	; (8009e70 <__mdiff+0x10c>)
 8009db8:	4602      	mov	r2, r0
 8009dba:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009dbe:	e7e5      	b.n	8009d8c <__mdiff+0x28>
 8009dc0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009dc4:	6926      	ldr	r6, [r4, #16]
 8009dc6:	60c5      	str	r5, [r0, #12]
 8009dc8:	f104 0914 	add.w	r9, r4, #20
 8009dcc:	f108 0514 	add.w	r5, r8, #20
 8009dd0:	f100 0e14 	add.w	lr, r0, #20
 8009dd4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009dd8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009ddc:	f108 0210 	add.w	r2, r8, #16
 8009de0:	46f2      	mov	sl, lr
 8009de2:	2100      	movs	r1, #0
 8009de4:	f859 3b04 	ldr.w	r3, [r9], #4
 8009de8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009dec:	fa1f f883 	uxth.w	r8, r3
 8009df0:	fa11 f18b 	uxtah	r1, r1, fp
 8009df4:	0c1b      	lsrs	r3, r3, #16
 8009df6:	eba1 0808 	sub.w	r8, r1, r8
 8009dfa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009dfe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009e02:	fa1f f888 	uxth.w	r8, r8
 8009e06:	1419      	asrs	r1, r3, #16
 8009e08:	454e      	cmp	r6, r9
 8009e0a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009e0e:	f84a 3b04 	str.w	r3, [sl], #4
 8009e12:	d8e7      	bhi.n	8009de4 <__mdiff+0x80>
 8009e14:	1b33      	subs	r3, r6, r4
 8009e16:	3b15      	subs	r3, #21
 8009e18:	f023 0303 	bic.w	r3, r3, #3
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	3415      	adds	r4, #21
 8009e20:	42a6      	cmp	r6, r4
 8009e22:	bf38      	it	cc
 8009e24:	2304      	movcc	r3, #4
 8009e26:	441d      	add	r5, r3
 8009e28:	4473      	add	r3, lr
 8009e2a:	469e      	mov	lr, r3
 8009e2c:	462e      	mov	r6, r5
 8009e2e:	4566      	cmp	r6, ip
 8009e30:	d30e      	bcc.n	8009e50 <__mdiff+0xec>
 8009e32:	f10c 0203 	add.w	r2, ip, #3
 8009e36:	1b52      	subs	r2, r2, r5
 8009e38:	f022 0203 	bic.w	r2, r2, #3
 8009e3c:	3d03      	subs	r5, #3
 8009e3e:	45ac      	cmp	ip, r5
 8009e40:	bf38      	it	cc
 8009e42:	2200      	movcc	r2, #0
 8009e44:	441a      	add	r2, r3
 8009e46:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009e4a:	b17b      	cbz	r3, 8009e6c <__mdiff+0x108>
 8009e4c:	6107      	str	r7, [r0, #16]
 8009e4e:	e7a3      	b.n	8009d98 <__mdiff+0x34>
 8009e50:	f856 8b04 	ldr.w	r8, [r6], #4
 8009e54:	fa11 f288 	uxtah	r2, r1, r8
 8009e58:	1414      	asrs	r4, r2, #16
 8009e5a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009e5e:	b292      	uxth	r2, r2
 8009e60:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009e64:	f84e 2b04 	str.w	r2, [lr], #4
 8009e68:	1421      	asrs	r1, r4, #16
 8009e6a:	e7e0      	b.n	8009e2e <__mdiff+0xca>
 8009e6c:	3f01      	subs	r7, #1
 8009e6e:	e7ea      	b.n	8009e46 <__mdiff+0xe2>
 8009e70:	0800b4bb 	.word	0x0800b4bb
 8009e74:	0800b52c 	.word	0x0800b52c

08009e78 <__d2b>:
 8009e78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e7c:	4689      	mov	r9, r1
 8009e7e:	2101      	movs	r1, #1
 8009e80:	ec57 6b10 	vmov	r6, r7, d0
 8009e84:	4690      	mov	r8, r2
 8009e86:	f7ff fccf 	bl	8009828 <_Balloc>
 8009e8a:	4604      	mov	r4, r0
 8009e8c:	b930      	cbnz	r0, 8009e9c <__d2b+0x24>
 8009e8e:	4602      	mov	r2, r0
 8009e90:	4b25      	ldr	r3, [pc, #148]	; (8009f28 <__d2b+0xb0>)
 8009e92:	4826      	ldr	r0, [pc, #152]	; (8009f2c <__d2b+0xb4>)
 8009e94:	f240 310a 	movw	r1, #778	; 0x30a
 8009e98:	f000 fb00 	bl	800a49c <__assert_func>
 8009e9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009ea4:	bb35      	cbnz	r5, 8009ef4 <__d2b+0x7c>
 8009ea6:	2e00      	cmp	r6, #0
 8009ea8:	9301      	str	r3, [sp, #4]
 8009eaa:	d028      	beq.n	8009efe <__d2b+0x86>
 8009eac:	4668      	mov	r0, sp
 8009eae:	9600      	str	r6, [sp, #0]
 8009eb0:	f7ff fd82 	bl	80099b8 <__lo0bits>
 8009eb4:	9900      	ldr	r1, [sp, #0]
 8009eb6:	b300      	cbz	r0, 8009efa <__d2b+0x82>
 8009eb8:	9a01      	ldr	r2, [sp, #4]
 8009eba:	f1c0 0320 	rsb	r3, r0, #32
 8009ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8009ec2:	430b      	orrs	r3, r1
 8009ec4:	40c2      	lsrs	r2, r0
 8009ec6:	6163      	str	r3, [r4, #20]
 8009ec8:	9201      	str	r2, [sp, #4]
 8009eca:	9b01      	ldr	r3, [sp, #4]
 8009ecc:	61a3      	str	r3, [r4, #24]
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	bf14      	ite	ne
 8009ed2:	2202      	movne	r2, #2
 8009ed4:	2201      	moveq	r2, #1
 8009ed6:	6122      	str	r2, [r4, #16]
 8009ed8:	b1d5      	cbz	r5, 8009f10 <__d2b+0x98>
 8009eda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009ede:	4405      	add	r5, r0
 8009ee0:	f8c9 5000 	str.w	r5, [r9]
 8009ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009ee8:	f8c8 0000 	str.w	r0, [r8]
 8009eec:	4620      	mov	r0, r4
 8009eee:	b003      	add	sp, #12
 8009ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ef4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ef8:	e7d5      	b.n	8009ea6 <__d2b+0x2e>
 8009efa:	6161      	str	r1, [r4, #20]
 8009efc:	e7e5      	b.n	8009eca <__d2b+0x52>
 8009efe:	a801      	add	r0, sp, #4
 8009f00:	f7ff fd5a 	bl	80099b8 <__lo0bits>
 8009f04:	9b01      	ldr	r3, [sp, #4]
 8009f06:	6163      	str	r3, [r4, #20]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	6122      	str	r2, [r4, #16]
 8009f0c:	3020      	adds	r0, #32
 8009f0e:	e7e3      	b.n	8009ed8 <__d2b+0x60>
 8009f10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009f14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009f18:	f8c9 0000 	str.w	r0, [r9]
 8009f1c:	6918      	ldr	r0, [r3, #16]
 8009f1e:	f7ff fd2b 	bl	8009978 <__hi0bits>
 8009f22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009f26:	e7df      	b.n	8009ee8 <__d2b+0x70>
 8009f28:	0800b4bb 	.word	0x0800b4bb
 8009f2c:	0800b52c 	.word	0x0800b52c

08009f30 <_calloc_r>:
 8009f30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f32:	fba1 2402 	umull	r2, r4, r1, r2
 8009f36:	b94c      	cbnz	r4, 8009f4c <_calloc_r+0x1c>
 8009f38:	4611      	mov	r1, r2
 8009f3a:	9201      	str	r2, [sp, #4]
 8009f3c:	f000 f87a 	bl	800a034 <_malloc_r>
 8009f40:	9a01      	ldr	r2, [sp, #4]
 8009f42:	4605      	mov	r5, r0
 8009f44:	b930      	cbnz	r0, 8009f54 <_calloc_r+0x24>
 8009f46:	4628      	mov	r0, r5
 8009f48:	b003      	add	sp, #12
 8009f4a:	bd30      	pop	{r4, r5, pc}
 8009f4c:	220c      	movs	r2, #12
 8009f4e:	6002      	str	r2, [r0, #0]
 8009f50:	2500      	movs	r5, #0
 8009f52:	e7f8      	b.n	8009f46 <_calloc_r+0x16>
 8009f54:	4621      	mov	r1, r4
 8009f56:	f7fd fdf1 	bl	8007b3c <memset>
 8009f5a:	e7f4      	b.n	8009f46 <_calloc_r+0x16>

08009f5c <_free_r>:
 8009f5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f5e:	2900      	cmp	r1, #0
 8009f60:	d044      	beq.n	8009fec <_free_r+0x90>
 8009f62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f66:	9001      	str	r0, [sp, #4]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	f1a1 0404 	sub.w	r4, r1, #4
 8009f6e:	bfb8      	it	lt
 8009f70:	18e4      	addlt	r4, r4, r3
 8009f72:	f000 fb19 	bl	800a5a8 <__malloc_lock>
 8009f76:	4a1e      	ldr	r2, [pc, #120]	; (8009ff0 <_free_r+0x94>)
 8009f78:	9801      	ldr	r0, [sp, #4]
 8009f7a:	6813      	ldr	r3, [r2, #0]
 8009f7c:	b933      	cbnz	r3, 8009f8c <_free_r+0x30>
 8009f7e:	6063      	str	r3, [r4, #4]
 8009f80:	6014      	str	r4, [r2, #0]
 8009f82:	b003      	add	sp, #12
 8009f84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f88:	f000 bb14 	b.w	800a5b4 <__malloc_unlock>
 8009f8c:	42a3      	cmp	r3, r4
 8009f8e:	d908      	bls.n	8009fa2 <_free_r+0x46>
 8009f90:	6825      	ldr	r5, [r4, #0]
 8009f92:	1961      	adds	r1, r4, r5
 8009f94:	428b      	cmp	r3, r1
 8009f96:	bf01      	itttt	eq
 8009f98:	6819      	ldreq	r1, [r3, #0]
 8009f9a:	685b      	ldreq	r3, [r3, #4]
 8009f9c:	1949      	addeq	r1, r1, r5
 8009f9e:	6021      	streq	r1, [r4, #0]
 8009fa0:	e7ed      	b.n	8009f7e <_free_r+0x22>
 8009fa2:	461a      	mov	r2, r3
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	b10b      	cbz	r3, 8009fac <_free_r+0x50>
 8009fa8:	42a3      	cmp	r3, r4
 8009faa:	d9fa      	bls.n	8009fa2 <_free_r+0x46>
 8009fac:	6811      	ldr	r1, [r2, #0]
 8009fae:	1855      	adds	r5, r2, r1
 8009fb0:	42a5      	cmp	r5, r4
 8009fb2:	d10b      	bne.n	8009fcc <_free_r+0x70>
 8009fb4:	6824      	ldr	r4, [r4, #0]
 8009fb6:	4421      	add	r1, r4
 8009fb8:	1854      	adds	r4, r2, r1
 8009fba:	42a3      	cmp	r3, r4
 8009fbc:	6011      	str	r1, [r2, #0]
 8009fbe:	d1e0      	bne.n	8009f82 <_free_r+0x26>
 8009fc0:	681c      	ldr	r4, [r3, #0]
 8009fc2:	685b      	ldr	r3, [r3, #4]
 8009fc4:	6053      	str	r3, [r2, #4]
 8009fc6:	4421      	add	r1, r4
 8009fc8:	6011      	str	r1, [r2, #0]
 8009fca:	e7da      	b.n	8009f82 <_free_r+0x26>
 8009fcc:	d902      	bls.n	8009fd4 <_free_r+0x78>
 8009fce:	230c      	movs	r3, #12
 8009fd0:	6003      	str	r3, [r0, #0]
 8009fd2:	e7d6      	b.n	8009f82 <_free_r+0x26>
 8009fd4:	6825      	ldr	r5, [r4, #0]
 8009fd6:	1961      	adds	r1, r4, r5
 8009fd8:	428b      	cmp	r3, r1
 8009fda:	bf04      	itt	eq
 8009fdc:	6819      	ldreq	r1, [r3, #0]
 8009fde:	685b      	ldreq	r3, [r3, #4]
 8009fe0:	6063      	str	r3, [r4, #4]
 8009fe2:	bf04      	itt	eq
 8009fe4:	1949      	addeq	r1, r1, r5
 8009fe6:	6021      	streq	r1, [r4, #0]
 8009fe8:	6054      	str	r4, [r2, #4]
 8009fea:	e7ca      	b.n	8009f82 <_free_r+0x26>
 8009fec:	b003      	add	sp, #12
 8009fee:	bd30      	pop	{r4, r5, pc}
 8009ff0:	2001590c 	.word	0x2001590c

08009ff4 <sbrk_aligned>:
 8009ff4:	b570      	push	{r4, r5, r6, lr}
 8009ff6:	4e0e      	ldr	r6, [pc, #56]	; (800a030 <sbrk_aligned+0x3c>)
 8009ff8:	460c      	mov	r4, r1
 8009ffa:	6831      	ldr	r1, [r6, #0]
 8009ffc:	4605      	mov	r5, r0
 8009ffe:	b911      	cbnz	r1, 800a006 <sbrk_aligned+0x12>
 800a000:	f000 f9e6 	bl	800a3d0 <_sbrk_r>
 800a004:	6030      	str	r0, [r6, #0]
 800a006:	4621      	mov	r1, r4
 800a008:	4628      	mov	r0, r5
 800a00a:	f000 f9e1 	bl	800a3d0 <_sbrk_r>
 800a00e:	1c43      	adds	r3, r0, #1
 800a010:	d00a      	beq.n	800a028 <sbrk_aligned+0x34>
 800a012:	1cc4      	adds	r4, r0, #3
 800a014:	f024 0403 	bic.w	r4, r4, #3
 800a018:	42a0      	cmp	r0, r4
 800a01a:	d007      	beq.n	800a02c <sbrk_aligned+0x38>
 800a01c:	1a21      	subs	r1, r4, r0
 800a01e:	4628      	mov	r0, r5
 800a020:	f000 f9d6 	bl	800a3d0 <_sbrk_r>
 800a024:	3001      	adds	r0, #1
 800a026:	d101      	bne.n	800a02c <sbrk_aligned+0x38>
 800a028:	f04f 34ff 	mov.w	r4, #4294967295
 800a02c:	4620      	mov	r0, r4
 800a02e:	bd70      	pop	{r4, r5, r6, pc}
 800a030:	20015910 	.word	0x20015910

0800a034 <_malloc_r>:
 800a034:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a038:	1ccd      	adds	r5, r1, #3
 800a03a:	f025 0503 	bic.w	r5, r5, #3
 800a03e:	3508      	adds	r5, #8
 800a040:	2d0c      	cmp	r5, #12
 800a042:	bf38      	it	cc
 800a044:	250c      	movcc	r5, #12
 800a046:	2d00      	cmp	r5, #0
 800a048:	4607      	mov	r7, r0
 800a04a:	db01      	blt.n	800a050 <_malloc_r+0x1c>
 800a04c:	42a9      	cmp	r1, r5
 800a04e:	d905      	bls.n	800a05c <_malloc_r+0x28>
 800a050:	230c      	movs	r3, #12
 800a052:	603b      	str	r3, [r7, #0]
 800a054:	2600      	movs	r6, #0
 800a056:	4630      	mov	r0, r6
 800a058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a05c:	4e2e      	ldr	r6, [pc, #184]	; (800a118 <_malloc_r+0xe4>)
 800a05e:	f000 faa3 	bl	800a5a8 <__malloc_lock>
 800a062:	6833      	ldr	r3, [r6, #0]
 800a064:	461c      	mov	r4, r3
 800a066:	bb34      	cbnz	r4, 800a0b6 <_malloc_r+0x82>
 800a068:	4629      	mov	r1, r5
 800a06a:	4638      	mov	r0, r7
 800a06c:	f7ff ffc2 	bl	8009ff4 <sbrk_aligned>
 800a070:	1c43      	adds	r3, r0, #1
 800a072:	4604      	mov	r4, r0
 800a074:	d14d      	bne.n	800a112 <_malloc_r+0xde>
 800a076:	6834      	ldr	r4, [r6, #0]
 800a078:	4626      	mov	r6, r4
 800a07a:	2e00      	cmp	r6, #0
 800a07c:	d140      	bne.n	800a100 <_malloc_r+0xcc>
 800a07e:	6823      	ldr	r3, [r4, #0]
 800a080:	4631      	mov	r1, r6
 800a082:	4638      	mov	r0, r7
 800a084:	eb04 0803 	add.w	r8, r4, r3
 800a088:	f000 f9a2 	bl	800a3d0 <_sbrk_r>
 800a08c:	4580      	cmp	r8, r0
 800a08e:	d13a      	bne.n	800a106 <_malloc_r+0xd2>
 800a090:	6821      	ldr	r1, [r4, #0]
 800a092:	3503      	adds	r5, #3
 800a094:	1a6d      	subs	r5, r5, r1
 800a096:	f025 0503 	bic.w	r5, r5, #3
 800a09a:	3508      	adds	r5, #8
 800a09c:	2d0c      	cmp	r5, #12
 800a09e:	bf38      	it	cc
 800a0a0:	250c      	movcc	r5, #12
 800a0a2:	4629      	mov	r1, r5
 800a0a4:	4638      	mov	r0, r7
 800a0a6:	f7ff ffa5 	bl	8009ff4 <sbrk_aligned>
 800a0aa:	3001      	adds	r0, #1
 800a0ac:	d02b      	beq.n	800a106 <_malloc_r+0xd2>
 800a0ae:	6823      	ldr	r3, [r4, #0]
 800a0b0:	442b      	add	r3, r5
 800a0b2:	6023      	str	r3, [r4, #0]
 800a0b4:	e00e      	b.n	800a0d4 <_malloc_r+0xa0>
 800a0b6:	6822      	ldr	r2, [r4, #0]
 800a0b8:	1b52      	subs	r2, r2, r5
 800a0ba:	d41e      	bmi.n	800a0fa <_malloc_r+0xc6>
 800a0bc:	2a0b      	cmp	r2, #11
 800a0be:	d916      	bls.n	800a0ee <_malloc_r+0xba>
 800a0c0:	1961      	adds	r1, r4, r5
 800a0c2:	42a3      	cmp	r3, r4
 800a0c4:	6025      	str	r5, [r4, #0]
 800a0c6:	bf18      	it	ne
 800a0c8:	6059      	strne	r1, [r3, #4]
 800a0ca:	6863      	ldr	r3, [r4, #4]
 800a0cc:	bf08      	it	eq
 800a0ce:	6031      	streq	r1, [r6, #0]
 800a0d0:	5162      	str	r2, [r4, r5]
 800a0d2:	604b      	str	r3, [r1, #4]
 800a0d4:	4638      	mov	r0, r7
 800a0d6:	f104 060b 	add.w	r6, r4, #11
 800a0da:	f000 fa6b 	bl	800a5b4 <__malloc_unlock>
 800a0de:	f026 0607 	bic.w	r6, r6, #7
 800a0e2:	1d23      	adds	r3, r4, #4
 800a0e4:	1af2      	subs	r2, r6, r3
 800a0e6:	d0b6      	beq.n	800a056 <_malloc_r+0x22>
 800a0e8:	1b9b      	subs	r3, r3, r6
 800a0ea:	50a3      	str	r3, [r4, r2]
 800a0ec:	e7b3      	b.n	800a056 <_malloc_r+0x22>
 800a0ee:	6862      	ldr	r2, [r4, #4]
 800a0f0:	42a3      	cmp	r3, r4
 800a0f2:	bf0c      	ite	eq
 800a0f4:	6032      	streq	r2, [r6, #0]
 800a0f6:	605a      	strne	r2, [r3, #4]
 800a0f8:	e7ec      	b.n	800a0d4 <_malloc_r+0xa0>
 800a0fa:	4623      	mov	r3, r4
 800a0fc:	6864      	ldr	r4, [r4, #4]
 800a0fe:	e7b2      	b.n	800a066 <_malloc_r+0x32>
 800a100:	4634      	mov	r4, r6
 800a102:	6876      	ldr	r6, [r6, #4]
 800a104:	e7b9      	b.n	800a07a <_malloc_r+0x46>
 800a106:	230c      	movs	r3, #12
 800a108:	603b      	str	r3, [r7, #0]
 800a10a:	4638      	mov	r0, r7
 800a10c:	f000 fa52 	bl	800a5b4 <__malloc_unlock>
 800a110:	e7a1      	b.n	800a056 <_malloc_r+0x22>
 800a112:	6025      	str	r5, [r4, #0]
 800a114:	e7de      	b.n	800a0d4 <_malloc_r+0xa0>
 800a116:	bf00      	nop
 800a118:	2001590c 	.word	0x2001590c

0800a11c <__sfputc_r>:
 800a11c:	6893      	ldr	r3, [r2, #8]
 800a11e:	3b01      	subs	r3, #1
 800a120:	2b00      	cmp	r3, #0
 800a122:	b410      	push	{r4}
 800a124:	6093      	str	r3, [r2, #8]
 800a126:	da08      	bge.n	800a13a <__sfputc_r+0x1e>
 800a128:	6994      	ldr	r4, [r2, #24]
 800a12a:	42a3      	cmp	r3, r4
 800a12c:	db01      	blt.n	800a132 <__sfputc_r+0x16>
 800a12e:	290a      	cmp	r1, #10
 800a130:	d103      	bne.n	800a13a <__sfputc_r+0x1e>
 800a132:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a136:	f7fe ba01 	b.w	800853c <__swbuf_r>
 800a13a:	6813      	ldr	r3, [r2, #0]
 800a13c:	1c58      	adds	r0, r3, #1
 800a13e:	6010      	str	r0, [r2, #0]
 800a140:	7019      	strb	r1, [r3, #0]
 800a142:	4608      	mov	r0, r1
 800a144:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a148:	4770      	bx	lr

0800a14a <__sfputs_r>:
 800a14a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a14c:	4606      	mov	r6, r0
 800a14e:	460f      	mov	r7, r1
 800a150:	4614      	mov	r4, r2
 800a152:	18d5      	adds	r5, r2, r3
 800a154:	42ac      	cmp	r4, r5
 800a156:	d101      	bne.n	800a15c <__sfputs_r+0x12>
 800a158:	2000      	movs	r0, #0
 800a15a:	e007      	b.n	800a16c <__sfputs_r+0x22>
 800a15c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a160:	463a      	mov	r2, r7
 800a162:	4630      	mov	r0, r6
 800a164:	f7ff ffda 	bl	800a11c <__sfputc_r>
 800a168:	1c43      	adds	r3, r0, #1
 800a16a:	d1f3      	bne.n	800a154 <__sfputs_r+0xa>
 800a16c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a170 <_vfiprintf_r>:
 800a170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a174:	460d      	mov	r5, r1
 800a176:	b09d      	sub	sp, #116	; 0x74
 800a178:	4614      	mov	r4, r2
 800a17a:	4698      	mov	r8, r3
 800a17c:	4606      	mov	r6, r0
 800a17e:	b118      	cbz	r0, 800a188 <_vfiprintf_r+0x18>
 800a180:	6983      	ldr	r3, [r0, #24]
 800a182:	b90b      	cbnz	r3, 800a188 <_vfiprintf_r+0x18>
 800a184:	f7ff fa30 	bl	80095e8 <__sinit>
 800a188:	4b89      	ldr	r3, [pc, #548]	; (800a3b0 <_vfiprintf_r+0x240>)
 800a18a:	429d      	cmp	r5, r3
 800a18c:	d11b      	bne.n	800a1c6 <_vfiprintf_r+0x56>
 800a18e:	6875      	ldr	r5, [r6, #4]
 800a190:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a192:	07d9      	lsls	r1, r3, #31
 800a194:	d405      	bmi.n	800a1a2 <_vfiprintf_r+0x32>
 800a196:	89ab      	ldrh	r3, [r5, #12]
 800a198:	059a      	lsls	r2, r3, #22
 800a19a:	d402      	bmi.n	800a1a2 <_vfiprintf_r+0x32>
 800a19c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a19e:	f7ff fac6 	bl	800972e <__retarget_lock_acquire_recursive>
 800a1a2:	89ab      	ldrh	r3, [r5, #12]
 800a1a4:	071b      	lsls	r3, r3, #28
 800a1a6:	d501      	bpl.n	800a1ac <_vfiprintf_r+0x3c>
 800a1a8:	692b      	ldr	r3, [r5, #16]
 800a1aa:	b9eb      	cbnz	r3, 800a1e8 <_vfiprintf_r+0x78>
 800a1ac:	4629      	mov	r1, r5
 800a1ae:	4630      	mov	r0, r6
 800a1b0:	f7fe fa16 	bl	80085e0 <__swsetup_r>
 800a1b4:	b1c0      	cbz	r0, 800a1e8 <_vfiprintf_r+0x78>
 800a1b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1b8:	07dc      	lsls	r4, r3, #31
 800a1ba:	d50e      	bpl.n	800a1da <_vfiprintf_r+0x6a>
 800a1bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c0:	b01d      	add	sp, #116	; 0x74
 800a1c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c6:	4b7b      	ldr	r3, [pc, #492]	; (800a3b4 <_vfiprintf_r+0x244>)
 800a1c8:	429d      	cmp	r5, r3
 800a1ca:	d101      	bne.n	800a1d0 <_vfiprintf_r+0x60>
 800a1cc:	68b5      	ldr	r5, [r6, #8]
 800a1ce:	e7df      	b.n	800a190 <_vfiprintf_r+0x20>
 800a1d0:	4b79      	ldr	r3, [pc, #484]	; (800a3b8 <_vfiprintf_r+0x248>)
 800a1d2:	429d      	cmp	r5, r3
 800a1d4:	bf08      	it	eq
 800a1d6:	68f5      	ldreq	r5, [r6, #12]
 800a1d8:	e7da      	b.n	800a190 <_vfiprintf_r+0x20>
 800a1da:	89ab      	ldrh	r3, [r5, #12]
 800a1dc:	0598      	lsls	r0, r3, #22
 800a1de:	d4ed      	bmi.n	800a1bc <_vfiprintf_r+0x4c>
 800a1e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1e2:	f7ff faa5 	bl	8009730 <__retarget_lock_release_recursive>
 800a1e6:	e7e9      	b.n	800a1bc <_vfiprintf_r+0x4c>
 800a1e8:	2300      	movs	r3, #0
 800a1ea:	9309      	str	r3, [sp, #36]	; 0x24
 800a1ec:	2320      	movs	r3, #32
 800a1ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a1f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800a1f6:	2330      	movs	r3, #48	; 0x30
 800a1f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a3bc <_vfiprintf_r+0x24c>
 800a1fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a200:	f04f 0901 	mov.w	r9, #1
 800a204:	4623      	mov	r3, r4
 800a206:	469a      	mov	sl, r3
 800a208:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a20c:	b10a      	cbz	r2, 800a212 <_vfiprintf_r+0xa2>
 800a20e:	2a25      	cmp	r2, #37	; 0x25
 800a210:	d1f9      	bne.n	800a206 <_vfiprintf_r+0x96>
 800a212:	ebba 0b04 	subs.w	fp, sl, r4
 800a216:	d00b      	beq.n	800a230 <_vfiprintf_r+0xc0>
 800a218:	465b      	mov	r3, fp
 800a21a:	4622      	mov	r2, r4
 800a21c:	4629      	mov	r1, r5
 800a21e:	4630      	mov	r0, r6
 800a220:	f7ff ff93 	bl	800a14a <__sfputs_r>
 800a224:	3001      	adds	r0, #1
 800a226:	f000 80aa 	beq.w	800a37e <_vfiprintf_r+0x20e>
 800a22a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a22c:	445a      	add	r2, fp
 800a22e:	9209      	str	r2, [sp, #36]	; 0x24
 800a230:	f89a 3000 	ldrb.w	r3, [sl]
 800a234:	2b00      	cmp	r3, #0
 800a236:	f000 80a2 	beq.w	800a37e <_vfiprintf_r+0x20e>
 800a23a:	2300      	movs	r3, #0
 800a23c:	f04f 32ff 	mov.w	r2, #4294967295
 800a240:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a244:	f10a 0a01 	add.w	sl, sl, #1
 800a248:	9304      	str	r3, [sp, #16]
 800a24a:	9307      	str	r3, [sp, #28]
 800a24c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a250:	931a      	str	r3, [sp, #104]	; 0x68
 800a252:	4654      	mov	r4, sl
 800a254:	2205      	movs	r2, #5
 800a256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25a:	4858      	ldr	r0, [pc, #352]	; (800a3bc <_vfiprintf_r+0x24c>)
 800a25c:	f7f5 ffc0 	bl	80001e0 <memchr>
 800a260:	9a04      	ldr	r2, [sp, #16]
 800a262:	b9d8      	cbnz	r0, 800a29c <_vfiprintf_r+0x12c>
 800a264:	06d1      	lsls	r1, r2, #27
 800a266:	bf44      	itt	mi
 800a268:	2320      	movmi	r3, #32
 800a26a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a26e:	0713      	lsls	r3, r2, #28
 800a270:	bf44      	itt	mi
 800a272:	232b      	movmi	r3, #43	; 0x2b
 800a274:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a278:	f89a 3000 	ldrb.w	r3, [sl]
 800a27c:	2b2a      	cmp	r3, #42	; 0x2a
 800a27e:	d015      	beq.n	800a2ac <_vfiprintf_r+0x13c>
 800a280:	9a07      	ldr	r2, [sp, #28]
 800a282:	4654      	mov	r4, sl
 800a284:	2000      	movs	r0, #0
 800a286:	f04f 0c0a 	mov.w	ip, #10
 800a28a:	4621      	mov	r1, r4
 800a28c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a290:	3b30      	subs	r3, #48	; 0x30
 800a292:	2b09      	cmp	r3, #9
 800a294:	d94e      	bls.n	800a334 <_vfiprintf_r+0x1c4>
 800a296:	b1b0      	cbz	r0, 800a2c6 <_vfiprintf_r+0x156>
 800a298:	9207      	str	r2, [sp, #28]
 800a29a:	e014      	b.n	800a2c6 <_vfiprintf_r+0x156>
 800a29c:	eba0 0308 	sub.w	r3, r0, r8
 800a2a0:	fa09 f303 	lsl.w	r3, r9, r3
 800a2a4:	4313      	orrs	r3, r2
 800a2a6:	9304      	str	r3, [sp, #16]
 800a2a8:	46a2      	mov	sl, r4
 800a2aa:	e7d2      	b.n	800a252 <_vfiprintf_r+0xe2>
 800a2ac:	9b03      	ldr	r3, [sp, #12]
 800a2ae:	1d19      	adds	r1, r3, #4
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	9103      	str	r1, [sp, #12]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	bfbb      	ittet	lt
 800a2b8:	425b      	neglt	r3, r3
 800a2ba:	f042 0202 	orrlt.w	r2, r2, #2
 800a2be:	9307      	strge	r3, [sp, #28]
 800a2c0:	9307      	strlt	r3, [sp, #28]
 800a2c2:	bfb8      	it	lt
 800a2c4:	9204      	strlt	r2, [sp, #16]
 800a2c6:	7823      	ldrb	r3, [r4, #0]
 800a2c8:	2b2e      	cmp	r3, #46	; 0x2e
 800a2ca:	d10c      	bne.n	800a2e6 <_vfiprintf_r+0x176>
 800a2cc:	7863      	ldrb	r3, [r4, #1]
 800a2ce:	2b2a      	cmp	r3, #42	; 0x2a
 800a2d0:	d135      	bne.n	800a33e <_vfiprintf_r+0x1ce>
 800a2d2:	9b03      	ldr	r3, [sp, #12]
 800a2d4:	1d1a      	adds	r2, r3, #4
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	9203      	str	r2, [sp, #12]
 800a2da:	2b00      	cmp	r3, #0
 800a2dc:	bfb8      	it	lt
 800a2de:	f04f 33ff 	movlt.w	r3, #4294967295
 800a2e2:	3402      	adds	r4, #2
 800a2e4:	9305      	str	r3, [sp, #20]
 800a2e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a3cc <_vfiprintf_r+0x25c>
 800a2ea:	7821      	ldrb	r1, [r4, #0]
 800a2ec:	2203      	movs	r2, #3
 800a2ee:	4650      	mov	r0, sl
 800a2f0:	f7f5 ff76 	bl	80001e0 <memchr>
 800a2f4:	b140      	cbz	r0, 800a308 <_vfiprintf_r+0x198>
 800a2f6:	2340      	movs	r3, #64	; 0x40
 800a2f8:	eba0 000a 	sub.w	r0, r0, sl
 800a2fc:	fa03 f000 	lsl.w	r0, r3, r0
 800a300:	9b04      	ldr	r3, [sp, #16]
 800a302:	4303      	orrs	r3, r0
 800a304:	3401      	adds	r4, #1
 800a306:	9304      	str	r3, [sp, #16]
 800a308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a30c:	482c      	ldr	r0, [pc, #176]	; (800a3c0 <_vfiprintf_r+0x250>)
 800a30e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a312:	2206      	movs	r2, #6
 800a314:	f7f5 ff64 	bl	80001e0 <memchr>
 800a318:	2800      	cmp	r0, #0
 800a31a:	d03f      	beq.n	800a39c <_vfiprintf_r+0x22c>
 800a31c:	4b29      	ldr	r3, [pc, #164]	; (800a3c4 <_vfiprintf_r+0x254>)
 800a31e:	bb1b      	cbnz	r3, 800a368 <_vfiprintf_r+0x1f8>
 800a320:	9b03      	ldr	r3, [sp, #12]
 800a322:	3307      	adds	r3, #7
 800a324:	f023 0307 	bic.w	r3, r3, #7
 800a328:	3308      	adds	r3, #8
 800a32a:	9303      	str	r3, [sp, #12]
 800a32c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a32e:	443b      	add	r3, r7
 800a330:	9309      	str	r3, [sp, #36]	; 0x24
 800a332:	e767      	b.n	800a204 <_vfiprintf_r+0x94>
 800a334:	fb0c 3202 	mla	r2, ip, r2, r3
 800a338:	460c      	mov	r4, r1
 800a33a:	2001      	movs	r0, #1
 800a33c:	e7a5      	b.n	800a28a <_vfiprintf_r+0x11a>
 800a33e:	2300      	movs	r3, #0
 800a340:	3401      	adds	r4, #1
 800a342:	9305      	str	r3, [sp, #20]
 800a344:	4619      	mov	r1, r3
 800a346:	f04f 0c0a 	mov.w	ip, #10
 800a34a:	4620      	mov	r0, r4
 800a34c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a350:	3a30      	subs	r2, #48	; 0x30
 800a352:	2a09      	cmp	r2, #9
 800a354:	d903      	bls.n	800a35e <_vfiprintf_r+0x1ee>
 800a356:	2b00      	cmp	r3, #0
 800a358:	d0c5      	beq.n	800a2e6 <_vfiprintf_r+0x176>
 800a35a:	9105      	str	r1, [sp, #20]
 800a35c:	e7c3      	b.n	800a2e6 <_vfiprintf_r+0x176>
 800a35e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a362:	4604      	mov	r4, r0
 800a364:	2301      	movs	r3, #1
 800a366:	e7f0      	b.n	800a34a <_vfiprintf_r+0x1da>
 800a368:	ab03      	add	r3, sp, #12
 800a36a:	9300      	str	r3, [sp, #0]
 800a36c:	462a      	mov	r2, r5
 800a36e:	4b16      	ldr	r3, [pc, #88]	; (800a3c8 <_vfiprintf_r+0x258>)
 800a370:	a904      	add	r1, sp, #16
 800a372:	4630      	mov	r0, r6
 800a374:	f7fd fc8a 	bl	8007c8c <_printf_float>
 800a378:	4607      	mov	r7, r0
 800a37a:	1c78      	adds	r0, r7, #1
 800a37c:	d1d6      	bne.n	800a32c <_vfiprintf_r+0x1bc>
 800a37e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a380:	07d9      	lsls	r1, r3, #31
 800a382:	d405      	bmi.n	800a390 <_vfiprintf_r+0x220>
 800a384:	89ab      	ldrh	r3, [r5, #12]
 800a386:	059a      	lsls	r2, r3, #22
 800a388:	d402      	bmi.n	800a390 <_vfiprintf_r+0x220>
 800a38a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a38c:	f7ff f9d0 	bl	8009730 <__retarget_lock_release_recursive>
 800a390:	89ab      	ldrh	r3, [r5, #12]
 800a392:	065b      	lsls	r3, r3, #25
 800a394:	f53f af12 	bmi.w	800a1bc <_vfiprintf_r+0x4c>
 800a398:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a39a:	e711      	b.n	800a1c0 <_vfiprintf_r+0x50>
 800a39c:	ab03      	add	r3, sp, #12
 800a39e:	9300      	str	r3, [sp, #0]
 800a3a0:	462a      	mov	r2, r5
 800a3a2:	4b09      	ldr	r3, [pc, #36]	; (800a3c8 <_vfiprintf_r+0x258>)
 800a3a4:	a904      	add	r1, sp, #16
 800a3a6:	4630      	mov	r0, r6
 800a3a8:	f7fd ff14 	bl	80081d4 <_printf_i>
 800a3ac:	e7e4      	b.n	800a378 <_vfiprintf_r+0x208>
 800a3ae:	bf00      	nop
 800a3b0:	0800b4ec 	.word	0x0800b4ec
 800a3b4:	0800b50c 	.word	0x0800b50c
 800a3b8:	0800b4cc 	.word	0x0800b4cc
 800a3bc:	0800b684 	.word	0x0800b684
 800a3c0:	0800b68e 	.word	0x0800b68e
 800a3c4:	08007c8d 	.word	0x08007c8d
 800a3c8:	0800a14b 	.word	0x0800a14b
 800a3cc:	0800b68a 	.word	0x0800b68a

0800a3d0 <_sbrk_r>:
 800a3d0:	b538      	push	{r3, r4, r5, lr}
 800a3d2:	4d06      	ldr	r5, [pc, #24]	; (800a3ec <_sbrk_r+0x1c>)
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	4604      	mov	r4, r0
 800a3d8:	4608      	mov	r0, r1
 800a3da:	602b      	str	r3, [r5, #0]
 800a3dc:	f7f9 fd36 	bl	8003e4c <_sbrk>
 800a3e0:	1c43      	adds	r3, r0, #1
 800a3e2:	d102      	bne.n	800a3ea <_sbrk_r+0x1a>
 800a3e4:	682b      	ldr	r3, [r5, #0]
 800a3e6:	b103      	cbz	r3, 800a3ea <_sbrk_r+0x1a>
 800a3e8:	6023      	str	r3, [r4, #0]
 800a3ea:	bd38      	pop	{r3, r4, r5, pc}
 800a3ec:	20015914 	.word	0x20015914

0800a3f0 <__sread>:
 800a3f0:	b510      	push	{r4, lr}
 800a3f2:	460c      	mov	r4, r1
 800a3f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3f8:	f000 f8e2 	bl	800a5c0 <_read_r>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	bfab      	itete	ge
 800a400:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a402:	89a3      	ldrhlt	r3, [r4, #12]
 800a404:	181b      	addge	r3, r3, r0
 800a406:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a40a:	bfac      	ite	ge
 800a40c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a40e:	81a3      	strhlt	r3, [r4, #12]
 800a410:	bd10      	pop	{r4, pc}

0800a412 <__swrite>:
 800a412:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a416:	461f      	mov	r7, r3
 800a418:	898b      	ldrh	r3, [r1, #12]
 800a41a:	05db      	lsls	r3, r3, #23
 800a41c:	4605      	mov	r5, r0
 800a41e:	460c      	mov	r4, r1
 800a420:	4616      	mov	r6, r2
 800a422:	d505      	bpl.n	800a430 <__swrite+0x1e>
 800a424:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a428:	2302      	movs	r3, #2
 800a42a:	2200      	movs	r2, #0
 800a42c:	f000 f898 	bl	800a560 <_lseek_r>
 800a430:	89a3      	ldrh	r3, [r4, #12]
 800a432:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a436:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a43a:	81a3      	strh	r3, [r4, #12]
 800a43c:	4632      	mov	r2, r6
 800a43e:	463b      	mov	r3, r7
 800a440:	4628      	mov	r0, r5
 800a442:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a446:	f000 b817 	b.w	800a478 <_write_r>

0800a44a <__sseek>:
 800a44a:	b510      	push	{r4, lr}
 800a44c:	460c      	mov	r4, r1
 800a44e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a452:	f000 f885 	bl	800a560 <_lseek_r>
 800a456:	1c43      	adds	r3, r0, #1
 800a458:	89a3      	ldrh	r3, [r4, #12]
 800a45a:	bf15      	itete	ne
 800a45c:	6560      	strne	r0, [r4, #84]	; 0x54
 800a45e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a462:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a466:	81a3      	strheq	r3, [r4, #12]
 800a468:	bf18      	it	ne
 800a46a:	81a3      	strhne	r3, [r4, #12]
 800a46c:	bd10      	pop	{r4, pc}

0800a46e <__sclose>:
 800a46e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a472:	f000 b831 	b.w	800a4d8 <_close_r>
	...

0800a478 <_write_r>:
 800a478:	b538      	push	{r3, r4, r5, lr}
 800a47a:	4d07      	ldr	r5, [pc, #28]	; (800a498 <_write_r+0x20>)
 800a47c:	4604      	mov	r4, r0
 800a47e:	4608      	mov	r0, r1
 800a480:	4611      	mov	r1, r2
 800a482:	2200      	movs	r2, #0
 800a484:	602a      	str	r2, [r5, #0]
 800a486:	461a      	mov	r2, r3
 800a488:	f7f9 fd28 	bl	8003edc <_write>
 800a48c:	1c43      	adds	r3, r0, #1
 800a48e:	d102      	bne.n	800a496 <_write_r+0x1e>
 800a490:	682b      	ldr	r3, [r5, #0]
 800a492:	b103      	cbz	r3, 800a496 <_write_r+0x1e>
 800a494:	6023      	str	r3, [r4, #0]
 800a496:	bd38      	pop	{r3, r4, r5, pc}
 800a498:	20015914 	.word	0x20015914

0800a49c <__assert_func>:
 800a49c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a49e:	4614      	mov	r4, r2
 800a4a0:	461a      	mov	r2, r3
 800a4a2:	4b09      	ldr	r3, [pc, #36]	; (800a4c8 <__assert_func+0x2c>)
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	4605      	mov	r5, r0
 800a4a8:	68d8      	ldr	r0, [r3, #12]
 800a4aa:	b14c      	cbz	r4, 800a4c0 <__assert_func+0x24>
 800a4ac:	4b07      	ldr	r3, [pc, #28]	; (800a4cc <__assert_func+0x30>)
 800a4ae:	9100      	str	r1, [sp, #0]
 800a4b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a4b4:	4906      	ldr	r1, [pc, #24]	; (800a4d0 <__assert_func+0x34>)
 800a4b6:	462b      	mov	r3, r5
 800a4b8:	f000 f81e 	bl	800a4f8 <fiprintf>
 800a4bc:	f000 f89f 	bl	800a5fe <abort>
 800a4c0:	4b04      	ldr	r3, [pc, #16]	; (800a4d4 <__assert_func+0x38>)
 800a4c2:	461c      	mov	r4, r3
 800a4c4:	e7f3      	b.n	800a4ae <__assert_func+0x12>
 800a4c6:	bf00      	nop
 800a4c8:	2000004c 	.word	0x2000004c
 800a4cc:	0800b695 	.word	0x0800b695
 800a4d0:	0800b6a2 	.word	0x0800b6a2
 800a4d4:	0800b6d0 	.word	0x0800b6d0

0800a4d8 <_close_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	4d06      	ldr	r5, [pc, #24]	; (800a4f4 <_close_r+0x1c>)
 800a4dc:	2300      	movs	r3, #0
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	602b      	str	r3, [r5, #0]
 800a4e4:	f7f9 fc7d 	bl	8003de2 <_close>
 800a4e8:	1c43      	adds	r3, r0, #1
 800a4ea:	d102      	bne.n	800a4f2 <_close_r+0x1a>
 800a4ec:	682b      	ldr	r3, [r5, #0]
 800a4ee:	b103      	cbz	r3, 800a4f2 <_close_r+0x1a>
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	bd38      	pop	{r3, r4, r5, pc}
 800a4f4:	20015914 	.word	0x20015914

0800a4f8 <fiprintf>:
 800a4f8:	b40e      	push	{r1, r2, r3}
 800a4fa:	b503      	push	{r0, r1, lr}
 800a4fc:	4601      	mov	r1, r0
 800a4fe:	ab03      	add	r3, sp, #12
 800a500:	4805      	ldr	r0, [pc, #20]	; (800a518 <fiprintf+0x20>)
 800a502:	f853 2b04 	ldr.w	r2, [r3], #4
 800a506:	6800      	ldr	r0, [r0, #0]
 800a508:	9301      	str	r3, [sp, #4]
 800a50a:	f7ff fe31 	bl	800a170 <_vfiprintf_r>
 800a50e:	b002      	add	sp, #8
 800a510:	f85d eb04 	ldr.w	lr, [sp], #4
 800a514:	b003      	add	sp, #12
 800a516:	4770      	bx	lr
 800a518:	2000004c 	.word	0x2000004c

0800a51c <_fstat_r>:
 800a51c:	b538      	push	{r3, r4, r5, lr}
 800a51e:	4d07      	ldr	r5, [pc, #28]	; (800a53c <_fstat_r+0x20>)
 800a520:	2300      	movs	r3, #0
 800a522:	4604      	mov	r4, r0
 800a524:	4608      	mov	r0, r1
 800a526:	4611      	mov	r1, r2
 800a528:	602b      	str	r3, [r5, #0]
 800a52a:	f7f9 fc66 	bl	8003dfa <_fstat>
 800a52e:	1c43      	adds	r3, r0, #1
 800a530:	d102      	bne.n	800a538 <_fstat_r+0x1c>
 800a532:	682b      	ldr	r3, [r5, #0]
 800a534:	b103      	cbz	r3, 800a538 <_fstat_r+0x1c>
 800a536:	6023      	str	r3, [r4, #0]
 800a538:	bd38      	pop	{r3, r4, r5, pc}
 800a53a:	bf00      	nop
 800a53c:	20015914 	.word	0x20015914

0800a540 <_isatty_r>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	4d06      	ldr	r5, [pc, #24]	; (800a55c <_isatty_r+0x1c>)
 800a544:	2300      	movs	r3, #0
 800a546:	4604      	mov	r4, r0
 800a548:	4608      	mov	r0, r1
 800a54a:	602b      	str	r3, [r5, #0]
 800a54c:	f7f9 fc65 	bl	8003e1a <_isatty>
 800a550:	1c43      	adds	r3, r0, #1
 800a552:	d102      	bne.n	800a55a <_isatty_r+0x1a>
 800a554:	682b      	ldr	r3, [r5, #0]
 800a556:	b103      	cbz	r3, 800a55a <_isatty_r+0x1a>
 800a558:	6023      	str	r3, [r4, #0]
 800a55a:	bd38      	pop	{r3, r4, r5, pc}
 800a55c:	20015914 	.word	0x20015914

0800a560 <_lseek_r>:
 800a560:	b538      	push	{r3, r4, r5, lr}
 800a562:	4d07      	ldr	r5, [pc, #28]	; (800a580 <_lseek_r+0x20>)
 800a564:	4604      	mov	r4, r0
 800a566:	4608      	mov	r0, r1
 800a568:	4611      	mov	r1, r2
 800a56a:	2200      	movs	r2, #0
 800a56c:	602a      	str	r2, [r5, #0]
 800a56e:	461a      	mov	r2, r3
 800a570:	f7f9 fc5e 	bl	8003e30 <_lseek>
 800a574:	1c43      	adds	r3, r0, #1
 800a576:	d102      	bne.n	800a57e <_lseek_r+0x1e>
 800a578:	682b      	ldr	r3, [r5, #0]
 800a57a:	b103      	cbz	r3, 800a57e <_lseek_r+0x1e>
 800a57c:	6023      	str	r3, [r4, #0]
 800a57e:	bd38      	pop	{r3, r4, r5, pc}
 800a580:	20015914 	.word	0x20015914

0800a584 <__ascii_mbtowc>:
 800a584:	b082      	sub	sp, #8
 800a586:	b901      	cbnz	r1, 800a58a <__ascii_mbtowc+0x6>
 800a588:	a901      	add	r1, sp, #4
 800a58a:	b142      	cbz	r2, 800a59e <__ascii_mbtowc+0x1a>
 800a58c:	b14b      	cbz	r3, 800a5a2 <__ascii_mbtowc+0x1e>
 800a58e:	7813      	ldrb	r3, [r2, #0]
 800a590:	600b      	str	r3, [r1, #0]
 800a592:	7812      	ldrb	r2, [r2, #0]
 800a594:	1e10      	subs	r0, r2, #0
 800a596:	bf18      	it	ne
 800a598:	2001      	movne	r0, #1
 800a59a:	b002      	add	sp, #8
 800a59c:	4770      	bx	lr
 800a59e:	4610      	mov	r0, r2
 800a5a0:	e7fb      	b.n	800a59a <__ascii_mbtowc+0x16>
 800a5a2:	f06f 0001 	mvn.w	r0, #1
 800a5a6:	e7f8      	b.n	800a59a <__ascii_mbtowc+0x16>

0800a5a8 <__malloc_lock>:
 800a5a8:	4801      	ldr	r0, [pc, #4]	; (800a5b0 <__malloc_lock+0x8>)
 800a5aa:	f7ff b8c0 	b.w	800972e <__retarget_lock_acquire_recursive>
 800a5ae:	bf00      	nop
 800a5b0:	20015908 	.word	0x20015908

0800a5b4 <__malloc_unlock>:
 800a5b4:	4801      	ldr	r0, [pc, #4]	; (800a5bc <__malloc_unlock+0x8>)
 800a5b6:	f7ff b8bb 	b.w	8009730 <__retarget_lock_release_recursive>
 800a5ba:	bf00      	nop
 800a5bc:	20015908 	.word	0x20015908

0800a5c0 <_read_r>:
 800a5c0:	b538      	push	{r3, r4, r5, lr}
 800a5c2:	4d07      	ldr	r5, [pc, #28]	; (800a5e0 <_read_r+0x20>)
 800a5c4:	4604      	mov	r4, r0
 800a5c6:	4608      	mov	r0, r1
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	602a      	str	r2, [r5, #0]
 800a5ce:	461a      	mov	r2, r3
 800a5d0:	f7f9 fbea 	bl	8003da8 <_read>
 800a5d4:	1c43      	adds	r3, r0, #1
 800a5d6:	d102      	bne.n	800a5de <_read_r+0x1e>
 800a5d8:	682b      	ldr	r3, [r5, #0]
 800a5da:	b103      	cbz	r3, 800a5de <_read_r+0x1e>
 800a5dc:	6023      	str	r3, [r4, #0]
 800a5de:	bd38      	pop	{r3, r4, r5, pc}
 800a5e0:	20015914 	.word	0x20015914

0800a5e4 <__ascii_wctomb>:
 800a5e4:	b149      	cbz	r1, 800a5fa <__ascii_wctomb+0x16>
 800a5e6:	2aff      	cmp	r2, #255	; 0xff
 800a5e8:	bf85      	ittet	hi
 800a5ea:	238a      	movhi	r3, #138	; 0x8a
 800a5ec:	6003      	strhi	r3, [r0, #0]
 800a5ee:	700a      	strbls	r2, [r1, #0]
 800a5f0:	f04f 30ff 	movhi.w	r0, #4294967295
 800a5f4:	bf98      	it	ls
 800a5f6:	2001      	movls	r0, #1
 800a5f8:	4770      	bx	lr
 800a5fa:	4608      	mov	r0, r1
 800a5fc:	4770      	bx	lr

0800a5fe <abort>:
 800a5fe:	b508      	push	{r3, lr}
 800a600:	2006      	movs	r0, #6
 800a602:	f000 f82b 	bl	800a65c <raise>
 800a606:	2001      	movs	r0, #1
 800a608:	f7f9 fbc4 	bl	8003d94 <_exit>

0800a60c <_raise_r>:
 800a60c:	291f      	cmp	r1, #31
 800a60e:	b538      	push	{r3, r4, r5, lr}
 800a610:	4604      	mov	r4, r0
 800a612:	460d      	mov	r5, r1
 800a614:	d904      	bls.n	800a620 <_raise_r+0x14>
 800a616:	2316      	movs	r3, #22
 800a618:	6003      	str	r3, [r0, #0]
 800a61a:	f04f 30ff 	mov.w	r0, #4294967295
 800a61e:	bd38      	pop	{r3, r4, r5, pc}
 800a620:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a622:	b112      	cbz	r2, 800a62a <_raise_r+0x1e>
 800a624:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a628:	b94b      	cbnz	r3, 800a63e <_raise_r+0x32>
 800a62a:	4620      	mov	r0, r4
 800a62c:	f000 f830 	bl	800a690 <_getpid_r>
 800a630:	462a      	mov	r2, r5
 800a632:	4601      	mov	r1, r0
 800a634:	4620      	mov	r0, r4
 800a636:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a63a:	f000 b817 	b.w	800a66c <_kill_r>
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d00a      	beq.n	800a658 <_raise_r+0x4c>
 800a642:	1c59      	adds	r1, r3, #1
 800a644:	d103      	bne.n	800a64e <_raise_r+0x42>
 800a646:	2316      	movs	r3, #22
 800a648:	6003      	str	r3, [r0, #0]
 800a64a:	2001      	movs	r0, #1
 800a64c:	e7e7      	b.n	800a61e <_raise_r+0x12>
 800a64e:	2400      	movs	r4, #0
 800a650:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a654:	4628      	mov	r0, r5
 800a656:	4798      	blx	r3
 800a658:	2000      	movs	r0, #0
 800a65a:	e7e0      	b.n	800a61e <_raise_r+0x12>

0800a65c <raise>:
 800a65c:	4b02      	ldr	r3, [pc, #8]	; (800a668 <raise+0xc>)
 800a65e:	4601      	mov	r1, r0
 800a660:	6818      	ldr	r0, [r3, #0]
 800a662:	f7ff bfd3 	b.w	800a60c <_raise_r>
 800a666:	bf00      	nop
 800a668:	2000004c 	.word	0x2000004c

0800a66c <_kill_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d07      	ldr	r5, [pc, #28]	; (800a68c <_kill_r+0x20>)
 800a670:	2300      	movs	r3, #0
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	4611      	mov	r1, r2
 800a678:	602b      	str	r3, [r5, #0]
 800a67a:	f7f9 fb7b 	bl	8003d74 <_kill>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	d102      	bne.n	800a688 <_kill_r+0x1c>
 800a682:	682b      	ldr	r3, [r5, #0]
 800a684:	b103      	cbz	r3, 800a688 <_kill_r+0x1c>
 800a686:	6023      	str	r3, [r4, #0]
 800a688:	bd38      	pop	{r3, r4, r5, pc}
 800a68a:	bf00      	nop
 800a68c:	20015914 	.word	0x20015914

0800a690 <_getpid_r>:
 800a690:	f7f9 bb68 	b.w	8003d64 <_getpid>

0800a694 <cosf>:
 800a694:	ee10 3a10 	vmov	r3, s0
 800a698:	b507      	push	{r0, r1, r2, lr}
 800a69a:	4a1e      	ldr	r2, [pc, #120]	; (800a714 <cosf+0x80>)
 800a69c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6a0:	4293      	cmp	r3, r2
 800a6a2:	dc06      	bgt.n	800a6b2 <cosf+0x1e>
 800a6a4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800a718 <cosf+0x84>
 800a6a8:	b003      	add	sp, #12
 800a6aa:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6ae:	f000 ba95 	b.w	800abdc <__kernel_cosf>
 800a6b2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a6b6:	db04      	blt.n	800a6c2 <cosf+0x2e>
 800a6b8:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a6bc:	b003      	add	sp, #12
 800a6be:	f85d fb04 	ldr.w	pc, [sp], #4
 800a6c2:	4668      	mov	r0, sp
 800a6c4:	f000 f94e 	bl	800a964 <__ieee754_rem_pio2f>
 800a6c8:	f000 0003 	and.w	r0, r0, #3
 800a6cc:	2801      	cmp	r0, #1
 800a6ce:	d009      	beq.n	800a6e4 <cosf+0x50>
 800a6d0:	2802      	cmp	r0, #2
 800a6d2:	d010      	beq.n	800a6f6 <cosf+0x62>
 800a6d4:	b9b0      	cbnz	r0, 800a704 <cosf+0x70>
 800a6d6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6da:	ed9d 0a00 	vldr	s0, [sp]
 800a6de:	f000 fa7d 	bl	800abdc <__kernel_cosf>
 800a6e2:	e7eb      	b.n	800a6bc <cosf+0x28>
 800a6e4:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6e8:	ed9d 0a00 	vldr	s0, [sp]
 800a6ec:	f000 fd4c 	bl	800b188 <__kernel_sinf>
 800a6f0:	eeb1 0a40 	vneg.f32	s0, s0
 800a6f4:	e7e2      	b.n	800a6bc <cosf+0x28>
 800a6f6:	eddd 0a01 	vldr	s1, [sp, #4]
 800a6fa:	ed9d 0a00 	vldr	s0, [sp]
 800a6fe:	f000 fa6d 	bl	800abdc <__kernel_cosf>
 800a702:	e7f5      	b.n	800a6f0 <cosf+0x5c>
 800a704:	eddd 0a01 	vldr	s1, [sp, #4]
 800a708:	ed9d 0a00 	vldr	s0, [sp]
 800a70c:	2001      	movs	r0, #1
 800a70e:	f000 fd3b 	bl	800b188 <__kernel_sinf>
 800a712:	e7d3      	b.n	800a6bc <cosf+0x28>
 800a714:	3f490fd8 	.word	0x3f490fd8
 800a718:	00000000 	.word	0x00000000

0800a71c <sinf>:
 800a71c:	ee10 3a10 	vmov	r3, s0
 800a720:	b507      	push	{r0, r1, r2, lr}
 800a722:	4a1f      	ldr	r2, [pc, #124]	; (800a7a0 <sinf+0x84>)
 800a724:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a728:	4293      	cmp	r3, r2
 800a72a:	dc07      	bgt.n	800a73c <sinf+0x20>
 800a72c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800a7a4 <sinf+0x88>
 800a730:	2000      	movs	r0, #0
 800a732:	b003      	add	sp, #12
 800a734:	f85d eb04 	ldr.w	lr, [sp], #4
 800a738:	f000 bd26 	b.w	800b188 <__kernel_sinf>
 800a73c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a740:	db04      	blt.n	800a74c <sinf+0x30>
 800a742:	ee30 0a40 	vsub.f32	s0, s0, s0
 800a746:	b003      	add	sp, #12
 800a748:	f85d fb04 	ldr.w	pc, [sp], #4
 800a74c:	4668      	mov	r0, sp
 800a74e:	f000 f909 	bl	800a964 <__ieee754_rem_pio2f>
 800a752:	f000 0003 	and.w	r0, r0, #3
 800a756:	2801      	cmp	r0, #1
 800a758:	d00a      	beq.n	800a770 <sinf+0x54>
 800a75a:	2802      	cmp	r0, #2
 800a75c:	d00f      	beq.n	800a77e <sinf+0x62>
 800a75e:	b9c0      	cbnz	r0, 800a792 <sinf+0x76>
 800a760:	eddd 0a01 	vldr	s1, [sp, #4]
 800a764:	ed9d 0a00 	vldr	s0, [sp]
 800a768:	2001      	movs	r0, #1
 800a76a:	f000 fd0d 	bl	800b188 <__kernel_sinf>
 800a76e:	e7ea      	b.n	800a746 <sinf+0x2a>
 800a770:	eddd 0a01 	vldr	s1, [sp, #4]
 800a774:	ed9d 0a00 	vldr	s0, [sp]
 800a778:	f000 fa30 	bl	800abdc <__kernel_cosf>
 800a77c:	e7e3      	b.n	800a746 <sinf+0x2a>
 800a77e:	eddd 0a01 	vldr	s1, [sp, #4]
 800a782:	ed9d 0a00 	vldr	s0, [sp]
 800a786:	2001      	movs	r0, #1
 800a788:	f000 fcfe 	bl	800b188 <__kernel_sinf>
 800a78c:	eeb1 0a40 	vneg.f32	s0, s0
 800a790:	e7d9      	b.n	800a746 <sinf+0x2a>
 800a792:	eddd 0a01 	vldr	s1, [sp, #4]
 800a796:	ed9d 0a00 	vldr	s0, [sp]
 800a79a:	f000 fa1f 	bl	800abdc <__kernel_cosf>
 800a79e:	e7f5      	b.n	800a78c <sinf+0x70>
 800a7a0:	3f490fd8 	.word	0x3f490fd8
 800a7a4:	00000000 	.word	0x00000000

0800a7a8 <sqrt>:
 800a7a8:	b538      	push	{r3, r4, r5, lr}
 800a7aa:	ed2d 8b02 	vpush	{d8}
 800a7ae:	ec55 4b10 	vmov	r4, r5, d0
 800a7b2:	f000 f825 	bl	800a800 <__ieee754_sqrt>
 800a7b6:	4622      	mov	r2, r4
 800a7b8:	462b      	mov	r3, r5
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	4629      	mov	r1, r5
 800a7be:	eeb0 8a40 	vmov.f32	s16, s0
 800a7c2:	eef0 8a60 	vmov.f32	s17, s1
 800a7c6:	f7f6 f9b1 	bl	8000b2c <__aeabi_dcmpun>
 800a7ca:	b990      	cbnz	r0, 800a7f2 <sqrt+0x4a>
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	4629      	mov	r1, r5
 800a7d4:	f7f6 f982 	bl	8000adc <__aeabi_dcmplt>
 800a7d8:	b158      	cbz	r0, 800a7f2 <sqrt+0x4a>
 800a7da:	f7fd f985 	bl	8007ae8 <__errno>
 800a7de:	2321      	movs	r3, #33	; 0x21
 800a7e0:	6003      	str	r3, [r0, #0]
 800a7e2:	2200      	movs	r2, #0
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	4610      	mov	r0, r2
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	f7f6 f82f 	bl	800084c <__aeabi_ddiv>
 800a7ee:	ec41 0b18 	vmov	d8, r0, r1
 800a7f2:	eeb0 0a48 	vmov.f32	s0, s16
 800a7f6:	eef0 0a68 	vmov.f32	s1, s17
 800a7fa:	ecbd 8b02 	vpop	{d8}
 800a7fe:	bd38      	pop	{r3, r4, r5, pc}

0800a800 <__ieee754_sqrt>:
 800a800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a804:	ec55 4b10 	vmov	r4, r5, d0
 800a808:	4e55      	ldr	r6, [pc, #340]	; (800a960 <__ieee754_sqrt+0x160>)
 800a80a:	43ae      	bics	r6, r5
 800a80c:	ee10 0a10 	vmov	r0, s0
 800a810:	ee10 3a10 	vmov	r3, s0
 800a814:	462a      	mov	r2, r5
 800a816:	4629      	mov	r1, r5
 800a818:	d110      	bne.n	800a83c <__ieee754_sqrt+0x3c>
 800a81a:	ee10 2a10 	vmov	r2, s0
 800a81e:	462b      	mov	r3, r5
 800a820:	f7f5 feea 	bl	80005f8 <__aeabi_dmul>
 800a824:	4602      	mov	r2, r0
 800a826:	460b      	mov	r3, r1
 800a828:	4620      	mov	r0, r4
 800a82a:	4629      	mov	r1, r5
 800a82c:	f7f5 fd2e 	bl	800028c <__adddf3>
 800a830:	4604      	mov	r4, r0
 800a832:	460d      	mov	r5, r1
 800a834:	ec45 4b10 	vmov	d0, r4, r5
 800a838:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a83c:	2d00      	cmp	r5, #0
 800a83e:	dc10      	bgt.n	800a862 <__ieee754_sqrt+0x62>
 800a840:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a844:	4330      	orrs	r0, r6
 800a846:	d0f5      	beq.n	800a834 <__ieee754_sqrt+0x34>
 800a848:	b15d      	cbz	r5, 800a862 <__ieee754_sqrt+0x62>
 800a84a:	ee10 2a10 	vmov	r2, s0
 800a84e:	462b      	mov	r3, r5
 800a850:	ee10 0a10 	vmov	r0, s0
 800a854:	f7f5 fd18 	bl	8000288 <__aeabi_dsub>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	f7f5 fff6 	bl	800084c <__aeabi_ddiv>
 800a860:	e7e6      	b.n	800a830 <__ieee754_sqrt+0x30>
 800a862:	1512      	asrs	r2, r2, #20
 800a864:	d074      	beq.n	800a950 <__ieee754_sqrt+0x150>
 800a866:	07d4      	lsls	r4, r2, #31
 800a868:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800a86c:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800a870:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800a874:	bf5e      	ittt	pl
 800a876:	0fda      	lsrpl	r2, r3, #31
 800a878:	005b      	lslpl	r3, r3, #1
 800a87a:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800a87e:	2400      	movs	r4, #0
 800a880:	0fda      	lsrs	r2, r3, #31
 800a882:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a886:	107f      	asrs	r7, r7, #1
 800a888:	005b      	lsls	r3, r3, #1
 800a88a:	2516      	movs	r5, #22
 800a88c:	4620      	mov	r0, r4
 800a88e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800a892:	1886      	adds	r6, r0, r2
 800a894:	428e      	cmp	r6, r1
 800a896:	bfde      	ittt	le
 800a898:	1b89      	suble	r1, r1, r6
 800a89a:	18b0      	addle	r0, r6, r2
 800a89c:	18a4      	addle	r4, r4, r2
 800a89e:	0049      	lsls	r1, r1, #1
 800a8a0:	3d01      	subs	r5, #1
 800a8a2:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800a8a6:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800a8aa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a8ae:	d1f0      	bne.n	800a892 <__ieee754_sqrt+0x92>
 800a8b0:	462a      	mov	r2, r5
 800a8b2:	f04f 0e20 	mov.w	lr, #32
 800a8b6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a8ba:	4281      	cmp	r1, r0
 800a8bc:	eb06 0c05 	add.w	ip, r6, r5
 800a8c0:	dc02      	bgt.n	800a8c8 <__ieee754_sqrt+0xc8>
 800a8c2:	d113      	bne.n	800a8ec <__ieee754_sqrt+0xec>
 800a8c4:	459c      	cmp	ip, r3
 800a8c6:	d811      	bhi.n	800a8ec <__ieee754_sqrt+0xec>
 800a8c8:	f1bc 0f00 	cmp.w	ip, #0
 800a8cc:	eb0c 0506 	add.w	r5, ip, r6
 800a8d0:	da43      	bge.n	800a95a <__ieee754_sqrt+0x15a>
 800a8d2:	2d00      	cmp	r5, #0
 800a8d4:	db41      	blt.n	800a95a <__ieee754_sqrt+0x15a>
 800a8d6:	f100 0801 	add.w	r8, r0, #1
 800a8da:	1a09      	subs	r1, r1, r0
 800a8dc:	459c      	cmp	ip, r3
 800a8de:	bf88      	it	hi
 800a8e0:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800a8e4:	eba3 030c 	sub.w	r3, r3, ip
 800a8e8:	4432      	add	r2, r6
 800a8ea:	4640      	mov	r0, r8
 800a8ec:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800a8f0:	f1be 0e01 	subs.w	lr, lr, #1
 800a8f4:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800a8f8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a8fc:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a900:	d1db      	bne.n	800a8ba <__ieee754_sqrt+0xba>
 800a902:	430b      	orrs	r3, r1
 800a904:	d006      	beq.n	800a914 <__ieee754_sqrt+0x114>
 800a906:	1c50      	adds	r0, r2, #1
 800a908:	bf13      	iteet	ne
 800a90a:	3201      	addne	r2, #1
 800a90c:	3401      	addeq	r4, #1
 800a90e:	4672      	moveq	r2, lr
 800a910:	f022 0201 	bicne.w	r2, r2, #1
 800a914:	1063      	asrs	r3, r4, #1
 800a916:	0852      	lsrs	r2, r2, #1
 800a918:	07e1      	lsls	r1, r4, #31
 800a91a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800a91e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800a922:	bf48      	it	mi
 800a924:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800a928:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800a92c:	4614      	mov	r4, r2
 800a92e:	e781      	b.n	800a834 <__ieee754_sqrt+0x34>
 800a930:	0ad9      	lsrs	r1, r3, #11
 800a932:	3815      	subs	r0, #21
 800a934:	055b      	lsls	r3, r3, #21
 800a936:	2900      	cmp	r1, #0
 800a938:	d0fa      	beq.n	800a930 <__ieee754_sqrt+0x130>
 800a93a:	02cd      	lsls	r5, r1, #11
 800a93c:	d50a      	bpl.n	800a954 <__ieee754_sqrt+0x154>
 800a93e:	f1c2 0420 	rsb	r4, r2, #32
 800a942:	fa23 f404 	lsr.w	r4, r3, r4
 800a946:	1e55      	subs	r5, r2, #1
 800a948:	4093      	lsls	r3, r2
 800a94a:	4321      	orrs	r1, r4
 800a94c:	1b42      	subs	r2, r0, r5
 800a94e:	e78a      	b.n	800a866 <__ieee754_sqrt+0x66>
 800a950:	4610      	mov	r0, r2
 800a952:	e7f0      	b.n	800a936 <__ieee754_sqrt+0x136>
 800a954:	0049      	lsls	r1, r1, #1
 800a956:	3201      	adds	r2, #1
 800a958:	e7ef      	b.n	800a93a <__ieee754_sqrt+0x13a>
 800a95a:	4680      	mov	r8, r0
 800a95c:	e7bd      	b.n	800a8da <__ieee754_sqrt+0xda>
 800a95e:	bf00      	nop
 800a960:	7ff00000 	.word	0x7ff00000

0800a964 <__ieee754_rem_pio2f>:
 800a964:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a966:	ee10 6a10 	vmov	r6, s0
 800a96a:	4b8e      	ldr	r3, [pc, #568]	; (800aba4 <__ieee754_rem_pio2f+0x240>)
 800a96c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800a970:	429d      	cmp	r5, r3
 800a972:	b087      	sub	sp, #28
 800a974:	eef0 7a40 	vmov.f32	s15, s0
 800a978:	4604      	mov	r4, r0
 800a97a:	dc05      	bgt.n	800a988 <__ieee754_rem_pio2f+0x24>
 800a97c:	2300      	movs	r3, #0
 800a97e:	ed80 0a00 	vstr	s0, [r0]
 800a982:	6043      	str	r3, [r0, #4]
 800a984:	2000      	movs	r0, #0
 800a986:	e01a      	b.n	800a9be <__ieee754_rem_pio2f+0x5a>
 800a988:	4b87      	ldr	r3, [pc, #540]	; (800aba8 <__ieee754_rem_pio2f+0x244>)
 800a98a:	429d      	cmp	r5, r3
 800a98c:	dc46      	bgt.n	800aa1c <__ieee754_rem_pio2f+0xb8>
 800a98e:	2e00      	cmp	r6, #0
 800a990:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800abac <__ieee754_rem_pio2f+0x248>
 800a994:	4b86      	ldr	r3, [pc, #536]	; (800abb0 <__ieee754_rem_pio2f+0x24c>)
 800a996:	f025 050f 	bic.w	r5, r5, #15
 800a99a:	dd1f      	ble.n	800a9dc <__ieee754_rem_pio2f+0x78>
 800a99c:	429d      	cmp	r5, r3
 800a99e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a9a2:	d00e      	beq.n	800a9c2 <__ieee754_rem_pio2f+0x5e>
 800a9a4:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800abb4 <__ieee754_rem_pio2f+0x250>
 800a9a8:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800a9ac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a9b0:	ed80 0a00 	vstr	s0, [r0]
 800a9b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a9b8:	2001      	movs	r0, #1
 800a9ba:	edc4 7a01 	vstr	s15, [r4, #4]
 800a9be:	b007      	add	sp, #28
 800a9c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a9c2:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800abb8 <__ieee754_rem_pio2f+0x254>
 800a9c6:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800abbc <__ieee754_rem_pio2f+0x258>
 800a9ca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a9ce:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800a9d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a9d6:	edc0 6a00 	vstr	s13, [r0]
 800a9da:	e7eb      	b.n	800a9b4 <__ieee754_rem_pio2f+0x50>
 800a9dc:	429d      	cmp	r5, r3
 800a9de:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a9e2:	d00e      	beq.n	800aa02 <__ieee754_rem_pio2f+0x9e>
 800a9e4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800abb4 <__ieee754_rem_pio2f+0x250>
 800a9e8:	ee37 0a87 	vadd.f32	s0, s15, s14
 800a9ec:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800a9f0:	ed80 0a00 	vstr	s0, [r0]
 800a9f4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a9f8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9fc:	edc4 7a01 	vstr	s15, [r4, #4]
 800aa00:	e7dd      	b.n	800a9be <__ieee754_rem_pio2f+0x5a>
 800aa02:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800abb8 <__ieee754_rem_pio2f+0x254>
 800aa06:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800abbc <__ieee754_rem_pio2f+0x258>
 800aa0a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800aa0e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800aa12:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aa16:	edc0 6a00 	vstr	s13, [r0]
 800aa1a:	e7eb      	b.n	800a9f4 <__ieee754_rem_pio2f+0x90>
 800aa1c:	4b68      	ldr	r3, [pc, #416]	; (800abc0 <__ieee754_rem_pio2f+0x25c>)
 800aa1e:	429d      	cmp	r5, r3
 800aa20:	dc72      	bgt.n	800ab08 <__ieee754_rem_pio2f+0x1a4>
 800aa22:	f000 fbf9 	bl	800b218 <fabsf>
 800aa26:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800abc4 <__ieee754_rem_pio2f+0x260>
 800aa2a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800aa2e:	eee0 7a07 	vfma.f32	s15, s0, s14
 800aa32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800aa36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800aa3a:	ee17 0a90 	vmov	r0, s15
 800aa3e:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800abac <__ieee754_rem_pio2f+0x248>
 800aa42:	eea7 0a67 	vfms.f32	s0, s14, s15
 800aa46:	281f      	cmp	r0, #31
 800aa48:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800abb4 <__ieee754_rem_pio2f+0x250>
 800aa4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa50:	eeb1 6a47 	vneg.f32	s12, s14
 800aa54:	ee70 6a67 	vsub.f32	s13, s0, s15
 800aa58:	ee16 2a90 	vmov	r2, s13
 800aa5c:	dc1c      	bgt.n	800aa98 <__ieee754_rem_pio2f+0x134>
 800aa5e:	495a      	ldr	r1, [pc, #360]	; (800abc8 <__ieee754_rem_pio2f+0x264>)
 800aa60:	1e47      	subs	r7, r0, #1
 800aa62:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800aa66:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800aa6a:	428b      	cmp	r3, r1
 800aa6c:	d014      	beq.n	800aa98 <__ieee754_rem_pio2f+0x134>
 800aa6e:	6022      	str	r2, [r4, #0]
 800aa70:	ed94 7a00 	vldr	s14, [r4]
 800aa74:	ee30 0a47 	vsub.f32	s0, s0, s14
 800aa78:	2e00      	cmp	r6, #0
 800aa7a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800aa7e:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa82:	da9c      	bge.n	800a9be <__ieee754_rem_pio2f+0x5a>
 800aa84:	eeb1 7a47 	vneg.f32	s14, s14
 800aa88:	eeb1 0a40 	vneg.f32	s0, s0
 800aa8c:	ed84 7a00 	vstr	s14, [r4]
 800aa90:	ed84 0a01 	vstr	s0, [r4, #4]
 800aa94:	4240      	negs	r0, r0
 800aa96:	e792      	b.n	800a9be <__ieee754_rem_pio2f+0x5a>
 800aa98:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aa9c:	15eb      	asrs	r3, r5, #23
 800aa9e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800aaa2:	2d08      	cmp	r5, #8
 800aaa4:	dde3      	ble.n	800aa6e <__ieee754_rem_pio2f+0x10a>
 800aaa6:	eddf 7a44 	vldr	s15, [pc, #272]	; 800abb8 <__ieee754_rem_pio2f+0x254>
 800aaaa:	eddf 5a44 	vldr	s11, [pc, #272]	; 800abbc <__ieee754_rem_pio2f+0x258>
 800aaae:	eef0 6a40 	vmov.f32	s13, s0
 800aab2:	eee6 6a27 	vfma.f32	s13, s12, s15
 800aab6:	ee30 0a66 	vsub.f32	s0, s0, s13
 800aaba:	eea6 0a27 	vfma.f32	s0, s12, s15
 800aabe:	eef0 7a40 	vmov.f32	s15, s0
 800aac2:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800aac6:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800aaca:	ee15 2a90 	vmov	r2, s11
 800aace:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800aad2:	1a5b      	subs	r3, r3, r1
 800aad4:	2b19      	cmp	r3, #25
 800aad6:	dc04      	bgt.n	800aae2 <__ieee754_rem_pio2f+0x17e>
 800aad8:	edc4 5a00 	vstr	s11, [r4]
 800aadc:	eeb0 0a66 	vmov.f32	s0, s13
 800aae0:	e7c6      	b.n	800aa70 <__ieee754_rem_pio2f+0x10c>
 800aae2:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800abcc <__ieee754_rem_pio2f+0x268>
 800aae6:	eeb0 0a66 	vmov.f32	s0, s13
 800aaea:	eea6 0a25 	vfma.f32	s0, s12, s11
 800aaee:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800aaf2:	eddf 6a37 	vldr	s13, [pc, #220]	; 800abd0 <__ieee754_rem_pio2f+0x26c>
 800aaf6:	eee6 7a25 	vfma.f32	s15, s12, s11
 800aafa:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800aafe:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ab02:	ed84 7a00 	vstr	s14, [r4]
 800ab06:	e7b3      	b.n	800aa70 <__ieee754_rem_pio2f+0x10c>
 800ab08:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ab0c:	db06      	blt.n	800ab1c <__ieee754_rem_pio2f+0x1b8>
 800ab0e:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ab12:	edc0 7a01 	vstr	s15, [r0, #4]
 800ab16:	edc0 7a00 	vstr	s15, [r0]
 800ab1a:	e733      	b.n	800a984 <__ieee754_rem_pio2f+0x20>
 800ab1c:	15ea      	asrs	r2, r5, #23
 800ab1e:	3a86      	subs	r2, #134	; 0x86
 800ab20:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ab24:	ee07 3a90 	vmov	s15, r3
 800ab28:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ab2c:	eddf 6a29 	vldr	s13, [pc, #164]	; 800abd4 <__ieee754_rem_pio2f+0x270>
 800ab30:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab38:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ab3c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ab40:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ab44:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ab48:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ab4c:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ab50:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ab54:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ab58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab5c:	edcd 7a05 	vstr	s15, [sp, #20]
 800ab60:	d11e      	bne.n	800aba0 <__ieee754_rem_pio2f+0x23c>
 800ab62:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ab66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab6a:	bf14      	ite	ne
 800ab6c:	2302      	movne	r3, #2
 800ab6e:	2301      	moveq	r3, #1
 800ab70:	4919      	ldr	r1, [pc, #100]	; (800abd8 <__ieee754_rem_pio2f+0x274>)
 800ab72:	9101      	str	r1, [sp, #4]
 800ab74:	2102      	movs	r1, #2
 800ab76:	9100      	str	r1, [sp, #0]
 800ab78:	a803      	add	r0, sp, #12
 800ab7a:	4621      	mov	r1, r4
 800ab7c:	f000 f88e 	bl	800ac9c <__kernel_rem_pio2f>
 800ab80:	2e00      	cmp	r6, #0
 800ab82:	f6bf af1c 	bge.w	800a9be <__ieee754_rem_pio2f+0x5a>
 800ab86:	edd4 7a00 	vldr	s15, [r4]
 800ab8a:	eef1 7a67 	vneg.f32	s15, s15
 800ab8e:	edc4 7a00 	vstr	s15, [r4]
 800ab92:	edd4 7a01 	vldr	s15, [r4, #4]
 800ab96:	eef1 7a67 	vneg.f32	s15, s15
 800ab9a:	edc4 7a01 	vstr	s15, [r4, #4]
 800ab9e:	e779      	b.n	800aa94 <__ieee754_rem_pio2f+0x130>
 800aba0:	2303      	movs	r3, #3
 800aba2:	e7e5      	b.n	800ab70 <__ieee754_rem_pio2f+0x20c>
 800aba4:	3f490fd8 	.word	0x3f490fd8
 800aba8:	4016cbe3 	.word	0x4016cbe3
 800abac:	3fc90f80 	.word	0x3fc90f80
 800abb0:	3fc90fd0 	.word	0x3fc90fd0
 800abb4:	37354443 	.word	0x37354443
 800abb8:	37354400 	.word	0x37354400
 800abbc:	2e85a308 	.word	0x2e85a308
 800abc0:	43490f80 	.word	0x43490f80
 800abc4:	3f22f984 	.word	0x3f22f984
 800abc8:	0800b7dc 	.word	0x0800b7dc
 800abcc:	2e85a300 	.word	0x2e85a300
 800abd0:	248d3132 	.word	0x248d3132
 800abd4:	43800000 	.word	0x43800000
 800abd8:	0800b85c 	.word	0x0800b85c

0800abdc <__kernel_cosf>:
 800abdc:	ee10 3a10 	vmov	r3, s0
 800abe0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800abe4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800abe8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800abec:	da05      	bge.n	800abfa <__kernel_cosf+0x1e>
 800abee:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800abf2:	ee17 2a90 	vmov	r2, s15
 800abf6:	2a00      	cmp	r2, #0
 800abf8:	d03d      	beq.n	800ac76 <__kernel_cosf+0x9a>
 800abfa:	ee60 5a00 	vmul.f32	s11, s0, s0
 800abfe:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800ac7c <__kernel_cosf+0xa0>
 800ac02:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800ac80 <__kernel_cosf+0xa4>
 800ac06:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800ac84 <__kernel_cosf+0xa8>
 800ac0a:	4a1f      	ldr	r2, [pc, #124]	; (800ac88 <__kernel_cosf+0xac>)
 800ac0c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800ac10:	4293      	cmp	r3, r2
 800ac12:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800ac8c <__kernel_cosf+0xb0>
 800ac16:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ac1a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800ac90 <__kernel_cosf+0xb4>
 800ac1e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ac22:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800ac94 <__kernel_cosf+0xb8>
 800ac26:	eee7 7a25 	vfma.f32	s15, s14, s11
 800ac2a:	eeb0 7a66 	vmov.f32	s14, s13
 800ac2e:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800ac32:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800ac36:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800ac3a:	ee67 6a25 	vmul.f32	s13, s14, s11
 800ac3e:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800ac42:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ac46:	dc04      	bgt.n	800ac52 <__kernel_cosf+0x76>
 800ac48:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800ac4c:	ee36 0a47 	vsub.f32	s0, s12, s14
 800ac50:	4770      	bx	lr
 800ac52:	4a11      	ldr	r2, [pc, #68]	; (800ac98 <__kernel_cosf+0xbc>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	bfda      	itte	le
 800ac58:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800ac5c:	ee06 3a90 	vmovle	s13, r3
 800ac60:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800ac64:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ac68:	ee36 0a66 	vsub.f32	s0, s12, s13
 800ac6c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ac70:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ac74:	4770      	bx	lr
 800ac76:	eeb0 0a46 	vmov.f32	s0, s12
 800ac7a:	4770      	bx	lr
 800ac7c:	ad47d74e 	.word	0xad47d74e
 800ac80:	310f74f6 	.word	0x310f74f6
 800ac84:	3d2aaaab 	.word	0x3d2aaaab
 800ac88:	3e999999 	.word	0x3e999999
 800ac8c:	b493f27c 	.word	0xb493f27c
 800ac90:	37d00d01 	.word	0x37d00d01
 800ac94:	bab60b61 	.word	0xbab60b61
 800ac98:	3f480000 	.word	0x3f480000

0800ac9c <__kernel_rem_pio2f>:
 800ac9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aca0:	ed2d 8b04 	vpush	{d8-d9}
 800aca4:	b0d9      	sub	sp, #356	; 0x164
 800aca6:	4688      	mov	r8, r1
 800aca8:	9002      	str	r0, [sp, #8]
 800acaa:	49bb      	ldr	r1, [pc, #748]	; (800af98 <__kernel_rem_pio2f+0x2fc>)
 800acac:	9866      	ldr	r0, [sp, #408]	; 0x198
 800acae:	9301      	str	r3, [sp, #4]
 800acb0:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800acb4:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800acb8:	1e59      	subs	r1, r3, #1
 800acba:	1d13      	adds	r3, r2, #4
 800acbc:	db27      	blt.n	800ad0e <__kernel_rem_pio2f+0x72>
 800acbe:	f1b2 0b03 	subs.w	fp, r2, #3
 800acc2:	bf48      	it	mi
 800acc4:	f102 0b04 	addmi.w	fp, r2, #4
 800acc8:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800accc:	1c45      	adds	r5, r0, #1
 800acce:	00ec      	lsls	r4, r5, #3
 800acd0:	1a47      	subs	r7, r0, r1
 800acd2:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800acd6:	9403      	str	r4, [sp, #12]
 800acd8:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800acdc:	eb0a 0c01 	add.w	ip, sl, r1
 800ace0:	ae1c      	add	r6, sp, #112	; 0x70
 800ace2:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800ace6:	2400      	movs	r4, #0
 800ace8:	4564      	cmp	r4, ip
 800acea:	dd12      	ble.n	800ad12 <__kernel_rem_pio2f+0x76>
 800acec:	9b01      	ldr	r3, [sp, #4]
 800acee:	ac1c      	add	r4, sp, #112	; 0x70
 800acf0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800acf4:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800acf8:	f04f 0c00 	mov.w	ip, #0
 800acfc:	45d4      	cmp	ip, sl
 800acfe:	dc27      	bgt.n	800ad50 <__kernel_rem_pio2f+0xb4>
 800ad00:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800ad04:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800ad08:	4627      	mov	r7, r4
 800ad0a:	2600      	movs	r6, #0
 800ad0c:	e016      	b.n	800ad3c <__kernel_rem_pio2f+0xa0>
 800ad0e:	2000      	movs	r0, #0
 800ad10:	e7dc      	b.n	800accc <__kernel_rem_pio2f+0x30>
 800ad12:	42e7      	cmn	r7, r4
 800ad14:	bf5d      	ittte	pl
 800ad16:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800ad1a:	ee07 3a90 	vmovpl	s15, r3
 800ad1e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800ad22:	eef0 7a47 	vmovmi.f32	s15, s14
 800ad26:	ece6 7a01 	vstmia	r6!, {s15}
 800ad2a:	3401      	adds	r4, #1
 800ad2c:	e7dc      	b.n	800ace8 <__kernel_rem_pio2f+0x4c>
 800ad2e:	ecf9 6a01 	vldmia	r9!, {s13}
 800ad32:	ed97 7a00 	vldr	s14, [r7]
 800ad36:	eee6 7a87 	vfma.f32	s15, s13, s14
 800ad3a:	3601      	adds	r6, #1
 800ad3c:	428e      	cmp	r6, r1
 800ad3e:	f1a7 0704 	sub.w	r7, r7, #4
 800ad42:	ddf4      	ble.n	800ad2e <__kernel_rem_pio2f+0x92>
 800ad44:	eceb 7a01 	vstmia	fp!, {s15}
 800ad48:	f10c 0c01 	add.w	ip, ip, #1
 800ad4c:	3404      	adds	r4, #4
 800ad4e:	e7d5      	b.n	800acfc <__kernel_rem_pio2f+0x60>
 800ad50:	ab08      	add	r3, sp, #32
 800ad52:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800ad56:	eddf 8a93 	vldr	s17, [pc, #588]	; 800afa4 <__kernel_rem_pio2f+0x308>
 800ad5a:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800afa0 <__kernel_rem_pio2f+0x304>
 800ad5e:	9304      	str	r3, [sp, #16]
 800ad60:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800ad64:	4656      	mov	r6, sl
 800ad66:	00b3      	lsls	r3, r6, #2
 800ad68:	9305      	str	r3, [sp, #20]
 800ad6a:	ab58      	add	r3, sp, #352	; 0x160
 800ad6c:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ad70:	ac08      	add	r4, sp, #32
 800ad72:	ab44      	add	r3, sp, #272	; 0x110
 800ad74:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800ad78:	46a4      	mov	ip, r4
 800ad7a:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800ad7e:	4637      	mov	r7, r6
 800ad80:	2f00      	cmp	r7, #0
 800ad82:	f1a0 0004 	sub.w	r0, r0, #4
 800ad86:	dc4f      	bgt.n	800ae28 <__kernel_rem_pio2f+0x18c>
 800ad88:	4628      	mov	r0, r5
 800ad8a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800ad8e:	f000 fa8d 	bl	800b2ac <scalbnf>
 800ad92:	eeb0 8a40 	vmov.f32	s16, s0
 800ad96:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800ad9a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800ad9e:	f000 fa43 	bl	800b228 <floorf>
 800ada2:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800ada6:	eea0 8a67 	vfms.f32	s16, s0, s15
 800adaa:	2d00      	cmp	r5, #0
 800adac:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800adb0:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800adb4:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800adb8:	ee17 9a90 	vmov	r9, s15
 800adbc:	ee38 8a40 	vsub.f32	s16, s16, s0
 800adc0:	dd44      	ble.n	800ae4c <__kernel_rem_pio2f+0x1b0>
 800adc2:	f106 3cff 	add.w	ip, r6, #4294967295
 800adc6:	ab08      	add	r3, sp, #32
 800adc8:	f1c5 0e08 	rsb	lr, r5, #8
 800adcc:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800add0:	fa47 f00e 	asr.w	r0, r7, lr
 800add4:	4481      	add	r9, r0
 800add6:	fa00 f00e 	lsl.w	r0, r0, lr
 800adda:	1a3f      	subs	r7, r7, r0
 800addc:	f1c5 0007 	rsb	r0, r5, #7
 800ade0:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800ade4:	4107      	asrs	r7, r0
 800ade6:	2f00      	cmp	r7, #0
 800ade8:	dd3f      	ble.n	800ae6a <__kernel_rem_pio2f+0x1ce>
 800adea:	f04f 0e00 	mov.w	lr, #0
 800adee:	f109 0901 	add.w	r9, r9, #1
 800adf2:	4673      	mov	r3, lr
 800adf4:	4576      	cmp	r6, lr
 800adf6:	dc6b      	bgt.n	800aed0 <__kernel_rem_pio2f+0x234>
 800adf8:	2d00      	cmp	r5, #0
 800adfa:	dd04      	ble.n	800ae06 <__kernel_rem_pio2f+0x16a>
 800adfc:	2d01      	cmp	r5, #1
 800adfe:	d078      	beq.n	800aef2 <__kernel_rem_pio2f+0x256>
 800ae00:	2d02      	cmp	r5, #2
 800ae02:	f000 8081 	beq.w	800af08 <__kernel_rem_pio2f+0x26c>
 800ae06:	2f02      	cmp	r7, #2
 800ae08:	d12f      	bne.n	800ae6a <__kernel_rem_pio2f+0x1ce>
 800ae0a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ae0e:	ee30 8a48 	vsub.f32	s16, s0, s16
 800ae12:	b353      	cbz	r3, 800ae6a <__kernel_rem_pio2f+0x1ce>
 800ae14:	4628      	mov	r0, r5
 800ae16:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800ae1a:	f000 fa47 	bl	800b2ac <scalbnf>
 800ae1e:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800ae22:	ee38 8a40 	vsub.f32	s16, s16, s0
 800ae26:	e020      	b.n	800ae6a <__kernel_rem_pio2f+0x1ce>
 800ae28:	ee60 7a28 	vmul.f32	s15, s0, s17
 800ae2c:	3f01      	subs	r7, #1
 800ae2e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ae32:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ae36:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800ae3a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800ae3e:	ecac 0a01 	vstmia	ip!, {s0}
 800ae42:	ed90 0a00 	vldr	s0, [r0]
 800ae46:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ae4a:	e799      	b.n	800ad80 <__kernel_rem_pio2f+0xe4>
 800ae4c:	d105      	bne.n	800ae5a <__kernel_rem_pio2f+0x1be>
 800ae4e:	1e70      	subs	r0, r6, #1
 800ae50:	ab08      	add	r3, sp, #32
 800ae52:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800ae56:	11ff      	asrs	r7, r7, #7
 800ae58:	e7c5      	b.n	800ade6 <__kernel_rem_pio2f+0x14a>
 800ae5a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800ae5e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800ae62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae66:	da31      	bge.n	800aecc <__kernel_rem_pio2f+0x230>
 800ae68:	2700      	movs	r7, #0
 800ae6a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800ae6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae72:	f040 809b 	bne.w	800afac <__kernel_rem_pio2f+0x310>
 800ae76:	1e74      	subs	r4, r6, #1
 800ae78:	46a4      	mov	ip, r4
 800ae7a:	2000      	movs	r0, #0
 800ae7c:	45d4      	cmp	ip, sl
 800ae7e:	da4a      	bge.n	800af16 <__kernel_rem_pio2f+0x27a>
 800ae80:	2800      	cmp	r0, #0
 800ae82:	d07a      	beq.n	800af7a <__kernel_rem_pio2f+0x2de>
 800ae84:	ab08      	add	r3, sp, #32
 800ae86:	3d08      	subs	r5, #8
 800ae88:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800ae8c:	2b00      	cmp	r3, #0
 800ae8e:	f000 8081 	beq.w	800af94 <__kernel_rem_pio2f+0x2f8>
 800ae92:	4628      	mov	r0, r5
 800ae94:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ae98:	00a5      	lsls	r5, r4, #2
 800ae9a:	f000 fa07 	bl	800b2ac <scalbnf>
 800ae9e:	aa44      	add	r2, sp, #272	; 0x110
 800aea0:	1d2b      	adds	r3, r5, #4
 800aea2:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800afa4 <__kernel_rem_pio2f+0x308>
 800aea6:	18d1      	adds	r1, r2, r3
 800aea8:	4622      	mov	r2, r4
 800aeaa:	2a00      	cmp	r2, #0
 800aeac:	f280 80ae 	bge.w	800b00c <__kernel_rem_pio2f+0x370>
 800aeb0:	4622      	mov	r2, r4
 800aeb2:	2a00      	cmp	r2, #0
 800aeb4:	f2c0 80cc 	blt.w	800b050 <__kernel_rem_pio2f+0x3b4>
 800aeb8:	a944      	add	r1, sp, #272	; 0x110
 800aeba:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800aebe:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800af9c <__kernel_rem_pio2f+0x300>
 800aec2:	eddf 7a39 	vldr	s15, [pc, #228]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800aec6:	2000      	movs	r0, #0
 800aec8:	1aa1      	subs	r1, r4, r2
 800aeca:	e0b6      	b.n	800b03a <__kernel_rem_pio2f+0x39e>
 800aecc:	2702      	movs	r7, #2
 800aece:	e78c      	b.n	800adea <__kernel_rem_pio2f+0x14e>
 800aed0:	6820      	ldr	r0, [r4, #0]
 800aed2:	b94b      	cbnz	r3, 800aee8 <__kernel_rem_pio2f+0x24c>
 800aed4:	b118      	cbz	r0, 800aede <__kernel_rem_pio2f+0x242>
 800aed6:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800aeda:	6020      	str	r0, [r4, #0]
 800aedc:	2001      	movs	r0, #1
 800aede:	f10e 0e01 	add.w	lr, lr, #1
 800aee2:	3404      	adds	r4, #4
 800aee4:	4603      	mov	r3, r0
 800aee6:	e785      	b.n	800adf4 <__kernel_rem_pio2f+0x158>
 800aee8:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800aeec:	6020      	str	r0, [r4, #0]
 800aeee:	4618      	mov	r0, r3
 800aef0:	e7f5      	b.n	800aede <__kernel_rem_pio2f+0x242>
 800aef2:	1e74      	subs	r4, r6, #1
 800aef4:	a808      	add	r0, sp, #32
 800aef6:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800aefa:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800aefe:	f10d 0c20 	add.w	ip, sp, #32
 800af02:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800af06:	e77e      	b.n	800ae06 <__kernel_rem_pio2f+0x16a>
 800af08:	1e74      	subs	r4, r6, #1
 800af0a:	a808      	add	r0, sp, #32
 800af0c:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800af10:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800af14:	e7f3      	b.n	800aefe <__kernel_rem_pio2f+0x262>
 800af16:	ab08      	add	r3, sp, #32
 800af18:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800af1c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800af20:	4318      	orrs	r0, r3
 800af22:	e7ab      	b.n	800ae7c <__kernel_rem_pio2f+0x1e0>
 800af24:	f10c 0c01 	add.w	ip, ip, #1
 800af28:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800af2c:	2c00      	cmp	r4, #0
 800af2e:	d0f9      	beq.n	800af24 <__kernel_rem_pio2f+0x288>
 800af30:	9b05      	ldr	r3, [sp, #20]
 800af32:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800af36:	eb0d 0003 	add.w	r0, sp, r3
 800af3a:	9b01      	ldr	r3, [sp, #4]
 800af3c:	18f4      	adds	r4, r6, r3
 800af3e:	ab1c      	add	r3, sp, #112	; 0x70
 800af40:	1c77      	adds	r7, r6, #1
 800af42:	384c      	subs	r0, #76	; 0x4c
 800af44:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800af48:	4466      	add	r6, ip
 800af4a:	42be      	cmp	r6, r7
 800af4c:	f6ff af0b 	blt.w	800ad66 <__kernel_rem_pio2f+0xca>
 800af50:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800af54:	f8dd e008 	ldr.w	lr, [sp, #8]
 800af58:	ee07 3a90 	vmov	s15, r3
 800af5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800af60:	f04f 0c00 	mov.w	ip, #0
 800af64:	ece4 7a01 	vstmia	r4!, {s15}
 800af68:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800af6c:	46a1      	mov	r9, r4
 800af6e:	458c      	cmp	ip, r1
 800af70:	dd07      	ble.n	800af82 <__kernel_rem_pio2f+0x2e6>
 800af72:	ece0 7a01 	vstmia	r0!, {s15}
 800af76:	3701      	adds	r7, #1
 800af78:	e7e7      	b.n	800af4a <__kernel_rem_pio2f+0x2ae>
 800af7a:	9804      	ldr	r0, [sp, #16]
 800af7c:	f04f 0c01 	mov.w	ip, #1
 800af80:	e7d2      	b.n	800af28 <__kernel_rem_pio2f+0x28c>
 800af82:	ecfe 6a01 	vldmia	lr!, {s13}
 800af86:	ed39 7a01 	vldmdb	r9!, {s14}
 800af8a:	f10c 0c01 	add.w	ip, ip, #1
 800af8e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800af92:	e7ec      	b.n	800af6e <__kernel_rem_pio2f+0x2d2>
 800af94:	3c01      	subs	r4, #1
 800af96:	e775      	b.n	800ae84 <__kernel_rem_pio2f+0x1e8>
 800af98:	0800bba0 	.word	0x0800bba0
 800af9c:	0800bb74 	.word	0x0800bb74
 800afa0:	43800000 	.word	0x43800000
 800afa4:	3b800000 	.word	0x3b800000
 800afa8:	00000000 	.word	0x00000000
 800afac:	9b03      	ldr	r3, [sp, #12]
 800afae:	eeb0 0a48 	vmov.f32	s0, s16
 800afb2:	1a98      	subs	r0, r3, r2
 800afb4:	f000 f97a 	bl	800b2ac <scalbnf>
 800afb8:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800afa0 <__kernel_rem_pio2f+0x304>
 800afbc:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800afc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800afc4:	db19      	blt.n	800affa <__kernel_rem_pio2f+0x35e>
 800afc6:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800afa4 <__kernel_rem_pio2f+0x308>
 800afca:	ee60 7a27 	vmul.f32	s15, s0, s15
 800afce:	aa08      	add	r2, sp, #32
 800afd0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800afd4:	1c74      	adds	r4, r6, #1
 800afd6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800afda:	3508      	adds	r5, #8
 800afdc:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800afe0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800afe4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800afe8:	ee10 3a10 	vmov	r3, s0
 800afec:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800aff0:	ee17 3a90 	vmov	r3, s15
 800aff4:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800aff8:	e74b      	b.n	800ae92 <__kernel_rem_pio2f+0x1f6>
 800affa:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800affe:	aa08      	add	r2, sp, #32
 800b000:	ee10 3a10 	vmov	r3, s0
 800b004:	4634      	mov	r4, r6
 800b006:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800b00a:	e742      	b.n	800ae92 <__kernel_rem_pio2f+0x1f6>
 800b00c:	a808      	add	r0, sp, #32
 800b00e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800b012:	9001      	str	r0, [sp, #4]
 800b014:	ee07 0a90 	vmov	s15, r0
 800b018:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b01c:	3a01      	subs	r2, #1
 800b01e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800b022:	ee20 0a07 	vmul.f32	s0, s0, s14
 800b026:	ed61 7a01 	vstmdb	r1!, {s15}
 800b02a:	e73e      	b.n	800aeaa <__kernel_rem_pio2f+0x20e>
 800b02c:	ecfc 6a01 	vldmia	ip!, {s13}
 800b030:	ecb6 7a01 	vldmia	r6!, {s14}
 800b034:	eee6 7a87 	vfma.f32	s15, s13, s14
 800b038:	3001      	adds	r0, #1
 800b03a:	4550      	cmp	r0, sl
 800b03c:	dc01      	bgt.n	800b042 <__kernel_rem_pio2f+0x3a6>
 800b03e:	4288      	cmp	r0, r1
 800b040:	ddf4      	ble.n	800b02c <__kernel_rem_pio2f+0x390>
 800b042:	a858      	add	r0, sp, #352	; 0x160
 800b044:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b048:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800b04c:	3a01      	subs	r2, #1
 800b04e:	e730      	b.n	800aeb2 <__kernel_rem_pio2f+0x216>
 800b050:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800b052:	2a02      	cmp	r2, #2
 800b054:	dc09      	bgt.n	800b06a <__kernel_rem_pio2f+0x3ce>
 800b056:	2a00      	cmp	r2, #0
 800b058:	dc2a      	bgt.n	800b0b0 <__kernel_rem_pio2f+0x414>
 800b05a:	d043      	beq.n	800b0e4 <__kernel_rem_pio2f+0x448>
 800b05c:	f009 0007 	and.w	r0, r9, #7
 800b060:	b059      	add	sp, #356	; 0x164
 800b062:	ecbd 8b04 	vpop	{d8-d9}
 800b066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b06a:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800b06c:	2b03      	cmp	r3, #3
 800b06e:	d1f5      	bne.n	800b05c <__kernel_rem_pio2f+0x3c0>
 800b070:	ab30      	add	r3, sp, #192	; 0xc0
 800b072:	442b      	add	r3, r5
 800b074:	461a      	mov	r2, r3
 800b076:	4619      	mov	r1, r3
 800b078:	4620      	mov	r0, r4
 800b07a:	2800      	cmp	r0, #0
 800b07c:	f1a1 0104 	sub.w	r1, r1, #4
 800b080:	dc51      	bgt.n	800b126 <__kernel_rem_pio2f+0x48a>
 800b082:	4621      	mov	r1, r4
 800b084:	2901      	cmp	r1, #1
 800b086:	f1a2 0204 	sub.w	r2, r2, #4
 800b08a:	dc5c      	bgt.n	800b146 <__kernel_rem_pio2f+0x4aa>
 800b08c:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800b090:	3304      	adds	r3, #4
 800b092:	2c01      	cmp	r4, #1
 800b094:	dc67      	bgt.n	800b166 <__kernel_rem_pio2f+0x4ca>
 800b096:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800b09a:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800b09e:	2f00      	cmp	r7, #0
 800b0a0:	d167      	bne.n	800b172 <__kernel_rem_pio2f+0x4d6>
 800b0a2:	edc8 6a00 	vstr	s13, [r8]
 800b0a6:	ed88 7a01 	vstr	s14, [r8, #4]
 800b0aa:	edc8 7a02 	vstr	s15, [r8, #8]
 800b0ae:	e7d5      	b.n	800b05c <__kernel_rem_pio2f+0x3c0>
 800b0b0:	aa30      	add	r2, sp, #192	; 0xc0
 800b0b2:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800b0b6:	4413      	add	r3, r2
 800b0b8:	4622      	mov	r2, r4
 800b0ba:	2a00      	cmp	r2, #0
 800b0bc:	da24      	bge.n	800b108 <__kernel_rem_pio2f+0x46c>
 800b0be:	b34f      	cbz	r7, 800b114 <__kernel_rem_pio2f+0x478>
 800b0c0:	eef1 7a47 	vneg.f32	s15, s14
 800b0c4:	edc8 7a00 	vstr	s15, [r8]
 800b0c8:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800b0cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b0d0:	aa31      	add	r2, sp, #196	; 0xc4
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	429c      	cmp	r4, r3
 800b0d6:	da20      	bge.n	800b11a <__kernel_rem_pio2f+0x47e>
 800b0d8:	b10f      	cbz	r7, 800b0de <__kernel_rem_pio2f+0x442>
 800b0da:	eef1 7a67 	vneg.f32	s15, s15
 800b0de:	edc8 7a01 	vstr	s15, [r8, #4]
 800b0e2:	e7bb      	b.n	800b05c <__kernel_rem_pio2f+0x3c0>
 800b0e4:	aa30      	add	r2, sp, #192	; 0xc0
 800b0e6:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800afa8 <__kernel_rem_pio2f+0x30c>
 800b0ea:	4413      	add	r3, r2
 800b0ec:	2c00      	cmp	r4, #0
 800b0ee:	da05      	bge.n	800b0fc <__kernel_rem_pio2f+0x460>
 800b0f0:	b10f      	cbz	r7, 800b0f6 <__kernel_rem_pio2f+0x45a>
 800b0f2:	eef1 7a67 	vneg.f32	s15, s15
 800b0f6:	edc8 7a00 	vstr	s15, [r8]
 800b0fa:	e7af      	b.n	800b05c <__kernel_rem_pio2f+0x3c0>
 800b0fc:	ed33 7a01 	vldmdb	r3!, {s14}
 800b100:	3c01      	subs	r4, #1
 800b102:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b106:	e7f1      	b.n	800b0ec <__kernel_rem_pio2f+0x450>
 800b108:	ed73 7a01 	vldmdb	r3!, {s15}
 800b10c:	3a01      	subs	r2, #1
 800b10e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b112:	e7d2      	b.n	800b0ba <__kernel_rem_pio2f+0x41e>
 800b114:	eef0 7a47 	vmov.f32	s15, s14
 800b118:	e7d4      	b.n	800b0c4 <__kernel_rem_pio2f+0x428>
 800b11a:	ecb2 7a01 	vldmia	r2!, {s14}
 800b11e:	3301      	adds	r3, #1
 800b120:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b124:	e7d6      	b.n	800b0d4 <__kernel_rem_pio2f+0x438>
 800b126:	edd1 7a00 	vldr	s15, [r1]
 800b12a:	edd1 6a01 	vldr	s13, [r1, #4]
 800b12e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b132:	3801      	subs	r0, #1
 800b134:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b138:	ed81 7a00 	vstr	s14, [r1]
 800b13c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b140:	edc1 7a01 	vstr	s15, [r1, #4]
 800b144:	e799      	b.n	800b07a <__kernel_rem_pio2f+0x3de>
 800b146:	edd2 7a00 	vldr	s15, [r2]
 800b14a:	edd2 6a01 	vldr	s13, [r2, #4]
 800b14e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b152:	3901      	subs	r1, #1
 800b154:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b158:	ed82 7a00 	vstr	s14, [r2]
 800b15c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b160:	edc2 7a01 	vstr	s15, [r2, #4]
 800b164:	e78e      	b.n	800b084 <__kernel_rem_pio2f+0x3e8>
 800b166:	ed33 7a01 	vldmdb	r3!, {s14}
 800b16a:	3c01      	subs	r4, #1
 800b16c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800b170:	e78f      	b.n	800b092 <__kernel_rem_pio2f+0x3f6>
 800b172:	eef1 6a66 	vneg.f32	s13, s13
 800b176:	eeb1 7a47 	vneg.f32	s14, s14
 800b17a:	edc8 6a00 	vstr	s13, [r8]
 800b17e:	ed88 7a01 	vstr	s14, [r8, #4]
 800b182:	eef1 7a67 	vneg.f32	s15, s15
 800b186:	e790      	b.n	800b0aa <__kernel_rem_pio2f+0x40e>

0800b188 <__kernel_sinf>:
 800b188:	ee10 3a10 	vmov	r3, s0
 800b18c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b190:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800b194:	da04      	bge.n	800b1a0 <__kernel_sinf+0x18>
 800b196:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800b19a:	ee17 3a90 	vmov	r3, s15
 800b19e:	b35b      	cbz	r3, 800b1f8 <__kernel_sinf+0x70>
 800b1a0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800b1a4:	eddf 7a15 	vldr	s15, [pc, #84]	; 800b1fc <__kernel_sinf+0x74>
 800b1a8:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800b200 <__kernel_sinf+0x78>
 800b1ac:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b1b0:	eddf 7a14 	vldr	s15, [pc, #80]	; 800b204 <__kernel_sinf+0x7c>
 800b1b4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b1b8:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800b208 <__kernel_sinf+0x80>
 800b1bc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800b1c0:	eddf 7a12 	vldr	s15, [pc, #72]	; 800b20c <__kernel_sinf+0x84>
 800b1c4:	ee60 6a07 	vmul.f32	s13, s0, s14
 800b1c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 800b1cc:	b930      	cbnz	r0, 800b1dc <__kernel_sinf+0x54>
 800b1ce:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800b210 <__kernel_sinf+0x88>
 800b1d2:	eea7 6a27 	vfma.f32	s12, s14, s15
 800b1d6:	eea6 0a26 	vfma.f32	s0, s12, s13
 800b1da:	4770      	bx	lr
 800b1dc:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800b1e0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800b1e4:	eee0 7a86 	vfma.f32	s15, s1, s12
 800b1e8:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800b1ec:	eddf 7a09 	vldr	s15, [pc, #36]	; 800b214 <__kernel_sinf+0x8c>
 800b1f0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800b1f4:	ee30 0a60 	vsub.f32	s0, s0, s1
 800b1f8:	4770      	bx	lr
 800b1fa:	bf00      	nop
 800b1fc:	2f2ec9d3 	.word	0x2f2ec9d3
 800b200:	b2d72f34 	.word	0xb2d72f34
 800b204:	3638ef1b 	.word	0x3638ef1b
 800b208:	b9500d01 	.word	0xb9500d01
 800b20c:	3c088889 	.word	0x3c088889
 800b210:	be2aaaab 	.word	0xbe2aaaab
 800b214:	3e2aaaab 	.word	0x3e2aaaab

0800b218 <fabsf>:
 800b218:	ee10 3a10 	vmov	r3, s0
 800b21c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b220:	ee00 3a10 	vmov	s0, r3
 800b224:	4770      	bx	lr
	...

0800b228 <floorf>:
 800b228:	ee10 3a10 	vmov	r3, s0
 800b22c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b230:	3a7f      	subs	r2, #127	; 0x7f
 800b232:	2a16      	cmp	r2, #22
 800b234:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b238:	dc2a      	bgt.n	800b290 <floorf+0x68>
 800b23a:	2a00      	cmp	r2, #0
 800b23c:	da11      	bge.n	800b262 <floorf+0x3a>
 800b23e:	eddf 7a18 	vldr	s15, [pc, #96]	; 800b2a0 <floorf+0x78>
 800b242:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b246:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b24a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b24e:	dd05      	ble.n	800b25c <floorf+0x34>
 800b250:	2b00      	cmp	r3, #0
 800b252:	da23      	bge.n	800b29c <floorf+0x74>
 800b254:	4a13      	ldr	r2, [pc, #76]	; (800b2a4 <floorf+0x7c>)
 800b256:	2900      	cmp	r1, #0
 800b258:	bf18      	it	ne
 800b25a:	4613      	movne	r3, r2
 800b25c:	ee00 3a10 	vmov	s0, r3
 800b260:	4770      	bx	lr
 800b262:	4911      	ldr	r1, [pc, #68]	; (800b2a8 <floorf+0x80>)
 800b264:	4111      	asrs	r1, r2
 800b266:	420b      	tst	r3, r1
 800b268:	d0fa      	beq.n	800b260 <floorf+0x38>
 800b26a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800b2a0 <floorf+0x78>
 800b26e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b272:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800b276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b27a:	ddef      	ble.n	800b25c <floorf+0x34>
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	bfbe      	ittt	lt
 800b280:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800b284:	fa40 f202 	asrlt.w	r2, r0, r2
 800b288:	189b      	addlt	r3, r3, r2
 800b28a:	ea23 0301 	bic.w	r3, r3, r1
 800b28e:	e7e5      	b.n	800b25c <floorf+0x34>
 800b290:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800b294:	d3e4      	bcc.n	800b260 <floorf+0x38>
 800b296:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b29a:	4770      	bx	lr
 800b29c:	2300      	movs	r3, #0
 800b29e:	e7dd      	b.n	800b25c <floorf+0x34>
 800b2a0:	7149f2ca 	.word	0x7149f2ca
 800b2a4:	bf800000 	.word	0xbf800000
 800b2a8:	007fffff 	.word	0x007fffff

0800b2ac <scalbnf>:
 800b2ac:	ee10 3a10 	vmov	r3, s0
 800b2b0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800b2b4:	d025      	beq.n	800b302 <scalbnf+0x56>
 800b2b6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800b2ba:	d302      	bcc.n	800b2c2 <scalbnf+0x16>
 800b2bc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800b2c0:	4770      	bx	lr
 800b2c2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800b2c6:	d122      	bne.n	800b30e <scalbnf+0x62>
 800b2c8:	4b2a      	ldr	r3, [pc, #168]	; (800b374 <scalbnf+0xc8>)
 800b2ca:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800b378 <scalbnf+0xcc>
 800b2ce:	4298      	cmp	r0, r3
 800b2d0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b2d4:	db16      	blt.n	800b304 <scalbnf+0x58>
 800b2d6:	ee10 3a10 	vmov	r3, s0
 800b2da:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800b2de:	3a19      	subs	r2, #25
 800b2e0:	4402      	add	r2, r0
 800b2e2:	2afe      	cmp	r2, #254	; 0xfe
 800b2e4:	dd15      	ble.n	800b312 <scalbnf+0x66>
 800b2e6:	ee10 3a10 	vmov	r3, s0
 800b2ea:	eddf 7a24 	vldr	s15, [pc, #144]	; 800b37c <scalbnf+0xd0>
 800b2ee:	eddf 6a24 	vldr	s13, [pc, #144]	; 800b380 <scalbnf+0xd4>
 800b2f2:	2b00      	cmp	r3, #0
 800b2f4:	eeb0 7a67 	vmov.f32	s14, s15
 800b2f8:	bfb8      	it	lt
 800b2fa:	eef0 7a66 	vmovlt.f32	s15, s13
 800b2fe:	ee27 0a27 	vmul.f32	s0, s14, s15
 800b302:	4770      	bx	lr
 800b304:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800b384 <scalbnf+0xd8>
 800b308:	ee20 0a27 	vmul.f32	s0, s0, s15
 800b30c:	4770      	bx	lr
 800b30e:	0dd2      	lsrs	r2, r2, #23
 800b310:	e7e6      	b.n	800b2e0 <scalbnf+0x34>
 800b312:	2a00      	cmp	r2, #0
 800b314:	dd06      	ble.n	800b324 <scalbnf+0x78>
 800b316:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b31a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b31e:	ee00 3a10 	vmov	s0, r3
 800b322:	4770      	bx	lr
 800b324:	f112 0f16 	cmn.w	r2, #22
 800b328:	da1a      	bge.n	800b360 <scalbnf+0xb4>
 800b32a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800b32e:	4298      	cmp	r0, r3
 800b330:	ee10 3a10 	vmov	r3, s0
 800b334:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b338:	dd0a      	ble.n	800b350 <scalbnf+0xa4>
 800b33a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800b37c <scalbnf+0xd0>
 800b33e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800b380 <scalbnf+0xd4>
 800b342:	eef0 7a40 	vmov.f32	s15, s0
 800b346:	2b00      	cmp	r3, #0
 800b348:	bf18      	it	ne
 800b34a:	eeb0 0a47 	vmovne.f32	s0, s14
 800b34e:	e7db      	b.n	800b308 <scalbnf+0x5c>
 800b350:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800b384 <scalbnf+0xd8>
 800b354:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800b388 <scalbnf+0xdc>
 800b358:	eef0 7a40 	vmov.f32	s15, s0
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	e7f3      	b.n	800b348 <scalbnf+0x9c>
 800b360:	3219      	adds	r2, #25
 800b362:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800b366:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800b36a:	eddf 7a08 	vldr	s15, [pc, #32]	; 800b38c <scalbnf+0xe0>
 800b36e:	ee07 3a10 	vmov	s14, r3
 800b372:	e7c4      	b.n	800b2fe <scalbnf+0x52>
 800b374:	ffff3cb0 	.word	0xffff3cb0
 800b378:	4c000000 	.word	0x4c000000
 800b37c:	7149f2ca 	.word	0x7149f2ca
 800b380:	f149f2ca 	.word	0xf149f2ca
 800b384:	0da24260 	.word	0x0da24260
 800b388:	8da24260 	.word	0x8da24260
 800b38c:	33000000 	.word	0x33000000

0800b390 <_init>:
 800b390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b392:	bf00      	nop
 800b394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b396:	bc08      	pop	{r3}
 800b398:	469e      	mov	lr, r3
 800b39a:	4770      	bx	lr

0800b39c <_fini>:
 800b39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b39e:	bf00      	nop
 800b3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3a2:	bc08      	pop	{r3}
 800b3a4:	469e      	mov	lr, r3
 800b3a6:	4770      	bx	lr
