#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: blur9_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "blur9_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_112_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_113_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_114_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_115_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_116_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_117_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_118_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_119_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_120_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_121_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_122_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_123_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_124_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_125_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_126_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_127_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_128_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_129_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_130_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_131_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_132_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_133_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_134_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_135_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_136_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_137_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_138_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_139_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_140_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_141_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_142_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_143_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_144_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_145_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_146_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_147_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_148_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_149_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_150_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_151_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_152_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_153_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_154_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_155_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_156_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_157_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<16>, 2> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_158_cache {
	// RAM Box: {[16, 1920], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_159_cache {
	// RAM Box: {[17, 1921], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct blurx_cache {
  // Reader addrs...
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[1 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[1 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
    // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[17 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // # of banks: 48
  blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_112_cache blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_112;
  blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_113_cache blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_113;
  blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_114_cache blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_114;
  blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_115_cache blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_115;
  blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_116_cache blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_116;
  blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_117_cache blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_117;
  blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_118_cache blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_118;
  blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_119_cache blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_119;
  blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_120_cache blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_120;
  blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_121_cache blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_121;
  blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_122_cache blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_122;
  blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_123_cache blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_123;
  blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_124_cache blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_124;
  blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_125_cache blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_125;
  blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_126_cache blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_126;
  blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_127_cache blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_127;
  blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_128_cache blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_128;
  blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_129_cache blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_129;
  blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_130_cache blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_130;
  blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_131_cache blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_131;
  blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_132_cache blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_132;
  blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_133_cache blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_133;
  blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_134_cache blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_134;
  blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_135_cache blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_135;
  blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_136_cache blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_136;
  blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_137_cache blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_137;
  blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_138_cache blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_138;
  blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_139_cache blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_139;
  blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_140_cache blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_140;
  blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_141_cache blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_141;
  blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_142_cache blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_142;
  blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_143_cache blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_143;
  blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_144_cache blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_144;
  blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_145_cache blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_145;
  blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_146_cache blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_146;
  blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_147_cache blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_147;
  blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_148_cache blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_148;
  blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_149_cache blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_149;
  blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_150_cache blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_150;
  blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_151_cache blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_151;
  blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_152_cache blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_152;
  blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_153_cache blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_153;
  blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_154_cache blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_154;
  blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_155_cache blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_155;
  blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_156_cache blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_156;
  blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_157_cache blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_157;
  blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_158_cache blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_158;
  blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_159_cache blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_159;
};



inline void blurx_blurx_1_merged104_32_write(hw_uint<16>& blurx_blurx_1_merged104_32, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_112.push(blurx_blurx_1_merged104_32);
  blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_156.push(blurx_blurx_1_merged104_32);
  blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_158.push(blurx_blurx_1_merged104_32);
}

inline void blurx_blurx_1_merged104_33_write(hw_uint<16>& blurx_blurx_1_merged104_33, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_113.push(blurx_blurx_1_merged104_33);
  blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_115.push(blurx_blurx_1_merged104_33);
  blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_159.push(blurx_blurx_1_merged104_33);
}

inline void blurx_blurx_1_merged104_34_write(hw_uint<16>& blurx_blurx_1_merged104_34, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_114.push(blurx_blurx_1_merged104_34);
  blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_116.push(blurx_blurx_1_merged104_34);
  blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_118.push(blurx_blurx_1_merged104_34);
}

inline void blurx_blurx_1_merged104_35_write(hw_uint<16>& blurx_blurx_1_merged104_35, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_117.push(blurx_blurx_1_merged104_35);
  blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_119.push(blurx_blurx_1_merged104_35);
  blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_121.push(blurx_blurx_1_merged104_35);
}

inline void blurx_blurx_1_merged104_36_write(hw_uint<16>& blurx_blurx_1_merged104_36, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_120.push(blurx_blurx_1_merged104_36);
  blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_122.push(blurx_blurx_1_merged104_36);
  blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_124.push(blurx_blurx_1_merged104_36);
}

inline void blurx_blurx_1_merged104_37_write(hw_uint<16>& blurx_blurx_1_merged104_37, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_123.push(blurx_blurx_1_merged104_37);
  blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_125.push(blurx_blurx_1_merged104_37);
  blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_127.push(blurx_blurx_1_merged104_37);
}

inline void blurx_blurx_1_merged104_38_write(hw_uint<16>& blurx_blurx_1_merged104_38, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_126.push(blurx_blurx_1_merged104_38);
  blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_128.push(blurx_blurx_1_merged104_38);
  blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_130.push(blurx_blurx_1_merged104_38);
}

inline void blurx_blurx_1_merged104_39_write(hw_uint<16>& blurx_blurx_1_merged104_39, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_129.push(blurx_blurx_1_merged104_39);
  blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_131.push(blurx_blurx_1_merged104_39);
  blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_133.push(blurx_blurx_1_merged104_39);
}

inline void blurx_blurx_1_merged104_40_write(hw_uint<16>& blurx_blurx_1_merged104_40, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_132.push(blurx_blurx_1_merged104_40);
  blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_134.push(blurx_blurx_1_merged104_40);
  blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_136.push(blurx_blurx_1_merged104_40);
}

inline void blurx_blurx_1_merged104_41_write(hw_uint<16>& blurx_blurx_1_merged104_41, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_135.push(blurx_blurx_1_merged104_41);
  blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_137.push(blurx_blurx_1_merged104_41);
  blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_139.push(blurx_blurx_1_merged104_41);
}

inline void blurx_blurx_1_merged104_42_write(hw_uint<16>& blurx_blurx_1_merged104_42, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_138.push(blurx_blurx_1_merged104_42);
  blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_140.push(blurx_blurx_1_merged104_42);
  blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_142.push(blurx_blurx_1_merged104_42);
}

inline void blurx_blurx_1_merged104_43_write(hw_uint<16>& blurx_blurx_1_merged104_43, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_141.push(blurx_blurx_1_merged104_43);
  blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_143.push(blurx_blurx_1_merged104_43);
  blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_145.push(blurx_blurx_1_merged104_43);
}

inline void blurx_blurx_1_merged104_44_write(hw_uint<16>& blurx_blurx_1_merged104_44, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_144.push(blurx_blurx_1_merged104_44);
  blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_146.push(blurx_blurx_1_merged104_44);
  blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_148.push(blurx_blurx_1_merged104_44);
}

inline void blurx_blurx_1_merged104_45_write(hw_uint<16>& blurx_blurx_1_merged104_45, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_147.push(blurx_blurx_1_merged104_45);
  blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_149.push(blurx_blurx_1_merged104_45);
  blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_151.push(blurx_blurx_1_merged104_45);
}

inline void blurx_blurx_1_merged104_46_write(hw_uint<16>& blurx_blurx_1_merged104_46, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_150.push(blurx_blurx_1_merged104_46);
  blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_152.push(blurx_blurx_1_merged104_46);
  blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_154.push(blurx_blurx_1_merged104_46);
}

inline void blurx_blurx_1_merged104_47_write(hw_uint<16>& blurx_blurx_1_merged104_47, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
  blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_153.push(blurx_blurx_1_merged104_47);
  blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_155.push(blurx_blurx_1_merged104_47);
  blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_157.push(blurx_blurx_1_merged104_47);
}

inline hw_uint<16> blurx_blur9_16_1_merged107_112_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_112 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_32 = blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_112.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_32;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_113_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_113 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[1 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_33 = blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_113.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_33;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_114_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_114 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_34 = blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_114.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_34;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_115_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_115 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[1 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_33 = blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_115.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_33;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_116_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_116 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_34 = blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_116.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_34;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_117_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_117 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_35 = blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_117.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_35;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_118_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_118 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_34 = blurx.blurx_blurx_1_merged104_34_to_blurx_blur9_16_1_merged107_118.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_34;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_119_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_119 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_35 = blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_119.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_35;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_120_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_120 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_36 = blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_120.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_36;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_121_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_121 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_35 = blurx.blurx_blurx_1_merged104_35_to_blurx_blur9_16_1_merged107_121.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_35;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_122_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_122 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_36 = blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_122.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_36;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_123_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_123 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_37 = blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_123.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_37;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_124_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_124 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_36 = blurx.blurx_blurx_1_merged104_36_to_blurx_blur9_16_1_merged107_124.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_36;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_125_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_125 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_37 = blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_125.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_37;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_126_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_126 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_38 = blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_126.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_38;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_127_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_127 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_37 = blurx.blurx_blurx_1_merged104_37_to_blurx_blur9_16_1_merged107_127.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_37;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_128_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_128 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_38 = blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_128.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_38;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_129_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_129 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_39 = blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_129.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_39;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_130_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_130 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_38 = blurx.blurx_blurx_1_merged104_38_to_blurx_blur9_16_1_merged107_130.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_38;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_131_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_131 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_39 = blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_131.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_39;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_132_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_132 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_40 = blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_132.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_40;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_133_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_133 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_39 = blurx.blurx_blurx_1_merged104_39_to_blurx_blur9_16_1_merged107_133.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_39;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_134_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_134 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_40 = blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_134.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_40;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_135_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_135 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_41 = blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_135.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_41;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_136_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_136 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_40 = blurx.blurx_blurx_1_merged104_40_to_blurx_blur9_16_1_merged107_136.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_40;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_137_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_137 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_41 = blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_137.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_41;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_138_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_138 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_42 = blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_138.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_42;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_139_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_139 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_41 = blurx.blurx_blurx_1_merged104_41_to_blurx_blur9_16_1_merged107_139.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_41;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_140_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_140 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_42 = blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_140.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_42;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_141_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_141 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_43 = blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_141.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_43;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_142_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_142 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_42 = blurx.blurx_blurx_1_merged104_42_to_blurx_blur9_16_1_merged107_142.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_42;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_143_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_143 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_43 = blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_143.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_43;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_144_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_144 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_44 = blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_144.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_44;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_145_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_145 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_43 = blurx.blurx_blurx_1_merged104_43_to_blurx_blur9_16_1_merged107_145.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_43;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_146_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_146 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_44 = blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_146.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_44;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_147_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_147 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_45 = blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_147.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_45;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_148_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_148 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_44 = blurx.blurx_blurx_1_merged104_44_to_blurx_blur9_16_1_merged107_148.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_44;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_149_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_149 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_45 = blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_149.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_45;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_150_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_150 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_46 = blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_150.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_46;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_151_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_151 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_45 = blurx.blurx_blurx_1_merged104_45_to_blurx_blur9_16_1_merged107_151.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_45;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_152_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_152 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_46 = blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_152.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_46;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_153_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_153 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_47 = blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_153.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_47;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_154_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_154 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_46 = blurx.blurx_blurx_1_merged104_46_to_blurx_blur9_16_1_merged107_154.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_46;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_155_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_155 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_47 = blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_155.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_47;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_156_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_156 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_32 = blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_156.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged104_32;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_157_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_157 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_47 = blurx.blurx_blurx_1_merged104_47_to_blurx_blur9_16_1_merged107_157.peek(/* one reader or all rams */ 1);
  return value_blurx_blurx_1_merged104_47;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_158_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_158 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[16 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_32 = blurx.blurx_blurx_1_merged104_32_to_blurx_blur9_16_1_merged107_158.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged104_32;
  return 0;
}

inline hw_uint<16> blurx_blur9_16_1_merged107_159_select(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_blur9_16_1_merged107_159 read pattern: { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blurx[17 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
  // Read schedule : { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  auto value_blurx_blurx_1_merged104_33 = blurx.blurx_blurx_1_merged104_33_to_blurx_blur9_16_1_merged107_159.peek(/* one reader or all rams */ 0);
  return value_blurx_blurx_1_merged104_33;
  return 0;
}

// # of bundles = 2
// blur9_16_1_merged107_read
//	blurx_blur9_16_1_merged107_112
//	blurx_blur9_16_1_merged107_113
//	blurx_blur9_16_1_merged107_114
//	blurx_blur9_16_1_merged107_115
//	blurx_blur9_16_1_merged107_116
//	blurx_blur9_16_1_merged107_117
//	blurx_blur9_16_1_merged107_118
//	blurx_blur9_16_1_merged107_119
//	blurx_blur9_16_1_merged107_120
//	blurx_blur9_16_1_merged107_121
//	blurx_blur9_16_1_merged107_122
//	blurx_blur9_16_1_merged107_123
//	blurx_blur9_16_1_merged107_124
//	blurx_blur9_16_1_merged107_125
//	blurx_blur9_16_1_merged107_126
//	blurx_blur9_16_1_merged107_127
//	blurx_blur9_16_1_merged107_128
//	blurx_blur9_16_1_merged107_129
//	blurx_blur9_16_1_merged107_130
//	blurx_blur9_16_1_merged107_131
//	blurx_blur9_16_1_merged107_132
//	blurx_blur9_16_1_merged107_133
//	blurx_blur9_16_1_merged107_134
//	blurx_blur9_16_1_merged107_135
//	blurx_blur9_16_1_merged107_136
//	blurx_blur9_16_1_merged107_137
//	blurx_blur9_16_1_merged107_138
//	blurx_blur9_16_1_merged107_139
//	blurx_blur9_16_1_merged107_140
//	blurx_blur9_16_1_merged107_141
//	blurx_blur9_16_1_merged107_142
//	blurx_blur9_16_1_merged107_143
//	blurx_blur9_16_1_merged107_144
//	blurx_blur9_16_1_merged107_145
//	blurx_blur9_16_1_merged107_146
//	blurx_blur9_16_1_merged107_147
//	blurx_blur9_16_1_merged107_148
//	blurx_blur9_16_1_merged107_149
//	blurx_blur9_16_1_merged107_150
//	blurx_blur9_16_1_merged107_151
//	blurx_blur9_16_1_merged107_152
//	blurx_blur9_16_1_merged107_153
//	blurx_blur9_16_1_merged107_154
//	blurx_blur9_16_1_merged107_155
//	blurx_blur9_16_1_merged107_156
//	blurx_blur9_16_1_merged107_157
//	blurx_blur9_16_1_merged107_158
//	blurx_blur9_16_1_merged107_159
inline hw_uint<768> blurx_blur9_16_1_merged107_read_bundle_read(blurx_cache& blurx, int root, int blur9_16_0, int blur9_16_1, int dynamic_address) {
  // # of ports in bundle: 48
    // blurx_blur9_16_1_merged107_112
    // blurx_blur9_16_1_merged107_113
    // blurx_blur9_16_1_merged107_114
    // blurx_blur9_16_1_merged107_115
    // blurx_blur9_16_1_merged107_116
    // blurx_blur9_16_1_merged107_117
    // blurx_blur9_16_1_merged107_118
    // blurx_blur9_16_1_merged107_119
    // blurx_blur9_16_1_merged107_120
    // blurx_blur9_16_1_merged107_121
    // blurx_blur9_16_1_merged107_122
    // blurx_blur9_16_1_merged107_123
    // blurx_blur9_16_1_merged107_124
    // blurx_blur9_16_1_merged107_125
    // blurx_blur9_16_1_merged107_126
    // blurx_blur9_16_1_merged107_127
    // blurx_blur9_16_1_merged107_128
    // blurx_blur9_16_1_merged107_129
    // blurx_blur9_16_1_merged107_130
    // blurx_blur9_16_1_merged107_131
    // blurx_blur9_16_1_merged107_132
    // blurx_blur9_16_1_merged107_133
    // blurx_blur9_16_1_merged107_134
    // blurx_blur9_16_1_merged107_135
    // blurx_blur9_16_1_merged107_136
    // blurx_blur9_16_1_merged107_137
    // blurx_blur9_16_1_merged107_138
    // blurx_blur9_16_1_merged107_139
    // blurx_blur9_16_1_merged107_140
    // blurx_blur9_16_1_merged107_141
    // blurx_blur9_16_1_merged107_142
    // blurx_blur9_16_1_merged107_143
    // blurx_blur9_16_1_merged107_144
    // blurx_blur9_16_1_merged107_145
    // blurx_blur9_16_1_merged107_146
    // blurx_blur9_16_1_merged107_147
    // blurx_blur9_16_1_merged107_148
    // blurx_blur9_16_1_merged107_149
    // blurx_blur9_16_1_merged107_150
    // blurx_blur9_16_1_merged107_151
    // blurx_blur9_16_1_merged107_152
    // blurx_blur9_16_1_merged107_153
    // blurx_blur9_16_1_merged107_154
    // blurx_blur9_16_1_merged107_155
    // blurx_blur9_16_1_merged107_156
    // blurx_blur9_16_1_merged107_157
    // blurx_blur9_16_1_merged107_158
    // blurx_blur9_16_1_merged107_159

	hw_uint<768> result;
	hw_uint<16> blurx_blur9_16_1_merged107_112_res = blurx_blur9_16_1_merged107_112_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<0, 768>(result, blurx_blur9_16_1_merged107_112_res);
	hw_uint<16> blurx_blur9_16_1_merged107_113_res = blurx_blur9_16_1_merged107_113_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<16, 768>(result, blurx_blur9_16_1_merged107_113_res);
	hw_uint<16> blurx_blur9_16_1_merged107_114_res = blurx_blur9_16_1_merged107_114_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<32, 768>(result, blurx_blur9_16_1_merged107_114_res);
	hw_uint<16> blurx_blur9_16_1_merged107_115_res = blurx_blur9_16_1_merged107_115_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<48, 768>(result, blurx_blur9_16_1_merged107_115_res);
	hw_uint<16> blurx_blur9_16_1_merged107_116_res = blurx_blur9_16_1_merged107_116_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<64, 768>(result, blurx_blur9_16_1_merged107_116_res);
	hw_uint<16> blurx_blur9_16_1_merged107_117_res = blurx_blur9_16_1_merged107_117_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<80, 768>(result, blurx_blur9_16_1_merged107_117_res);
	hw_uint<16> blurx_blur9_16_1_merged107_118_res = blurx_blur9_16_1_merged107_118_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<96, 768>(result, blurx_blur9_16_1_merged107_118_res);
	hw_uint<16> blurx_blur9_16_1_merged107_119_res = blurx_blur9_16_1_merged107_119_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<112, 768>(result, blurx_blur9_16_1_merged107_119_res);
	hw_uint<16> blurx_blur9_16_1_merged107_120_res = blurx_blur9_16_1_merged107_120_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<128, 768>(result, blurx_blur9_16_1_merged107_120_res);
	hw_uint<16> blurx_blur9_16_1_merged107_121_res = blurx_blur9_16_1_merged107_121_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<144, 768>(result, blurx_blur9_16_1_merged107_121_res);
	hw_uint<16> blurx_blur9_16_1_merged107_122_res = blurx_blur9_16_1_merged107_122_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<160, 768>(result, blurx_blur9_16_1_merged107_122_res);
	hw_uint<16> blurx_blur9_16_1_merged107_123_res = blurx_blur9_16_1_merged107_123_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<176, 768>(result, blurx_blur9_16_1_merged107_123_res);
	hw_uint<16> blurx_blur9_16_1_merged107_124_res = blurx_blur9_16_1_merged107_124_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<192, 768>(result, blurx_blur9_16_1_merged107_124_res);
	hw_uint<16> blurx_blur9_16_1_merged107_125_res = blurx_blur9_16_1_merged107_125_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<208, 768>(result, blurx_blur9_16_1_merged107_125_res);
	hw_uint<16> blurx_blur9_16_1_merged107_126_res = blurx_blur9_16_1_merged107_126_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<224, 768>(result, blurx_blur9_16_1_merged107_126_res);
	hw_uint<16> blurx_blur9_16_1_merged107_127_res = blurx_blur9_16_1_merged107_127_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<240, 768>(result, blurx_blur9_16_1_merged107_127_res);
	hw_uint<16> blurx_blur9_16_1_merged107_128_res = blurx_blur9_16_1_merged107_128_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<256, 768>(result, blurx_blur9_16_1_merged107_128_res);
	hw_uint<16> blurx_blur9_16_1_merged107_129_res = blurx_blur9_16_1_merged107_129_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<272, 768>(result, blurx_blur9_16_1_merged107_129_res);
	hw_uint<16> blurx_blur9_16_1_merged107_130_res = blurx_blur9_16_1_merged107_130_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<288, 768>(result, blurx_blur9_16_1_merged107_130_res);
	hw_uint<16> blurx_blur9_16_1_merged107_131_res = blurx_blur9_16_1_merged107_131_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<304, 768>(result, blurx_blur9_16_1_merged107_131_res);
	hw_uint<16> blurx_blur9_16_1_merged107_132_res = blurx_blur9_16_1_merged107_132_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<320, 768>(result, blurx_blur9_16_1_merged107_132_res);
	hw_uint<16> blurx_blur9_16_1_merged107_133_res = blurx_blur9_16_1_merged107_133_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<336, 768>(result, blurx_blur9_16_1_merged107_133_res);
	hw_uint<16> blurx_blur9_16_1_merged107_134_res = blurx_blur9_16_1_merged107_134_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<352, 768>(result, blurx_blur9_16_1_merged107_134_res);
	hw_uint<16> blurx_blur9_16_1_merged107_135_res = blurx_blur9_16_1_merged107_135_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<368, 768>(result, blurx_blur9_16_1_merged107_135_res);
	hw_uint<16> blurx_blur9_16_1_merged107_136_res = blurx_blur9_16_1_merged107_136_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<384, 768>(result, blurx_blur9_16_1_merged107_136_res);
	hw_uint<16> blurx_blur9_16_1_merged107_137_res = blurx_blur9_16_1_merged107_137_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<400, 768>(result, blurx_blur9_16_1_merged107_137_res);
	hw_uint<16> blurx_blur9_16_1_merged107_138_res = blurx_blur9_16_1_merged107_138_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<416, 768>(result, blurx_blur9_16_1_merged107_138_res);
	hw_uint<16> blurx_blur9_16_1_merged107_139_res = blurx_blur9_16_1_merged107_139_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<432, 768>(result, blurx_blur9_16_1_merged107_139_res);
	hw_uint<16> blurx_blur9_16_1_merged107_140_res = blurx_blur9_16_1_merged107_140_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<448, 768>(result, blurx_blur9_16_1_merged107_140_res);
	hw_uint<16> blurx_blur9_16_1_merged107_141_res = blurx_blur9_16_1_merged107_141_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<464, 768>(result, blurx_blur9_16_1_merged107_141_res);
	hw_uint<16> blurx_blur9_16_1_merged107_142_res = blurx_blur9_16_1_merged107_142_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<480, 768>(result, blurx_blur9_16_1_merged107_142_res);
	hw_uint<16> blurx_blur9_16_1_merged107_143_res = blurx_blur9_16_1_merged107_143_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<496, 768>(result, blurx_blur9_16_1_merged107_143_res);
	hw_uint<16> blurx_blur9_16_1_merged107_144_res = blurx_blur9_16_1_merged107_144_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<512, 768>(result, blurx_blur9_16_1_merged107_144_res);
	hw_uint<16> blurx_blur9_16_1_merged107_145_res = blurx_blur9_16_1_merged107_145_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<528, 768>(result, blurx_blur9_16_1_merged107_145_res);
	hw_uint<16> blurx_blur9_16_1_merged107_146_res = blurx_blur9_16_1_merged107_146_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<544, 768>(result, blurx_blur9_16_1_merged107_146_res);
	hw_uint<16> blurx_blur9_16_1_merged107_147_res = blurx_blur9_16_1_merged107_147_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<560, 768>(result, blurx_blur9_16_1_merged107_147_res);
	hw_uint<16> blurx_blur9_16_1_merged107_148_res = blurx_blur9_16_1_merged107_148_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<576, 768>(result, blurx_blur9_16_1_merged107_148_res);
	hw_uint<16> blurx_blur9_16_1_merged107_149_res = blurx_blur9_16_1_merged107_149_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<592, 768>(result, blurx_blur9_16_1_merged107_149_res);
	hw_uint<16> blurx_blur9_16_1_merged107_150_res = blurx_blur9_16_1_merged107_150_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<608, 768>(result, blurx_blur9_16_1_merged107_150_res);
	hw_uint<16> blurx_blur9_16_1_merged107_151_res = blurx_blur9_16_1_merged107_151_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<624, 768>(result, blurx_blur9_16_1_merged107_151_res);
	hw_uint<16> blurx_blur9_16_1_merged107_152_res = blurx_blur9_16_1_merged107_152_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<640, 768>(result, blurx_blur9_16_1_merged107_152_res);
	hw_uint<16> blurx_blur9_16_1_merged107_153_res = blurx_blur9_16_1_merged107_153_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<656, 768>(result, blurx_blur9_16_1_merged107_153_res);
	hw_uint<16> blurx_blur9_16_1_merged107_154_res = blurx_blur9_16_1_merged107_154_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<672, 768>(result, blurx_blur9_16_1_merged107_154_res);
	hw_uint<16> blurx_blur9_16_1_merged107_155_res = blurx_blur9_16_1_merged107_155_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<688, 768>(result, blurx_blur9_16_1_merged107_155_res);
	hw_uint<16> blurx_blur9_16_1_merged107_156_res = blurx_blur9_16_1_merged107_156_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<704, 768>(result, blurx_blur9_16_1_merged107_156_res);
	hw_uint<16> blurx_blur9_16_1_merged107_157_res = blurx_blur9_16_1_merged107_157_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<720, 768>(result, blurx_blur9_16_1_merged107_157_res);
	hw_uint<16> blurx_blur9_16_1_merged107_158_res = blurx_blur9_16_1_merged107_158_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<736, 768>(result, blurx_blur9_16_1_merged107_158_res);
	hw_uint<16> blurx_blur9_16_1_merged107_159_res = blurx_blur9_16_1_merged107_159_select(blurx, root, blur9_16_0, blur9_16_1, dynamic_address);
	set_at<752, 768>(result, blurx_blur9_16_1_merged107_159_res);
	return result;
}

// blurx_1_merged104_write
//	blurx_blurx_1_merged104_32
//	blurx_blurx_1_merged104_33
//	blurx_blurx_1_merged104_34
//	blurx_blurx_1_merged104_35
//	blurx_blurx_1_merged104_36
//	blurx_blurx_1_merged104_37
//	blurx_blurx_1_merged104_38
//	blurx_blurx_1_merged104_39
//	blurx_blurx_1_merged104_40
//	blurx_blurx_1_merged104_41
//	blurx_blurx_1_merged104_42
//	blurx_blurx_1_merged104_43
//	blurx_blurx_1_merged104_44
//	blurx_blurx_1_merged104_45
//	blurx_blurx_1_merged104_46
//	blurx_blurx_1_merged104_47
inline void blurx_blurx_1_merged104_write_bundle_write(hw_uint<256>& blurx_1_merged104_write, blurx_cache& blurx, int root, int blurx_0, int blurx_1, int dynamic_address) {
	hw_uint<16> blurx_blurx_1_merged104_32_res = blurx_1_merged104_write.extract<0, 15>();
	blurx_blurx_1_merged104_32_write(blurx_blurx_1_merged104_32_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_33_res = blurx_1_merged104_write.extract<16, 31>();
	blurx_blurx_1_merged104_33_write(blurx_blurx_1_merged104_33_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_34_res = blurx_1_merged104_write.extract<32, 47>();
	blurx_blurx_1_merged104_34_write(blurx_blurx_1_merged104_34_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_35_res = blurx_1_merged104_write.extract<48, 63>();
	blurx_blurx_1_merged104_35_write(blurx_blurx_1_merged104_35_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_36_res = blurx_1_merged104_write.extract<64, 79>();
	blurx_blurx_1_merged104_36_write(blurx_blurx_1_merged104_36_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_37_res = blurx_1_merged104_write.extract<80, 95>();
	blurx_blurx_1_merged104_37_write(blurx_blurx_1_merged104_37_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_38_res = blurx_1_merged104_write.extract<96, 111>();
	blurx_blurx_1_merged104_38_write(blurx_blurx_1_merged104_38_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_39_res = blurx_1_merged104_write.extract<112, 127>();
	blurx_blurx_1_merged104_39_write(blurx_blurx_1_merged104_39_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_40_res = blurx_1_merged104_write.extract<128, 143>();
	blurx_blurx_1_merged104_40_write(blurx_blurx_1_merged104_40_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_41_res = blurx_1_merged104_write.extract<144, 159>();
	blurx_blurx_1_merged104_41_write(blurx_blurx_1_merged104_41_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_42_res = blurx_1_merged104_write.extract<160, 175>();
	blurx_blurx_1_merged104_42_write(blurx_blurx_1_merged104_42_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_43_res = blurx_1_merged104_write.extract<176, 191>();
	blurx_blurx_1_merged104_43_write(blurx_blurx_1_merged104_43_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_44_res = blurx_1_merged104_write.extract<192, 207>();
	blurx_blurx_1_merged104_44_write(blurx_blurx_1_merged104_44_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_45_res = blurx_1_merged104_write.extract<208, 223>();
	blurx_blurx_1_merged104_45_write(blurx_blurx_1_merged104_45_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_46_res = blurx_1_merged104_write.extract<224, 239>();
	blurx_blurx_1_merged104_46_write(blurx_blurx_1_merged104_46_res, blurx, root, blurx_0, blurx_1, dynamic_address);
	hw_uint<16> blurx_blurx_1_merged104_47_res = blurx_1_merged104_write.extract<240, 255>();
	blurx_blurx_1_merged104_47_write(blurx_blurx_1_merged104_47_res, blurx, root, blurx_0, blurx_1, dynamic_address);
}

struct input_input_1_merged101_0_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_1_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_10_merged_banks_3_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_11_merged_banks_3_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_12_merged_banks_3_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_13_merged_banks_3_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_14_merged_banks_3_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_15_merged_banks_3_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_2_merged_banks_3_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_3_merged_banks_3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_4_merged_banks_3_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_5_merged_banks_3_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_6_merged_banks_3_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_7_merged_banks_3_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_8_merged_banks_3_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_1_merged101_9_merged_banks_3_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 243
	// # of read delays: 3
  // 0, 121, 242
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_241() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_242() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_cache {
  // Reader addrs...
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
    // { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // # of banks: 16
  input_input_1_merged101_0_merged_banks_3_cache input_input_1_merged101_0_merged_banks_3;
  input_input_1_merged101_1_merged_banks_3_cache input_input_1_merged101_1_merged_banks_3;
  input_input_1_merged101_10_merged_banks_3_cache input_input_1_merged101_10_merged_banks_3;
  input_input_1_merged101_11_merged_banks_3_cache input_input_1_merged101_11_merged_banks_3;
  input_input_1_merged101_12_merged_banks_3_cache input_input_1_merged101_12_merged_banks_3;
  input_input_1_merged101_13_merged_banks_3_cache input_input_1_merged101_13_merged_banks_3;
  input_input_1_merged101_14_merged_banks_3_cache input_input_1_merged101_14_merged_banks_3;
  input_input_1_merged101_15_merged_banks_3_cache input_input_1_merged101_15_merged_banks_3;
  input_input_1_merged101_2_merged_banks_3_cache input_input_1_merged101_2_merged_banks_3;
  input_input_1_merged101_3_merged_banks_3_cache input_input_1_merged101_3_merged_banks_3;
  input_input_1_merged101_4_merged_banks_3_cache input_input_1_merged101_4_merged_banks_3;
  input_input_1_merged101_5_merged_banks_3_cache input_input_1_merged101_5_merged_banks_3;
  input_input_1_merged101_6_merged_banks_3_cache input_input_1_merged101_6_merged_banks_3;
  input_input_1_merged101_7_merged_banks_3_cache input_input_1_merged101_7_merged_banks_3;
  input_input_1_merged101_8_merged_banks_3_cache input_input_1_merged101_8_merged_banks_3;
  input_input_1_merged101_9_merged_banks_3_cache input_input_1_merged101_9_merged_banks_3;
};



inline void input_input_1_merged101_0_write(hw_uint<16>& input_input_1_merged101_0, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_0_merged_banks_3.push(input_input_1_merged101_0);
}

inline void input_input_1_merged101_1_write(hw_uint<16>& input_input_1_merged101_1, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_1_merged_banks_3.push(input_input_1_merged101_1);
}

inline void input_input_1_merged101_10_write(hw_uint<16>& input_input_1_merged101_10, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_10_merged_banks_3.push(input_input_1_merged101_10);
}

inline void input_input_1_merged101_11_write(hw_uint<16>& input_input_1_merged101_11, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_11_merged_banks_3.push(input_input_1_merged101_11);
}

inline void input_input_1_merged101_12_write(hw_uint<16>& input_input_1_merged101_12, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_12_merged_banks_3.push(input_input_1_merged101_12);
}

inline void input_input_1_merged101_13_write(hw_uint<16>& input_input_1_merged101_13, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_13_merged_banks_3.push(input_input_1_merged101_13);
}

inline void input_input_1_merged101_14_write(hw_uint<16>& input_input_1_merged101_14, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_14_merged_banks_3.push(input_input_1_merged101_14);
}

inline void input_input_1_merged101_15_write(hw_uint<16>& input_input_1_merged101_15, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_15_merged_banks_3.push(input_input_1_merged101_15);
}

inline void input_input_1_merged101_2_write(hw_uint<16>& input_input_1_merged101_2, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_2_merged_banks_3.push(input_input_1_merged101_2);
}

inline void input_input_1_merged101_3_write(hw_uint<16>& input_input_1_merged101_3, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_3_merged_banks_3.push(input_input_1_merged101_3);
}

inline void input_input_1_merged101_4_write(hw_uint<16>& input_input_1_merged101_4, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_4_merged_banks_3.push(input_input_1_merged101_4);
}

inline void input_input_1_merged101_5_write(hw_uint<16>& input_input_1_merged101_5, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_5_merged_banks_3.push(input_input_1_merged101_5);
}

inline void input_input_1_merged101_6_write(hw_uint<16>& input_input_1_merged101_6, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_6_merged_banks_3.push(input_input_1_merged101_6);
}

inline void input_input_1_merged101_7_write(hw_uint<16>& input_input_1_merged101_7, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_7_merged_banks_3.push(input_input_1_merged101_7);
}

inline void input_input_1_merged101_8_write(hw_uint<16>& input_input_1_merged101_8, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_8_merged_banks_3.push(input_input_1_merged101_8);
}

inline void input_input_1_merged101_9_write(hw_uint<16>& input_input_1_merged101_9, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
  input.input_input_1_merged101_9_merged_banks_3.push(input_input_1_merged101_9);
}

inline hw_uint<16> input_blurx_1_merged104_48_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_48 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_0 = input.input_input_1_merged101_0_merged_banks_3.peek_242();
  return value_input_input_1_merged101_0;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_49_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_49 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_0 = input.input_input_1_merged101_0_merged_banks_3.peek_121();
  return value_input_input_1_merged101_0;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_50_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_50 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_0 = input.input_input_1_merged101_0_merged_banks_3.peek_0();
  return value_input_input_1_merged101_0;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_51_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_51 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_1 = input.input_input_1_merged101_1_merged_banks_3.peek_242();
  return value_input_input_1_merged101_1;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_52_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_52 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_1 = input.input_input_1_merged101_1_merged_banks_3.peek_121();
  return value_input_input_1_merged101_1;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_53_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_53 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[1 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_1 = input.input_input_1_merged101_1_merged_banks_3.peek_0();
  return value_input_input_1_merged101_1;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_54_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_54 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_2 = input.input_input_1_merged101_2_merged_banks_3.peek_242();
  return value_input_input_1_merged101_2;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_55_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_55 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_2 = input.input_input_1_merged101_2_merged_banks_3.peek_121();
  return value_input_input_1_merged101_2;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_56_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_56 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[2 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_2 = input.input_input_1_merged101_2_merged_banks_3.peek_0();
  return value_input_input_1_merged101_2;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_57_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_57 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_3 = input.input_input_1_merged101_3_merged_banks_3.peek_242();
  return value_input_input_1_merged101_3;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_58_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_58 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_3 = input.input_input_1_merged101_3_merged_banks_3.peek_121();
  return value_input_input_1_merged101_3;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_59_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_59 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[3 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_3 = input.input_input_1_merged101_3_merged_banks_3.peek_0();
  return value_input_input_1_merged101_3;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_60_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_60 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_4 = input.input_input_1_merged101_4_merged_banks_3.peek_242();
  return value_input_input_1_merged101_4;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_61_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_61 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_4 = input.input_input_1_merged101_4_merged_banks_3.peek_121();
  return value_input_input_1_merged101_4;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_62_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_62 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[4 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_4 = input.input_input_1_merged101_4_merged_banks_3.peek_0();
  return value_input_input_1_merged101_4;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_63_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_63 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_5 = input.input_input_1_merged101_5_merged_banks_3.peek_242();
  return value_input_input_1_merged101_5;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_64_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_64 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_5 = input.input_input_1_merged101_5_merged_banks_3.peek_121();
  return value_input_input_1_merged101_5;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_65_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_65 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[5 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_5 = input.input_input_1_merged101_5_merged_banks_3.peek_0();
  return value_input_input_1_merged101_5;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_66_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_66 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_6 = input.input_input_1_merged101_6_merged_banks_3.peek_242();
  return value_input_input_1_merged101_6;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_67_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_67 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_6 = input.input_input_1_merged101_6_merged_banks_3.peek_121();
  return value_input_input_1_merged101_6;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_68_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_68 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[6 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_6 = input.input_input_1_merged101_6_merged_banks_3.peek_0();
  return value_input_input_1_merged101_6;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_69_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_69 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_7 = input.input_input_1_merged101_7_merged_banks_3.peek_242();
  return value_input_input_1_merged101_7;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_70_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_70 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_7 = input.input_input_1_merged101_7_merged_banks_3.peek_121();
  return value_input_input_1_merged101_7;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_71_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_71 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[7 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_7 = input.input_input_1_merged101_7_merged_banks_3.peek_0();
  return value_input_input_1_merged101_7;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_72_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_72 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_8 = input.input_input_1_merged101_8_merged_banks_3.peek_242();
  return value_input_input_1_merged101_8;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_73_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_73 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_8 = input.input_input_1_merged101_8_merged_banks_3.peek_121();
  return value_input_input_1_merged101_8;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_74_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_74 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[8 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_8 = input.input_input_1_merged101_8_merged_banks_3.peek_0();
  return value_input_input_1_merged101_8;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_75_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_75 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_9 = input.input_input_1_merged101_9_merged_banks_3.peek_242();
  return value_input_input_1_merged101_9;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_76_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_76 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_9 = input.input_input_1_merged101_9_merged_banks_3.peek_121();
  return value_input_input_1_merged101_9;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_77_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_77 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[9 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_9 = input.input_input_1_merged101_9_merged_banks_3.peek_0();
  return value_input_input_1_merged101_9;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_78_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_78 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_10 = input.input_input_1_merged101_10_merged_banks_3.peek_242();
  return value_input_input_1_merged101_10;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_79_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_79 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_10 = input.input_input_1_merged101_10_merged_banks_3.peek_121();
  return value_input_input_1_merged101_10;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_80_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_80 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[10 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_10 = input.input_input_1_merged101_10_merged_banks_3.peek_0();
  return value_input_input_1_merged101_10;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_81_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_81 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_11 = input.input_input_1_merged101_11_merged_banks_3.peek_242();
  return value_input_input_1_merged101_11;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_82_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_82 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_11 = input.input_input_1_merged101_11_merged_banks_3.peek_121();
  return value_input_input_1_merged101_11;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_83_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_83 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[11 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_11 = input.input_input_1_merged101_11_merged_banks_3.peek_0();
  return value_input_input_1_merged101_11;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_84_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_84 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_12 = input.input_input_1_merged101_12_merged_banks_3.peek_242();
  return value_input_input_1_merged101_12;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_85_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_85 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_12 = input.input_input_1_merged101_12_merged_banks_3.peek_121();
  return value_input_input_1_merged101_12;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_86_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_86 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[12 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_12 = input.input_input_1_merged101_12_merged_banks_3.peek_0();
  return value_input_input_1_merged101_12;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_87_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_87 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_13 = input.input_input_1_merged101_13_merged_banks_3.peek_242();
  return value_input_input_1_merged101_13;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_88_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_88 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_13 = input.input_input_1_merged101_13_merged_banks_3.peek_121();
  return value_input_input_1_merged101_13;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_89_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_89 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[13 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_13 = input.input_input_1_merged101_13_merged_banks_3.peek_0();
  return value_input_input_1_merged101_13;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_90_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_90 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_14 = input.input_input_1_merged101_14_merged_banks_3.peek_242();
  return value_input_input_1_merged101_14;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_91_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_91 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_14 = input.input_input_1_merged101_14_merged_banks_3.peek_121();
  return value_input_input_1_merged101_14;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_92_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_92 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[14 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_14 = input.input_input_1_merged101_14_merged_banks_3.peek_0();
  return value_input_input_1_merged101_14;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_93_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_93 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_15 = input.input_input_1_merged101_15_merged_banks_3.peek_242();
  return value_input_input_1_merged101_15;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_94_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_94 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, 1 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_15 = input.input_input_1_merged101_15_merged_banks_3.peek_121();
  return value_input_input_1_merged101_15;
  return 0;
}

inline hw_uint<16> input_blurx_1_merged104_95_select(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // input_blurx_1_merged104_95 read pattern: { blurx_1_merged104[root = 0, blurx_0, blurx_1] -> input[15 + 16blurx_1, 2 + blurx_0] : 0 <= blurx_0 <= 1079 and 0 <= blurx_1 <= 120 }
  // Read schedule : { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
  // Write schedule: { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
  auto value_input_input_1_merged101_15 = input.input_input_1_merged101_15_merged_banks_3.peek_0();
  return value_input_input_1_merged101_15;
  return 0;
}

// # of bundles = 2
// blurx_1_merged104_read
//	input_blurx_1_merged104_48
//	input_blurx_1_merged104_49
//	input_blurx_1_merged104_50
//	input_blurx_1_merged104_51
//	input_blurx_1_merged104_52
//	input_blurx_1_merged104_53
//	input_blurx_1_merged104_54
//	input_blurx_1_merged104_55
//	input_blurx_1_merged104_56
//	input_blurx_1_merged104_57
//	input_blurx_1_merged104_58
//	input_blurx_1_merged104_59
//	input_blurx_1_merged104_60
//	input_blurx_1_merged104_61
//	input_blurx_1_merged104_62
//	input_blurx_1_merged104_63
//	input_blurx_1_merged104_64
//	input_blurx_1_merged104_65
//	input_blurx_1_merged104_66
//	input_blurx_1_merged104_67
//	input_blurx_1_merged104_68
//	input_blurx_1_merged104_69
//	input_blurx_1_merged104_70
//	input_blurx_1_merged104_71
//	input_blurx_1_merged104_72
//	input_blurx_1_merged104_73
//	input_blurx_1_merged104_74
//	input_blurx_1_merged104_75
//	input_blurx_1_merged104_76
//	input_blurx_1_merged104_77
//	input_blurx_1_merged104_78
//	input_blurx_1_merged104_79
//	input_blurx_1_merged104_80
//	input_blurx_1_merged104_81
//	input_blurx_1_merged104_82
//	input_blurx_1_merged104_83
//	input_blurx_1_merged104_84
//	input_blurx_1_merged104_85
//	input_blurx_1_merged104_86
//	input_blurx_1_merged104_87
//	input_blurx_1_merged104_88
//	input_blurx_1_merged104_89
//	input_blurx_1_merged104_90
//	input_blurx_1_merged104_91
//	input_blurx_1_merged104_92
//	input_blurx_1_merged104_93
//	input_blurx_1_merged104_94
//	input_blurx_1_merged104_95
inline hw_uint<768> input_blurx_1_merged104_read_bundle_read(input_cache& input, int root, int blurx_0, int blurx_1, int dynamic_address) {
  // # of ports in bundle: 48
    // input_blurx_1_merged104_48
    // input_blurx_1_merged104_49
    // input_blurx_1_merged104_50
    // input_blurx_1_merged104_51
    // input_blurx_1_merged104_52
    // input_blurx_1_merged104_53
    // input_blurx_1_merged104_54
    // input_blurx_1_merged104_55
    // input_blurx_1_merged104_56
    // input_blurx_1_merged104_57
    // input_blurx_1_merged104_58
    // input_blurx_1_merged104_59
    // input_blurx_1_merged104_60
    // input_blurx_1_merged104_61
    // input_blurx_1_merged104_62
    // input_blurx_1_merged104_63
    // input_blurx_1_merged104_64
    // input_blurx_1_merged104_65
    // input_blurx_1_merged104_66
    // input_blurx_1_merged104_67
    // input_blurx_1_merged104_68
    // input_blurx_1_merged104_69
    // input_blurx_1_merged104_70
    // input_blurx_1_merged104_71
    // input_blurx_1_merged104_72
    // input_blurx_1_merged104_73
    // input_blurx_1_merged104_74
    // input_blurx_1_merged104_75
    // input_blurx_1_merged104_76
    // input_blurx_1_merged104_77
    // input_blurx_1_merged104_78
    // input_blurx_1_merged104_79
    // input_blurx_1_merged104_80
    // input_blurx_1_merged104_81
    // input_blurx_1_merged104_82
    // input_blurx_1_merged104_83
    // input_blurx_1_merged104_84
    // input_blurx_1_merged104_85
    // input_blurx_1_merged104_86
    // input_blurx_1_merged104_87
    // input_blurx_1_merged104_88
    // input_blurx_1_merged104_89
    // input_blurx_1_merged104_90
    // input_blurx_1_merged104_91
    // input_blurx_1_merged104_92
    // input_blurx_1_merged104_93
    // input_blurx_1_merged104_94
    // input_blurx_1_merged104_95

	hw_uint<768> result;
	hw_uint<16> input_blurx_1_merged104_48_res = input_blurx_1_merged104_48_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<0, 768>(result, input_blurx_1_merged104_48_res);
	hw_uint<16> input_blurx_1_merged104_49_res = input_blurx_1_merged104_49_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<16, 768>(result, input_blurx_1_merged104_49_res);
	hw_uint<16> input_blurx_1_merged104_50_res = input_blurx_1_merged104_50_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<32, 768>(result, input_blurx_1_merged104_50_res);
	hw_uint<16> input_blurx_1_merged104_51_res = input_blurx_1_merged104_51_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<48, 768>(result, input_blurx_1_merged104_51_res);
	hw_uint<16> input_blurx_1_merged104_52_res = input_blurx_1_merged104_52_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<64, 768>(result, input_blurx_1_merged104_52_res);
	hw_uint<16> input_blurx_1_merged104_53_res = input_blurx_1_merged104_53_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<80, 768>(result, input_blurx_1_merged104_53_res);
	hw_uint<16> input_blurx_1_merged104_54_res = input_blurx_1_merged104_54_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<96, 768>(result, input_blurx_1_merged104_54_res);
	hw_uint<16> input_blurx_1_merged104_55_res = input_blurx_1_merged104_55_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<112, 768>(result, input_blurx_1_merged104_55_res);
	hw_uint<16> input_blurx_1_merged104_56_res = input_blurx_1_merged104_56_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<128, 768>(result, input_blurx_1_merged104_56_res);
	hw_uint<16> input_blurx_1_merged104_57_res = input_blurx_1_merged104_57_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<144, 768>(result, input_blurx_1_merged104_57_res);
	hw_uint<16> input_blurx_1_merged104_58_res = input_blurx_1_merged104_58_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<160, 768>(result, input_blurx_1_merged104_58_res);
	hw_uint<16> input_blurx_1_merged104_59_res = input_blurx_1_merged104_59_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<176, 768>(result, input_blurx_1_merged104_59_res);
	hw_uint<16> input_blurx_1_merged104_60_res = input_blurx_1_merged104_60_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<192, 768>(result, input_blurx_1_merged104_60_res);
	hw_uint<16> input_blurx_1_merged104_61_res = input_blurx_1_merged104_61_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<208, 768>(result, input_blurx_1_merged104_61_res);
	hw_uint<16> input_blurx_1_merged104_62_res = input_blurx_1_merged104_62_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<224, 768>(result, input_blurx_1_merged104_62_res);
	hw_uint<16> input_blurx_1_merged104_63_res = input_blurx_1_merged104_63_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<240, 768>(result, input_blurx_1_merged104_63_res);
	hw_uint<16> input_blurx_1_merged104_64_res = input_blurx_1_merged104_64_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<256, 768>(result, input_blurx_1_merged104_64_res);
	hw_uint<16> input_blurx_1_merged104_65_res = input_blurx_1_merged104_65_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<272, 768>(result, input_blurx_1_merged104_65_res);
	hw_uint<16> input_blurx_1_merged104_66_res = input_blurx_1_merged104_66_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<288, 768>(result, input_blurx_1_merged104_66_res);
	hw_uint<16> input_blurx_1_merged104_67_res = input_blurx_1_merged104_67_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<304, 768>(result, input_blurx_1_merged104_67_res);
	hw_uint<16> input_blurx_1_merged104_68_res = input_blurx_1_merged104_68_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<320, 768>(result, input_blurx_1_merged104_68_res);
	hw_uint<16> input_blurx_1_merged104_69_res = input_blurx_1_merged104_69_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<336, 768>(result, input_blurx_1_merged104_69_res);
	hw_uint<16> input_blurx_1_merged104_70_res = input_blurx_1_merged104_70_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<352, 768>(result, input_blurx_1_merged104_70_res);
	hw_uint<16> input_blurx_1_merged104_71_res = input_blurx_1_merged104_71_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<368, 768>(result, input_blurx_1_merged104_71_res);
	hw_uint<16> input_blurx_1_merged104_72_res = input_blurx_1_merged104_72_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<384, 768>(result, input_blurx_1_merged104_72_res);
	hw_uint<16> input_blurx_1_merged104_73_res = input_blurx_1_merged104_73_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<400, 768>(result, input_blurx_1_merged104_73_res);
	hw_uint<16> input_blurx_1_merged104_74_res = input_blurx_1_merged104_74_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<416, 768>(result, input_blurx_1_merged104_74_res);
	hw_uint<16> input_blurx_1_merged104_75_res = input_blurx_1_merged104_75_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<432, 768>(result, input_blurx_1_merged104_75_res);
	hw_uint<16> input_blurx_1_merged104_76_res = input_blurx_1_merged104_76_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<448, 768>(result, input_blurx_1_merged104_76_res);
	hw_uint<16> input_blurx_1_merged104_77_res = input_blurx_1_merged104_77_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<464, 768>(result, input_blurx_1_merged104_77_res);
	hw_uint<16> input_blurx_1_merged104_78_res = input_blurx_1_merged104_78_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<480, 768>(result, input_blurx_1_merged104_78_res);
	hw_uint<16> input_blurx_1_merged104_79_res = input_blurx_1_merged104_79_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<496, 768>(result, input_blurx_1_merged104_79_res);
	hw_uint<16> input_blurx_1_merged104_80_res = input_blurx_1_merged104_80_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<512, 768>(result, input_blurx_1_merged104_80_res);
	hw_uint<16> input_blurx_1_merged104_81_res = input_blurx_1_merged104_81_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<528, 768>(result, input_blurx_1_merged104_81_res);
	hw_uint<16> input_blurx_1_merged104_82_res = input_blurx_1_merged104_82_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<544, 768>(result, input_blurx_1_merged104_82_res);
	hw_uint<16> input_blurx_1_merged104_83_res = input_blurx_1_merged104_83_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<560, 768>(result, input_blurx_1_merged104_83_res);
	hw_uint<16> input_blurx_1_merged104_84_res = input_blurx_1_merged104_84_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<576, 768>(result, input_blurx_1_merged104_84_res);
	hw_uint<16> input_blurx_1_merged104_85_res = input_blurx_1_merged104_85_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<592, 768>(result, input_blurx_1_merged104_85_res);
	hw_uint<16> input_blurx_1_merged104_86_res = input_blurx_1_merged104_86_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<608, 768>(result, input_blurx_1_merged104_86_res);
	hw_uint<16> input_blurx_1_merged104_87_res = input_blurx_1_merged104_87_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<624, 768>(result, input_blurx_1_merged104_87_res);
	hw_uint<16> input_blurx_1_merged104_88_res = input_blurx_1_merged104_88_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<640, 768>(result, input_blurx_1_merged104_88_res);
	hw_uint<16> input_blurx_1_merged104_89_res = input_blurx_1_merged104_89_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<656, 768>(result, input_blurx_1_merged104_89_res);
	hw_uint<16> input_blurx_1_merged104_90_res = input_blurx_1_merged104_90_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<672, 768>(result, input_blurx_1_merged104_90_res);
	hw_uint<16> input_blurx_1_merged104_91_res = input_blurx_1_merged104_91_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<688, 768>(result, input_blurx_1_merged104_91_res);
	hw_uint<16> input_blurx_1_merged104_92_res = input_blurx_1_merged104_92_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<704, 768>(result, input_blurx_1_merged104_92_res);
	hw_uint<16> input_blurx_1_merged104_93_res = input_blurx_1_merged104_93_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<720, 768>(result, input_blurx_1_merged104_93_res);
	hw_uint<16> input_blurx_1_merged104_94_res = input_blurx_1_merged104_94_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<736, 768>(result, input_blurx_1_merged104_94_res);
	hw_uint<16> input_blurx_1_merged104_95_res = input_blurx_1_merged104_95_select(input, root, blurx_0, blurx_1, dynamic_address);
	set_at<752, 768>(result, input_blurx_1_merged104_95_res);
	return result;
}

// input_1_merged101_write
//	input_input_1_merged101_0
//	input_input_1_merged101_1
//	input_input_1_merged101_2
//	input_input_1_merged101_3
//	input_input_1_merged101_4
//	input_input_1_merged101_5
//	input_input_1_merged101_6
//	input_input_1_merged101_7
//	input_input_1_merged101_8
//	input_input_1_merged101_9
//	input_input_1_merged101_10
//	input_input_1_merged101_11
//	input_input_1_merged101_12
//	input_input_1_merged101_13
//	input_input_1_merged101_14
//	input_input_1_merged101_15
inline void input_input_1_merged101_write_bundle_write(hw_uint<256>& input_1_merged101_write, input_cache& input, int root, int input_0, int input_1, int dynamic_address) {
	hw_uint<16> input_input_1_merged101_0_res = input_1_merged101_write.extract<0, 15>();
	input_input_1_merged101_0_write(input_input_1_merged101_0_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_1_res = input_1_merged101_write.extract<16, 31>();
	input_input_1_merged101_1_write(input_input_1_merged101_1_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_2_res = input_1_merged101_write.extract<32, 47>();
	input_input_1_merged101_2_write(input_input_1_merged101_2_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_3_res = input_1_merged101_write.extract<48, 63>();
	input_input_1_merged101_3_write(input_input_1_merged101_3_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_4_res = input_1_merged101_write.extract<64, 79>();
	input_input_1_merged101_4_write(input_input_1_merged101_4_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_5_res = input_1_merged101_write.extract<80, 95>();
	input_input_1_merged101_5_write(input_input_1_merged101_5_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_6_res = input_1_merged101_write.extract<96, 111>();
	input_input_1_merged101_6_write(input_input_1_merged101_6_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_7_res = input_1_merged101_write.extract<112, 127>();
	input_input_1_merged101_7_write(input_input_1_merged101_7_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_8_res = input_1_merged101_write.extract<128, 143>();
	input_input_1_merged101_8_write(input_input_1_merged101_8_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_9_res = input_1_merged101_write.extract<144, 159>();
	input_input_1_merged101_9_write(input_input_1_merged101_9_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_10_res = input_1_merged101_write.extract<160, 175>();
	input_input_1_merged101_10_write(input_input_1_merged101_10_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_11_res = input_1_merged101_write.extract<176, 191>();
	input_input_1_merged101_11_write(input_input_1_merged101_11_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_12_res = input_1_merged101_write.extract<192, 207>();
	input_input_1_merged101_12_write(input_input_1_merged101_12_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_13_res = input_1_merged101_write.extract<208, 223>();
	input_input_1_merged101_13_write(input_input_1_merged101_13_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_14_res = input_1_merged101_write.extract<224, 239>();
	input_input_1_merged101_14_write(input_input_1_merged101_14_res, input, root, input_0, input_1, dynamic_address);
	hw_uint<16> input_input_1_merged101_15_res = input_1_merged101_write.extract<240, 255>();
	input_input_1_merged101_15_write(input_input_1_merged101_15_res, input, root, input_0, input_1, dynamic_address);
}

// Total re-use buffer capacity: 62672 bits


// Operation logic
inline void input_1_merged101(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */input_arg, input_cache& input, int root, int input_0, int input_1) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value = input_arg.read();
	auto compute_result = input_1_cu99(input_arg_1_m__lp_16_m_input_1__p__0_rp___p__0_p_0_c_____1_m_input_0__p__0_p_0_value);
	// Produce: input
	input_input_1_merged101_write_bundle_write(/* arg names */compute_result, input, root, input_0, input_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_1_merged104(input_cache& input, blurx_cache& blurx, int root, int blurx_0, int blurx_1) {
  // Dynamic address computation

	// Consume: input
	auto input_1_m__lp_16_m_blurx_1__p__0_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value = input_blurx_1_merged104_read_bundle_read(input/* source_delay */, root, blurx_0, blurx_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_1_cu102(input_1_m__lp_16_m_blurx_1__p__0_rp___p__0_p_0_c_____1_m_blurx_0__p__0_p_0_value);
	// Produce: blurx
	blurx_blurx_1_merged104_write_bundle_write(/* arg names */compute_result, blurx, root, blurx_0, blurx_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blur9_16_1_merged107(blurx_cache& blurx, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */blur9_16, int root, int blur9_16_0, int blur9_16_1) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx_1_m__lp_16_m_blur9_16_1__p__0_rp___p__0_p_0_c_____1_m_blur9_16_0__p__0_p_0_value = blurx_blur9_16_1_merged107_read_bundle_read(blurx/* source_delay */, root, blur9_16_0, blur9_16_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blur9_16_1_cu105(blurx_1_m__lp_16_m_blur9_16_1__p__0_rp___p__0_p_0_c_____1_m_blur9_16_0__p__0_p_0_value);
	// Produce: blur9_16
	blur9_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void blur9_16_opt(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blur9_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("blur9_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120; input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120; blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
//   { blurx_1_merged104[d0 = 0, d1, d2] -> [0, 2 + d1, d2, 1] : 0 <= d1 <= 1079 and 0 <= d2 <= 120 }
// Condition for blurx_1_merged104(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { input_1_merged101[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1081 and 0 <= d2 <= 120 }
// Condition for input_1_merged101(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))
//   { blur9_16_1_merged107[d0 = 0, d1, d2] -> [0, 2 + d1, 1 + d2, 2] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for blur9_16_1_merged107(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1081 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((120 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 2 <= i1 <= 1081 and i2 <= 120 and 0 < i3 <= 2 and i3 <= 1 + i2; [0, i1, i2, 0] : 0 <= i1 <= 1081 and 0 <= i2 <= 120 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1081; i1++) {
	    for (int i2 = 0; i2 <= 120; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          input_1_merged101(input_arg /* buf name */, input, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0)))) {
	          blurx_1_merged104(input /* buf name */, blurx, 0, ((-2 + 1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          blur9_16_1_merged107(blurx /* buf name */, blur9_16, 0, ((-2 + 1*i1)), ((-1 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void blur9_16_opt_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */input_arg, HWStream<hw_uint<256> >& /* get_args num ports = 16 */blur9_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    blur9_16_opt(input_arg, blur9_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[15 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[14 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[13 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[12 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[11 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[10 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[9 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[8 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[7 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[6 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[5 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[4 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[3 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[2 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[1 + 16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119; blur9_16_1_merged107[root = 0, blur9_16_0, blur9_16_1] -> blur9_16[16blur9_16_1, blur9_16_0] : 0 <= blur9_16_0 <= 1079 and 0 <= blur9_16_1 <= 119 }
const int blur9_16_1_merged107_write_pipe0_num_transfers = 129600;
  // { input_1_merged101[root = 0, input_0, input_1] -> input_arg[15 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[14 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[13 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[12 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[11 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[10 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[9 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[8 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[7 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[6 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[5 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[4 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[3 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[2 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[1 + 16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120; input_1_merged101[root = 0, input_0, input_1] -> input_arg[16input_1, input_0] : 0 <= input_0 <= 1081 and 0 <= input_1 <= 120 }
const int input_1_merged101_read_pipe0_num_transfers = 130922;


extern "C" {

void blur9_16_opt_accel(hw_uint<256>* input_1_merged101_read_pipe0, hw_uint<256>* blur9_16_1_merged107_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_1_merged101_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = blur9_16_1_merged107_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_1_merged101_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = blur9_16_1_merged107_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > input_1_merged101_read_pipe0_channel;
  static HWStream<hw_uint<256> > blur9_16_1_merged107_write_pipe0_channel;

  burst_read<256>(input_1_merged101_read_pipe0, input_1_merged101_read_pipe0_channel, input_1_merged101_read_pipe0_num_transfers*size);

  blur9_16_opt_wrapper(input_1_merged101_read_pipe0_channel, blur9_16_1_merged107_write_pipe0_channel, size);

  burst_write<256>(blur9_16_1_merged107_write_pipe0, blur9_16_1_merged107_write_pipe0_channel, blur9_16_1_merged107_write_pipe0_num_transfers*size);
}

}
extern "C" {

void blur9_16_opt_rdai(HWStream<hw_uint<256> >& input_1_merged101_read_pipe0, HWStream<hw_uint<256> >&  blur9_16_1_merged107_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_1_merged101_read_pipe0
#pragma HLS INTERFACE axis register port = blur9_16_1_merged107_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  blur9_16_opt(input_1_merged101_read_pipe0, blur9_16_1_merged107_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

