** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_3

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_3 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=10e-6 W=26e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=10e-6 W=52e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=2e-6 W=49e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=2e-6 W=29e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=10e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=13e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=2e-6 W=218e-6
mNormalTransistorNmos8 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=10e-6 W=329e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=2e-6 W=49e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=10e-6 W=306e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=2e-6 W=29e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=103e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=9e-6 W=103e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=10e-6 W=285e-6
mNormalTransistorPmos15 out inputVoltageBiasXXpXX1 SecondStageYinnerStageBias SecondStageYinnerStageBias pmos4 L=1e-6 W=425e-6
mNormalTransistorPmos16 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=1e-6 W=18e-6
mNormalTransistorPmos17 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=1e-6 W=18e-6
mNormalTransistorPmos18 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=16e-6
mNormalTransistorPmos19 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=16e-6
mNormalTransistorPmos20 SecondStageYinnerStageBias outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=568e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_3

** Expected Performance Values: 
** Gain: 124 dB
** Power consumption: 14.6891 mW
** Area: 13666 (mu_m)^2
** Transit frequency: 23.0181 MHz
** Transit frequency with error factor: 23.0182 MHz
** Slew rate: 22.5842 V/mu_s
** Phase margin: 71.0468Â°
** CMRR: 139 dB
** VoutMax: 3.32001 V
** VoutMin: 0.540001 V
** VcmMax: 4.89001 V
** VcmMin: 1.29001 V


** Expected Currents: 
** NormalTransistorNmos: 62.7191 muA
** NormalTransistorPmos: -46.6649 muA
** NormalTransistorPmos: -75.8059 muA
** NormalTransistorPmos: -46.6649 muA
** NormalTransistorPmos: -75.8059 muA
** DiodeTransistorNmos: 46.6641 muA
** DiodeTransistorNmos: 46.6631 muA
** NormalTransistorNmos: 46.6641 muA
** NormalTransistorNmos: 46.6631 muA
** NormalTransistorNmos: 58.2811 muA
** NormalTransistorNmos: 58.2821 muA
** NormalTransistorNmos: 29.1401 muA
** NormalTransistorNmos: 29.1401 muA
** NormalTransistorNmos: 2713.48 muA
** NormalTransistorPmos: -2713.47 muA
** NormalTransistorPmos: -2713.47 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -62.7199 muA
** DiodeTransistorPmos: -62.7209 muA


** Expected Voltages: 
** ibias: 1.17301  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 2.76001  V
** out: 2.5  V
** outFirstStage: 0.950001  V
** outSourceVoltageBiasXXnXX1: 0.555001  V
** outSourceVoltageBiasXXpXX1: 3.91901  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.15501  V
** innerStageBias: 0.612001  V
** innerTransistorStack1Load2: 0.600001  V
** innerTransistorStack2Load2: 0.600001  V
** sourceGCC1: 3.70301  V
** sourceGCC2: 3.70301  V
** sourceTransconductance: 1.92101  V
** innerStageBias: 3.91901  V


.END