#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 14 18:07:55 2023
# Process ID: 12948
# Current directory: E:/lab4/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8092 E:\lab4\lab4\lab4.xpr
# Log file: E:/lab4/lab4/vivado.log
# Journal file: E:/lab4/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/lab4/lab4/lab4.xpr
INFO: [Project 1-313] Project file moved from 'F:/lab4/lab4' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 846.625 ; gain = 213.086
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/FSM.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/FSM.v
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/top.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/top.v
update_compile_order -fileset sources_1
set_property top top [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/show.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/show.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/aha.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/aha.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/test.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/test.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/lab4/lab4/lab4.srcs/sources_1/new/test.v] -no_script -reset -force -quiet
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/test.v
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/test.v
WARNING: [Vivado 12-818] No files matched 'E:/lab4/lab4/lab4.srcs/sources_1/new/test.v'
file delete -force E:/lab4/lab4/lab4.srcs/sources_1/new/test.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 14 18:54:56 2023] Launched synth_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/synth_1/runme.log
[Fri Apr 14 18:54:56 2023] Launched impl_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 14 19:02:21 2023] Launched synth_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/synth_1/runme.log
[Fri Apr 14 19:02:21 2023] Launched impl_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2452.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2452.262 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2452.262 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2452.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2452.262 ; gain = 270.266
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2452.262 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747202A
set_property PROGRAM.FILE {E:/lab4/lab4/lab4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/lab4/lab4/lab4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/lab4/lab4/lab4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v] -no_script -reset -force -quiet
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v
file delete -force E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v
WARNING: [Vivado 12-818] No files matched 'E:/lab4/lab4/lab4.srcs/sources_1/new/divider.v'
export_ip_user_files -of_objects  [get_files E:/lab4/lab4/lab4.srcs/sources_1/new/show.v] -no_script -reset -force -quiet
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/show.v
file delete -force E:/lab4/lab4/lab4.srcs/sources_1/new/show.v
remove_files  E:/lab4/lab4/lab4.srcs/sources_1/new/show.v
WARNING: [Vivado 12-818] No files matched 'E:/lab4/lab4/lab4.srcs/sources_1/new/show.v'
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/lab4/lab4/lab4.srcs/sources_1/new/show.v w ]
add_files E:/lab4/lab4/lab4.srcs/sources_1/new/show.v
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\ram.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\selector.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\register.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\FSM.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\aha.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\divider.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:\lab4\lab4\lab4.srcs\sources_1\new\show.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri Apr 14 19:23:52 2023] Launched synth_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/synth_1/runme.log
[Fri Apr 14 19:23:52 2023] Launched impl_1...
Run output will be captured here: E:/lab4/lab4/lab4.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3648.883 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747202A
set_property PROGRAM.FILE {E:/lab4/lab4/lab4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/lab4/lab4/lab4.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 19:28:05 2023...
