{"sha": "96659611d2076dbae333a6a85ca55da7b0a32298", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6OTY2NTk2MTFkMjA3NmRiYWUzMzNhNmE4NWNhNTVkYTdiMGEzMjI5OA==", "commit": {"author": {"name": "James Greenhalgh", "email": "james.greenhalgh@arm.com", "date": "2013-04-25T12:49:39Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2013-04-25T12:49:39Z"}, "message": "[AArch64] Change iterator for neg<mode>2 from VDQM to VDQ.\n\ngcc/\n\t* config/aarch64/aarch64-simd.md (neg<mode>2): Use VDQ iterator.\n\nFrom-SVN: r198306", "tree": {"sha": "24d7dca75cdd0abfb25e034ddaff846c0583534e", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/24d7dca75cdd0abfb25e034ddaff846c0583534e"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/96659611d2076dbae333a6a85ca55da7b0a32298", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/96659611d2076dbae333a6a85ca55da7b0a32298", "html_url": "https://github.com/Rust-GCC/gccrs/commit/96659611d2076dbae333a6a85ca55da7b0a32298", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/96659611d2076dbae333a6a85ca55da7b0a32298/comments", "author": {"login": "jgreenhalgh-arm", "id": 6104025, "node_id": "MDQ6VXNlcjYxMDQwMjU=", "avatar_url": "https://avatars.githubusercontent.com/u/6104025?v=4", "gravatar_id": "", "url": "https://api.github.com/users/jgreenhalgh-arm", "html_url": "https://github.com/jgreenhalgh-arm", "followers_url": "https://api.github.com/users/jgreenhalgh-arm/followers", "following_url": "https://api.github.com/users/jgreenhalgh-arm/following{/other_user}", "gists_url": "https://api.github.com/users/jgreenhalgh-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/jgreenhalgh-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/jgreenhalgh-arm/subscriptions", "organizations_url": "https://api.github.com/users/jgreenhalgh-arm/orgs", "repos_url": "https://api.github.com/users/jgreenhalgh-arm/repos", "events_url": "https://api.github.com/users/jgreenhalgh-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/jgreenhalgh-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "9697e6201f1476d676208677dabc883f43bdf2e4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9697e6201f1476d676208677dabc883f43bdf2e4", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9697e6201f1476d676208677dabc883f43bdf2e4"}], "stats": {"total": 8, "additions": 6, "deletions": 2}, "files": [{"sha": "ad47f599c044212e16f268a96aa5701cf818ff2c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 4, "deletions": 0, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/96659611d2076dbae333a6a85ca55da7b0a32298/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/96659611d2076dbae333a6a85ca55da7b0a32298/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=96659611d2076dbae333a6a85ca55da7b0a32298", "patch": "@@ -1,3 +1,7 @@\n+2013-04-25  James Greenhalgh  <jame.greenhalgh@arm.com>\n+\n+\t* config/aarch64/aarch64-simd.md (neg<mode>2): Use VDQ iterator.\n+\n 2013-04-25  James Greenhalgh  <james.greenhalgh@arm.com>\n \n \t* config/aarch64/aarch64-builtins.c"}, {"sha": "42c8d68f397b679439af9646124bc5817f3dbd41", "filename": "gcc/config/aarch64/aarch64-simd.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/96659611d2076dbae333a6a85ca55da7b0a32298/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/96659611d2076dbae333a6a85ca55da7b0a32298/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-simd.md?ref=96659611d2076dbae333a6a85ca55da7b0a32298", "patch": "@@ -505,8 +505,8 @@\n )\n \n (define_insn \"neg<mode>2\"\n-  [(set (match_operand:VDQM 0 \"register_operand\" \"=w\")\n-        (neg:VDQM (match_operand:VDQM 1 \"register_operand\" \"w\")))]\n+  [(set (match_operand:VDQ 0 \"register_operand\" \"=w\")\n+\t(neg:VDQ (match_operand:VDQ 1 \"register_operand\" \"w\")))]\n   \"TARGET_SIMD\"\n   \"neg\\t%0.<Vtype>, %1.<Vtype>\"\n   [(set_attr \"simd_type\" \"simd_negabs\")"}]}