#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000010e7d667830 .scope module, "tb_div3" "tb_div3" 2 3;
 .timescale -9 -12;
v0000010e7d642b30_0 .var "clk_in", 0 0;
v0000010e7d642bd0_0 .net "clk_out", 0 0, L_0000010e7d67b1a0;  1 drivers
v0000010e7d642c70_0 .var "last_time", 63 0;
v0000010e7d642d10_0 .var "period", 63 0;
v0000010e7d6734c0_0 .var "rst_n", 0 0;
E_0000010e7d559000 .event posedge, v0000010e7d643390_0;
E_0000010e7d559440 .event posedge, v0000010e7d55b8c0_0;
S_0000010e7d6679c0 .scope module, "uut" "div_3" 2 10, 3 1 0, S_0000010e7d667830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "clk_out";
L_0000010e7d67b1a0 .functor OR 1, v0000010e7d666d30_0, v0000010e7d667b50_0, C4<0>, C4<0>;
v0000010e7d643390_0 .net "clk_in", 0 0, v0000010e7d642b30_0;  1 drivers
v0000010e7d667b50_0 .var "clk_n", 0 0;
v0000010e7d55b8c0_0 .net "clk_out", 0 0, L_0000010e7d67b1a0;  alias, 1 drivers
v0000010e7d666d30_0 .var "clk_p", 0 0;
v0000010e7d559c40_0 .var "r_cnt", 1 0;
v0000010e7d559ce0_0 .net "rst_n", 0 0, v0000010e7d6734c0_0;  1 drivers
E_0000010e7d5592c0 .event negedge, v0000010e7d559ce0_0, v0000010e7d643390_0;
E_0000010e7d559b00/0 .event negedge, v0000010e7d559ce0_0;
E_0000010e7d559b00/1 .event posedge, v0000010e7d643390_0;
E_0000010e7d559b00 .event/or E_0000010e7d559b00/0, E_0000010e7d559b00/1;
    .scope S_0000010e7d6679c0;
T_0 ;
    %wait E_0000010e7d559b00;
    %load/vec4 v0000010e7d559ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000010e7d559c40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000010e7d559c40_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0000010e7d559c40_0;
    %addi 1, 0, 2;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0000010e7d559c40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000010e7d6679c0;
T_1 ;
    %wait E_0000010e7d559b00;
    %load/vec4 v0000010e7d559ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010e7d666d30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000010e7d559c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010e7d666d30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010e7d666d30_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000010e7d6679c0;
T_2 ;
    %wait E_0000010e7d5592c0;
    %load/vec4 v0000010e7d559ce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010e7d667b50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000010e7d559c40_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000010e7d667b50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000010e7d667b50_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000010e7d667830;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010e7d642b30_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000010e7d667830;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0000010e7d642b30_0;
    %inv;
    %store/vec4 v0000010e7d642b30_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0000010e7d667830;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000010e7d6734c0_0, 0, 1;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000010e7d6734c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0000010e7d667830;
T_6 ;
    %vpi_call 2 29 "$dumpfile", "div3_tb.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000010e7d667830 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000010e7d667830;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000010e7d642c70_0, 0, 64;
    %delay 2000000, 0;
    %vpi_call 2 40 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 41 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000010e7d667830;
T_8 ;
    %wait E_0000010e7d559440;
    %load/vec4 v0000010e7d642c70_0;
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_8.0, 4;
    %vpi_func 2 46 "$time" 64 {0 0 0};
    %load/vec4 v0000010e7d642c70_0;
    %sub;
    %store/vec4 v0000010e7d642d10_0, 0, 64;
    %vpi_call 2 47 "$display", "@%0t ns: clk_out posedge, period = %0t ns", $time, v0000010e7d642d10_0 {0 0 0};
    %load/vec4 v0000010e7d642d10_0;
    %cmpi/u 28, 0, 64;
    %jmp/1 T_8.4, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000010e7d642d10_0;
    %cmpi/u 32, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_8.4;
    %jmp/0xz  T_8.2, 5;
    %vpi_call 2 50 "$display", "WARNING: measured period %0t ns outside expected ~30 ns", v0000010e7d642d10_0 {0 0 0};
T_8.2 ;
T_8.0 ;
    %vpi_func 2 53 "$time" 64 {0 0 0};
    %store/vec4 v0000010e7d642c70_0, 0, 64;
    %jmp T_8;
    .thread T_8;
    .scope S_0000010e7d667830;
T_9 ;
    %vpi_call 2 58 "$display", "Starting div_3 testbench" {0 0 0};
    %vpi_call 2 59 "$display", "Time\011clk_in\011clk_out" {0 0 0};
T_9.0 ;
    %wait E_0000010e7d559000;
    %vpi_call 2 62 "$display", "%0t\011%b\011%b", $time, v0000010e7d642b30_0, v0000010e7d642bd0_0 {0 0 0};
    %jmp T_9.0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_div3_old.v";
    "div3_old.v";
