Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov 22 10:02:57 2017
| Host         : SAMSUNG-HUGO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    51 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              72 |           29 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | vga/VGA_hs                        | cm/SS[0]                |                1 |              1 |
|  clk_IBUF_BUFG | vga/VGA_vs_i_1_n_0                | cm/SS[0]                |                1 |              1 |
|  clk_IBUF_BUFG |                                   | cm/compteur[14]_i_1_n_0 |                3 |              7 |
|  clk_IBUF_BUFG |                                   |                         |                6 |              8 |
|  clk_IBUF_BUFG | cm/y_pixel[8]_i_1_n_0             | cm/x_pixel[9]_i_1_n_0   |                3 |              9 |
|  clk_IBUF_BUFG |                                   | cm/x_pixel[9]_i_1_n_0   |                4 |             10 |
|  clk_IBUF_BUFG | cm/offset_x[9]_i_1_n_0            | cm/SS[0]                |                4 |             10 |
|  clk_IBUF_BUFG | vga/v_counter_1                   | cm/SS[0]                |                3 |             10 |
|  clk_IBUF_BUFG |                                   | vga/VGA_red0            |                4 |             12 |
|  clk_IBUF_BUFG | vga/pix_read_addr_rep[18]_i_2_n_0 | vga/pix_read_addr0      |               11 |             38 |
|  clk_IBUF_BUFG |                                   | cm/SS[0]                |               18 |             43 |
+----------------+-----------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 9      |                     1 |
| 10     |                     3 |
| 12     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


