Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto b5d539585e164faf9a57f133eb9fdaad --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topsoctb_behav xil_defaultlib.topsoctb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port gpi1 [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/topsoctb.v:30]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:222]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v:224]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 416. Module mips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 231. Module controller doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 14. Module maindec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 61. Module aludec doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 271. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 175. Module multiply doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 130. Module flopr(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 105. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 113. Module sl2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 202. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 122. Module signext doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 141. Module mux2(WIDTH=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 81. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 472. Module imem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 487. Module dmem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faaddressdecoder.v" Line 1. Module faaddressdecoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/faregpulse.v" Line 1. Module fareggopulse doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/cnt.v" Line 1. Module cnt doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/reg.v" Line 1. Module regi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/mult.v" Line 1. Module mult doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Andrew/Desktop/V2/IOandInterface/IOandInterface.srcs/sources_1/new/MIPS_Initial.v" Line 159. Module fouronemux doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.fouronemux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.addressdecoder
Compiling module xil_defaultlib.faaddressdecoder
Compiling module xil_defaultlib.faregn(WIDTH=4)
Compiling module xil_defaultlib.fareggo
Compiling module xil_defaultlib.fareggopulse
Compiling module xil_defaultlib.andmodule
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.cnt
Compiling module xil_defaultlib.regi
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.buffer
Compiling module xil_defaultlib.error
Compiling module xil_defaultlib.DP
Compiling module xil_defaultlib.factorial
Compiling module xil_defaultlib.rslatch
Compiling module xil_defaultlib.faregn
Compiling module xil_defaultlib.factorialtop
Compiling module xil_defaultlib.gpioaddressdecoder
Compiling module xil_defaultlib.gpioreg
Compiling module xil_defaultlib.GPIO
Compiling module xil_defaultlib.system
Compiling module xil_defaultlib.topsoctb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot topsoctb_behav
