1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1:1: No timescale set for "dut".

[WRN:PA0205] UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1:1: Compile module "work@dut".

[INF:CP0303] UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:5:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.data), line:1:24, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:1:1, endln:3:10
    |vpiName:data
    |vpiFullName:work@dut.data
  |vpiPort:
  \_port: (data), line:1:24, endln:1:28
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:1:1, endln:3:10
    |vpiName:data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.data), line:1:24, endln:1:28
    |vpiTypedef:
    \_logic_typespec: , line:1:18, endln:1:23
      |vpiRange:
      \_range: , line:1:18, endln:1:23
        |vpiLeftRange:
        \_constant: , line:1:19, endln:1:20
          |vpiParent:
          \_range: , line:1:18, endln:1:23
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:1:21, endln:1:22
          |vpiParent:
          \_range: , line:1:18, endln:1:23
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:5:1, endln:9:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@dut (d), line:7:5, endln:7:6
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:5:1, endln:9:10
    |vpiName:d
    |vpiDefName:work@dut
    |vpiActual:
    \_module_inst: work@dut (work@dut), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:1:1, endln:3:10
    |vpiPort:
    \_port: (data), line:7:7, endln:7:29
      |vpiName:data
      |vpiHighConn:
      \_operation: , line:7:13, endln:7:28
        |vpiOpType:75
        |vpiOperand:
        \_tagged_pattern: , line:7:25, endln:7:26
          |vpiPattern:
          \_constant: , line:7:25, endln:7:26
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiTypespec:
          \_string_typespec: (default), line:7:16, endln:7:23
            |vpiName:default
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:5:1, endln:9:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:7:1, endln:7:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:5:1, endln:9:10
    |vpiName:d
    |vpiFullName:work@top.d
    |vpiDefName:work@dut
    |vpiDefFile:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@top.d.data), line:1:24, endln:1:28
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:7:1, endln:7:31
      |vpiTypespec:
      \_logic_typespec: , line:1:18, endln:1:23
        |vpiRange:
        \_range: , line:1:18, endln:1:23
          |vpiLeftRange:
          \_constant: , line:1:19, endln:1:20
            |vpiParent:
            \_range: , line:1:18, endln:1:23
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:21, endln:1:22
            |vpiParent:
            \_range: , line:1:18, endln:1:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:data
      |vpiFullName:work@top.d.data
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:5:1, endln:9:10
    |vpiPort:
    \_port: (data), line:1:24, endln:1:28
      |vpiParent:
      \_module_inst: work@dut (work@top.d), file:UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv, line:7:1, endln:7:31
      |vpiName:data
      |vpiDirection:1
      |vpiHighConn:
      \_constant: , line:7:13, endln:7:28
        |vpiDecompile:8'd0
        |vpiSize:8
        |UINT:0
      |vpiLowConn:
      \_ref_obj: (work@top.d.data), line:7:8, endln:7:12
        |vpiName:data
        |vpiFullName:work@top.d.data
        |vpiActual:
        \_logic_net: (work@top.d.data), line:1:24, endln:1:28
      |vpiTypedef:
      \_logic_typespec: , line:1:18, endln:1:23
        |vpiRange:
        \_range: , line:1:18, endln:1:23
          |vpiParent:
          \_port: (data), line:1:24, endln:1:28
          |vpiLeftRange:
          \_constant: , line:1:19, endln:1:20
            |vpiParent:
            \_range: , line:1:18, endln:1:23
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:1:21, endln:1:22
            |vpiParent:
            \_range: , line:1:18, endln:1:23
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'data' of type 'logic_net'
  Object '' of type 'module_inst'
  Object 'work@top' of type 'module_inst'
    Object 'd' of type 'module_inst'
      Object 'data' of type 'logic_net'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'data' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object '' of type 'constant'
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:5.1-9.10> str='\top'
      AST_CELL <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:7.1-7.31> str='\d'
        AST_CELLTYPE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> str='\dut'
        AST_ARGUMENT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:7.1-7.31> str='\data'
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000'(8) range=[7:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:5.1-9.10> str='\top' basic_prep
      AST_CELL <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:7.1-7.31> str='\d' basic_prep
        AST_CELLTYPE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> str='\dut' basic_prep
        AST_ARGUMENT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:7.1-7.31> str='\data' basic_prep
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000'(8) basic_prep range=[7:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\dut'.
Dumping AST before simplification:
    AST_MODULE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.1-3.10> str='\dut'
      AST_WIRE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.24-1.28> str='\data' input logic port=1 multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.18-1.23> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module dut(data);
      input [7:0] data;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.1-3.10> str='\dut' basic_prep
      AST_WIRE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.24-1.28> str='\data' input logic basic_prep port=1 range=[7:0] multirange=[ 0 8 ] multirange_swapped=[ 0 ]
        AST_RANGE <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:1.18-1.23> basic_prep range=[7:0]
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000000000000000000000000111'(32) signed basic_prep range=[31:0] int=7
          AST_CONSTANT <UHDM-integration-tests/tests/AssignmentPatternArrayPort/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module dut(data);
      input [7:0] data;
    endmodule
--- END OF AST DUMP ---

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
/* Generated by Yosys 0.31+0 (git sha1 4fff228b0, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `\top'.

module top();
  dut d (
    .data(8'h00)
  );
endmodule

Yosys 0.31+0 (git sha1 4fff228b0, clang-15 15.0.7 -O0 -fsanitize-address-use-after-return=always -fsanitize-address-use-after-return=always -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
