Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 15:11:14 2024
| Host         : LAB-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RSA_soc_wrapper_control_sets_placed.rpt
| Design       : rsa_soc_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   436 |
|    Minimum number of control sets                        |   436 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   992 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   436 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    40 |
| >= 6 to < 8        |    24 |
| >= 8 to < 10       |   153 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    24 |
| >= 14 to < 16      |    10 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             602 |          228 |
| No           | No                    | Yes                    |              55 |           21 |
| No           | Yes                   | No                     |             684 |          268 |
| Yes          | No                    | No                     |            3972 |         1091 |
| Yes          | No                    | Yes                    |            1593 |          397 |
| Yes          | Yes                   | No                     |            4662 |         1511 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                                        Set/Reset Signal                                                                                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                                     |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                    | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                    | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[4]                                                                                     |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                   |                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3                                                                                                                 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0                                                                                                  |                1 |              2 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                              |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                            |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                 |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                               |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                         |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                        |                1 |              3 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |         1.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]_inv_0                                                                                                                             |                3 |              4 |         1.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                       | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |         1.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                                               |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                    | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                 |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                       | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                        | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                    | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                    | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                               | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                           |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                         | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                           | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                         | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                          | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                             |                1 |              5 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                1 |              5 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                       | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                  | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                  | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                     | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                                |                3 |              5 |         1.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_3                                                                                                                          |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready0                                                                                                                                                                                                                    | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | rsa_soc_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                     | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              7 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              7 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[4]_1[0] | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dbc_reg_reg[0]   |                3 |              7 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[9].srl_nx1/shift                                                                 |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                3 |              7 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |         1.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                   |                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[23][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[17][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[24][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[27][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[16][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[19][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[15][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[15][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[20][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[21][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[22][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[16][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[22][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[24][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[25][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[27][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[21][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[27][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[26][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[17][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[26][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[19][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[21][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[20][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[21][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[22][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[23][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[19][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[16][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[22][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[16][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[19][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[23][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[18][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[23][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[24][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[24][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[18][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[25][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[26][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[18][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[18][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[25][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                      |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[27][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[17][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[28][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[28][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[15][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[20][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[20][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[28][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[28][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[29][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[29][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[17][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[29][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[5][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[5][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[3][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[30][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[30][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[6][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[7][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                           | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[5][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[7][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[3][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[30][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[30][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[31][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[31][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[6][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[4][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[6][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[6][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[3][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[7][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[5][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              8 |         1.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[31][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[31][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[3][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[7][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[9][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/p_1_in[7]                                                                                                                                                                                                                       | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/p_1_in[23]                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/p_1_in[15]                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/p_1_in[31]                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                7 |              8 |         1.14 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg[0]                                     | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_2                   |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                                 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                   |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[2][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                         |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                               | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_arready0                                                                                                                                                                                                                    | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[0][15]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[0][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[0][31]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[10][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[14][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[12][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[10][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[10][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[11][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[11][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[11][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[13][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[13][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[13][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[14][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[14][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[14][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[11][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[12][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[10][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[0][7]_i_1_n_0                                                                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[12][15]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[12][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[13][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[29][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[26][23]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[1][23]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[15][7]_i_1_n_0                                                                                                                                                                                                          | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                1 |              8 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg[25][31]_i_1_n_0                                                                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                6 |              9 |         1.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                2 |              9 |         4.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                       |                                                                                                                                                                                                                                                                |                4 |              9 |         2.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                            | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                  |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      |                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_slot_valid_r                                                                                                                                                                                                             | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                3 |              9 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                            |                6 |             10 |         1.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                               | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                       |                3 |             10 |         3.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                          |                4 |             11 |         2.75 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[1]                                                                          | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                           | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                                           | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                       | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             12 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                    |                                                                                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                |                7 |             12 |         1.71 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                5 |             13 |         2.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                4 |             13 |         3.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |                3 |             13 |         4.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                    |                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                                 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                           |                4 |             14 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                        | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                6 |             14 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                3 |             14 |         4.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                |                6 |             14 |         2.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |                9 |             15 |         1.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]     | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             15 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                3 |             15 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             15 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                               |                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                            |                                                                                                                                                                                                                                                                |                2 |             16 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                             | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                4 |             16 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                                               |                                                                                                                                                                                                                                                                |                5 |             17 |         3.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_1[0]                                                                                                                                                 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                           |                5 |             18 |         3.60 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                  |                6 |             18 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d                                                                                                                                               |                                                                                                                                                                                                                                                                |                6 |             20 |         3.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                               |                                                                                                                                                                                                                                                                |                8 |             21 |         2.62 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_3                                                                                                                 |                                                                                                                                                                                                                                                                |               11 |             23 |         2.09 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                         | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                              | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |               11 |             24 |         2.18 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                          | rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                6 |             25 |         4.17 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                7 |             25 |         3.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                7 |             26 |         3.71 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                7 |             26 |         3.71 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                           | rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                          |                9 |             26 |         2.89 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                            |                                                                                                                                                                                                                                                                |                4 |             29 |         7.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                  |                                                                                                                                                                                                                                                                |                4 |             29 |         7.25 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |               13 |             31 |         2.38 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                                  | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             31 |         6.20 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                          |                                                                                                                                                                                                                                                                |                9 |             32 |         3.56 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_rden                                                                                                                                                                                                                    | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |               18 |             32 |         1.78 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                    |                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                    |                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                |                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               16 |             32 |         2.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                     | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |                9 |             32 |         3.56 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                              |                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                     | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halted1                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                        | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                9 |             33 |         3.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                    | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                |               12 |             33 |         2.75 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                6 |             33 |         5.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               14 |             34 |         2.43 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                              | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                        |                7 |             34 |         4.86 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               17 |             35 |         2.06 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                |               12 |             35 |         2.92 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |               12 |             35 |         2.92 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                8 |             35 |         4.38 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][1][strb]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                |               13 |             36 |         2.77 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                              | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                       |                9 |             36 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                             |                                                                                                                                                                                                                                                                |               14 |             36 |         2.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                7 |             37 |         5.29 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               12 |             37 |         3.08 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                |                9 |             37 |         4.11 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                         | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |               12 |             37 |         3.08 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                |                5 |             39 |         7.80 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                7 |             39 |         5.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                |               10 |             40 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                |                9 |             40 |         4.44 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                |                9 |             40 |         4.44 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                                                 |                                                                                                                                                                                                                                                                |                5 |             40 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |               12 |             40 |         3.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                |               10 |             41 |         4.10 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                |                8 |             41 |         5.12 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                   | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               10 |             41 |         4.10 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                               | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               11 |             41 |         3.73 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                           | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               15 |             41 |         2.73 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |               11 |             41 |         3.73 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                                 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                         |                6 |             42 |         7.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                            | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                        |               12 |             42 |         3.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                     | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                      |                6 |             43 |         7.17 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                     |                                                                                                                                                                                                                                                                |               17 |             47 |         2.76 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                            |                                                                                                                                                                                                                                                                |               17 |             47 |         2.76 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                              |                                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                |               10 |             48 |         4.80 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                          |                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                |               12 |             49 |         4.08 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                |                9 |             49 |         5.44 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |               15 |             52 |         3.47 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                  |               27 |             55 |         2.04 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                |               12 |             55 |         4.58 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                |               16 |             58 |         3.62 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                          | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |               12 |             59 |         4.92 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                             | rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                            |               12 |             59 |         4.92 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                            | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               12 |             60 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                                 | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               12 |             60 |         5.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                                                |               19 |             60 |         3.16 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                    |                                                                                                                                                                                                                                                                |               21 |             63 |         3.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               25 |             63 |         2.52 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               12 |             67 |         5.58 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               11 |             67 |         6.09 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             70 |         4.67 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               16 |             73 |         4.56 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][139]_i_1_n_0                                                                                                                                            |               16 |             73 |         4.56 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                              |                                                                                                                                                                                                                                                                |               15 |             73 |         4.87 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                |               20 |             73 |         3.65 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                     | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               14 |             75 |         5.36 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               17 |             75 |         4.41 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_recv[0]                                                                                     |               19 |             76 |         4.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |             78 |         5.20 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             79 |         5.27 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                       | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                 |               15 |             82 |         5.47 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               16 |             85 |         5.31 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |               12 |             96 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                |               13 |            100 |         7.69 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                |               13 |            104 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                           |                                                                                                                                                                                                                                                                |               14 |            106 |         7.57 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                |               14 |            108 |         7.71 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                |               14 |            112 |         8.00 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_reg[255]_i_1__0_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                |               47 |            255 |         5.43 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_reg[255]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               50 |            255 |         5.10 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/E[0]                                                                                                                                                                     | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |               50 |            256 |         5.12 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/p_0_in[1]                                                                                                                                                                                                                       | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |               77 |            256 |         3.32 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/counter_reg[8]                                                                                                                                                           | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_multiplier_reg_n_0                                                                                                                                                                                   |              103 |            257 |         2.50 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |               81 |            257 |         3.17 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/counter_reg[8]                                                                                                                                                                             | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_multiplier_reg_n_0                                                                                                                                                                                   |              119 |            257 |         2.16 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier/b_msb_i_1_n_0                                                                                                                                                                              | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_multiplier_reg_n_0                                                                                                                                                                                   |              125 |            266 |         2.13 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/b_msb_i_1__0_n_0                                                                                                                                                         | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_multiplier_reg_n_0                                                                                                                                                                                   |              132 |            266 |         2.02 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_0                                                                                                                                                                                                                     | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |               55 |            272 |         4.95 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_modular_multiplier_for_squaring_base/FSM_sequential_state_reg[1]_rep__1[0]                                                                                                                                    | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |               69 |            288 |         4.17 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_a_reg0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                |              155 |            512 |         3.30 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponent                                                                                                                                                                                                        | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n_0                                                                                                                                                                                                                 |              143 |            512 |         3.58 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                |              230 |            604 |         2.63 |
|  rsa_soc_i/processing_system7_0/inst/FCLK_CLK0 | rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/load_multiplier_reg_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                                                |              240 |            768 |         3.20 |
+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


