[Inputs]
i_rx
i_tx_stb
clk
rst
=i_tx_data[0:0]=
[Outputs]
o_tx
o_tx_busy
o_rx_valid
=o_rx_data[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel uart_top

