Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jun  7 22:28:08 2020
| Host         : Dell running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/Abhay/FPGA_Assignments/Final_Project/timing_report.txt
| Design       : fifo_top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.353        0.000                      0                   97       -0.137       -1.167                     11                   97        9.500        0.000                       0                    42  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
rclk   {0.000 20.000}     40.000          25.000          
wclk   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
rclk               27.514        0.000                      0                   48       -0.137       -0.906                      8                   48       19.500        0.000                       0                    21  
wclk               10.353        0.000                      0                   49       -0.109       -0.261                      3                   49        9.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        wclk          rclk          
(none)        rclk          wclk          


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  rclk
  To Clock:  rclk

Setup :            0  Failing Endpoints,  Worst Slack       27.514ns,  Total Violation        0.000ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.137ns,  Total Violation       -0.906ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.514ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[7]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.799ns  (logic 5.050ns (57.398%)  route 3.748ns (42.602%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=1, routed)           3.748     9.655    rdata_OBUF[7]
    W17                                                               r  rdata_OBUF[7]_inst/I
    W17                  OBUF (Prop_obuf_I_O)         2.596    12.251 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.251    rdata[7]
    W17                                                               r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -12.251    
  -------------------------------------------------------------------
                         slack                                 27.514    

Slack (MET) :             27.607ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[3]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 5.052ns (58.028%)  route 3.654ns (41.971%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           3.654     9.560    rdata_OBUF[3]
    W14                                                               r  rdata_OBUF[3]_inst/I
    W14                  OBUF (Prop_obuf_I_O)         2.598    12.158 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.158    rdata[3]
    W14                                                               r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                 27.607    

Slack (MET) :             27.690ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[1]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 5.052ns (58.588%)  route 3.571ns (41.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           3.571     9.477    rdata_OBUF[1]
    U16                                                               r  rdata_OBUF[1]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.598    12.075 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.075    rdata[1]
    U16                                                               r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -12.075    
  -------------------------------------------------------------------
                         slack                                 27.690    

Slack (MET) :             27.793ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[5]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.519ns  (logic 5.053ns (59.307%)  route 3.467ns (40.693%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[1])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[1]
                         net (fo=1, routed)           3.467     9.373    rdata_OBUF[5]
    W15                                                               r  rdata_OBUF[5]_inst/I
    W15                  OBUF (Prop_obuf_I_O)         2.599    11.972 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.972    rdata[5]
    W15                                                               r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -11.972    
  -------------------------------------------------------------------
                         slack                                 27.793    

Slack (MET) :             27.854ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[2]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.459ns  (logic 5.061ns (59.839%)  route 3.397ns (40.161%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           3.397     9.303    rdata_OBUF[2]
    U15                                                               r  rdata_OBUF[2]_inst/I
    U15                  OBUF (Prop_obuf_I_O)         2.607    11.911 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.911    rdata[2]
    U15                                                               r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -11.911    
  -------------------------------------------------------------------
                         slack                                 27.854    

Slack (MET) :             28.074ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[6]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 5.068ns (61.517%)  route 3.170ns (38.483%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[8])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[8]
                         net (fo=1, routed)           3.170     9.077    rdata_OBUF[6]
    V15                                                               r  rdata_OBUF[6]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.614    11.690 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.690    rdata[6]
    V15                                                               r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -11.690    
  -------------------------------------------------------------------
                         slack                                 28.074    

Slack (MET) :             28.110ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[0]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 5.051ns (61.581%)  route 3.151ns (38.419%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           3.151     9.058    rdata_OBUF[0]
    V13                                                               r  rdata_OBUF[0]_inst/I
    V13                  OBUF (Prop_obuf_I_O)         2.597    11.655 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.655    rdata[0]
    V13                                                               r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -11.655    
  -------------------------------------------------------------------
                         slack                                 28.110    

Slack (MET) :             28.305ns  (required time - arrival time)
  Source:                 MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rdata[4]
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        8.007ns  (logic 5.061ns (63.204%)  route 2.946ns (36.796%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.452ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.516     3.452    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.454     5.906 r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           2.946     8.853    rdata_OBUF[4]
    W13                                                               r  rdata_OBUF[4]_inst/I
    W13                  OBUF (Prop_obuf_I_O)         2.607    11.459 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.459    rdata[4]
    W13                                                               r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                         -11.459    
  -------------------------------------------------------------------
                         slack                                 28.305    

Slack (MET) :             29.802ns  (required time - arrival time)
  Source:                 READ_ADDRESS_EMPTY/rempt_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rempty
                            (output port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 3.130ns (47.762%)  route 3.423ns (52.238%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.928 r  READ_ADDRESS_EMPTY/rempt_sync_reg/Q
                         net (fo=9, routed)           3.423     7.351    rempty_OBUF
    W16                                                               r  rempty_OBUF_inst/I
    W16                  OBUF (Prop_obuf_I_O)         2.612     9.963 r  rempty_OBUF_inst/O
                         net (fo=0)                   0.000     9.963    rempty
    W16                                                               r  rempty (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay                -0.200    39.765    
  -------------------------------------------------------------------
                         required time                         39.765    
                         arrival time                          -9.963    
  -------------------------------------------------------------------
                         slack                                 29.802    

Slack (MET) :             35.604ns  (required time - arrival time)
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rempt_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (rclk rise@40.000ns - rclk rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.257ns (29.529%)  route 3.000ns (70.471%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.919ns = ( 42.919 - 40.000 ) 
    Source Clock Delay      (SCD):    3.382ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.445     3.382    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y49          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.478     3.860 r  READ_ADDRESS_EMPTY/rbinary_reg[1]/Q
                         net (fo=8, routed)           0.877     4.737    READ_ADDRESS_EMPTY/out[1]
    SLICE_X8Y49                                                       r  READ_ADDRESS_EMPTY/rptr[1]_i_1/I1
    SLICE_X8Y49          LUT5 (Prop_lut5_I1_O)        0.324     5.061 r  READ_ADDRESS_EMPTY/rptr[1]_i_1/O
                         net (fo=2, routed)           1.629     6.689    READ_ADDRESS_EMPTY/rgray_next[1]
    SLICE_X8Y50                                                       r  READ_ADDRESS_EMPTY/rempt_sync_i_2/I5
    SLICE_X8Y50          LUT6 (Prop_lut6_I5_O)        0.331     7.020 r  READ_ADDRESS_EMPTY/rempt_sync_i_2/O
                         net (fo=1, routed)           0.494     7.514    READ_ADDRESS_EMPTY/rempt_sync_i_2_n_0
    SLICE_X8Y50                                                       r  READ_ADDRESS_EMPTY/rempt_sync_i_1/I1
    SLICE_X8Y50          LUT6 (Prop_lut6_I1_O)        0.124     7.638 r  READ_ADDRESS_EMPTY/rempt_sync_i_1/O
                         net (fo=1, routed)           0.000     7.638    READ_ADDRESS_EMPTY/eqOp
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)      40.000    40.000 r  
    U14                                               0.000    40.000 r  rclk (IN)
                         net (fo=0)                   0.000    40.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803    40.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.116    42.919    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/C
                         clock pessimism              0.278    43.197    
                         clock uncertainty           -0.035    43.162    
    SLICE_X8Y50          FDRE (Setup_fdre_C_D)        0.081    43.243    READ_ADDRESS_EMPTY/rempt_sync_reg
  -------------------------------------------------------------------
                         required time                         43.243    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 35.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.587    READ_ADDRESS_EMPTY/rbinary_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rempt_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rempt_sync_reg/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.587    READ_ADDRESS_EMPTY/rempt_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.587    READ_ADDRESS_EMPTY/rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.137ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X8Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.587    READ_ADDRESS_EMPTY/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.137    

Slack (VIOLATED) :        -0.128ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.559ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X8Y51          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.205     1.559    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y51          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[3]/C
                         clock pessimism              0.000     1.559    
                         clock uncertainty            0.035     1.594    
    SLICE_X8Y51          FDRE (Hold_fdre_C_CE)       -0.016     1.578    READ_ADDRESS_EMPTY/rbinary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.564    READ_ADDRESS_EMPTY/rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.114ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.193ns (13.315%)  route 1.257ns (86.685%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.568ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    READ_ADDRESS_EMPTY/lopt_11
    BUFGCTRL_X0Y0                                                     r  READ_ADDRESS_EMPTY/BUFG_inst2/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  READ_ADDRESS_EMPTY/BUFG_inst2/O
                         net (fo=10, routed)          0.623     1.450    READ_ADDRESS_EMPTY/rrst_buff_1
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.214     1.568    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/C
                         clock pessimism              0.000     1.568    
                         clock uncertainty            0.035     1.603    
    SLICE_X9Y50          FDRE (Hold_fdre_C_CE)       -0.039     1.564    READ_ADDRESS_EMPTY/rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 rinc
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            READ_ADDRESS_EMPTY/rbinary_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.223ns (13.034%)  route 1.487ns (86.966%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT5=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.558ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    N17                                               0.000     0.000 r  rinc (IN)
                         net (fo=0)                   0.000     0.000    rinc
    N17                                                               r  rinc_IBUF_inst/I
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  rinc_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.786    READ_ADDRESS_EMPTY/lopt_5
    BUFGCTRL_X0Y3                                                     r  READ_ADDRESS_EMPTY/BUFG_inst1/I
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.812 r  READ_ADDRESS_EMPTY/BUFG_inst1/O
                         net (fo=4, routed)           0.853     1.665    READ_ADDRESS_EMPTY/rinc_buff_0
    SLICE_X8Y49                                                       r  READ_ADDRESS_EMPTY/rbinary[2]_i_1/I1
    SLICE_X8Y49          LUT5 (Prop_lut5_I1_O)        0.045     1.710 r  READ_ADDRESS_EMPTY/rbinary[2]_i_1/O
                         net (fo=1, routed)           0.000     1.710    READ_ADDRESS_EMPTY/rbinary[2]_i_1_n_0
    SLICE_X8Y49          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.204     1.558    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y49          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[2]/C
                         clock pessimism              0.000     1.558    
                         clock uncertainty            0.035     1.594    
    SLICE_X8Y49          FDRE (Hold_fdre_C_D)         0.121     1.715    READ_ADDRESS_EMPTY/rbinary_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.193ns (13.055%)  route 1.286ns (86.945%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    SYNCHRONIZER_WRITE_TO_READ/lopt_5
    BUFGCTRL_X0Y1                                                     r  SYNCHRONIZER_WRITE_TO_READ/BUFG_inst2/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.827 r  SYNCHRONIZER_WRITE_TO_READ/BUFG_inst2/O
                         net (fo=10, routed)          0.652     1.479    SYNCHRONIZER_WRITE_TO_READ/rrst_buff_0
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.057     1.411    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.035     1.446    
    SLICE_X6Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.430    SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rrst
                            (input port clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             rclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rclk rise@0.000ns - rclk rise@0.000ns)
  Data Path Delay:        1.479ns  (logic 0.193ns (13.055%)  route 1.286ns (86.945%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    M18                                               0.000     0.000 r  rrst (IN)
                         net (fo=0)                   0.000     0.000    rrst
    M18                                                               r  rrst_IBUF_inst/I
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  rrst_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.801    SYNCHRONIZER_WRITE_TO_READ/lopt_5
    BUFGCTRL_X0Y1                                                     r  SYNCHRONIZER_WRITE_TO_READ/BUFG_inst2/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.827 r  SYNCHRONIZER_WRITE_TO_READ/BUFG_inst2/O
                         net (fo=10, routed)          0.652     1.479    SYNCHRONIZER_WRITE_TO_READ/rrst_buff_0
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.057     1.411    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[1]/C
                         clock pessimism              0.000     1.411    
                         clock uncertainty            0.035     1.446    
    SLICE_X6Y48          FDRE (Hold_fdre_C_CE)       -0.016     1.430    SYNCHRONIZER_WRITE_TO_READ/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.479    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { rclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y20  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y51   READ_ADDRESS_EMPTY/rbinary_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y50   READ_ADDRESS_EMPTY/rbinary_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y50   READ_ADDRESS_EMPTY/rempt_sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y50   READ_ADDRESS_EMPTY/rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y50   READ_ADDRESS_EMPTY/rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y50   READ_ADDRESS_EMPTY/rptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51   READ_ADDRESS_EMPTY/rbinary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51   READ_ADDRESS_EMPTY/rbinary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y50   READ_ADDRESS_EMPTY/rbinary_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y50   READ_ADDRESS_EMPTY/rbinary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y49   READ_ADDRESS_EMPTY/rbinary_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y51   READ_ADDRESS_EMPTY/rbinary_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y50   READ_ADDRESS_EMPTY/rbinary_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y50   READ_ADDRESS_EMPTY/rbinary_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y50   READ_ADDRESS_EMPTY/rempt_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  wclk
  To Clock:  wclk

Setup :            0  Failing Endpoints,  Worst Slack       10.353ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.109ns,  Total Violation       -0.261ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.353ns  (required time - arrival time)
  Source:                 WRITE_ADDRESS_FULL/wfull_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            wfull
                            (output port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 3.119ns (52.049%)  route 2.873ns (47.951%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.200ns
  Clock Path Skew:        -3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.000 - 20.000 ) 
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.489     3.420    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.938 r  WRITE_ADDRESS_FULL/wfull_sync_reg/Q
                         net (fo=10, routed)          2.873     6.811    wfull_OBUF
    V17                                                               r  wfull_OBUF_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.601     9.412 r  wfull_OBUF_inst/O
                         net (fo=0)                   0.000     9.412    wfull
    V17                                                               r  wfull (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.035    19.965    
                         output delay                -0.200    19.765    
  -------------------------------------------------------------------
                         required time                         19.765    
                         arrival time                          -9.412    
  -------------------------------------------------------------------
                         slack                                 10.353    

Slack (MET) :             14.405ns  (required time - arrival time)
  Source:                 wdata[7]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        7.560ns  (logic 1.040ns (13.758%)  route 6.520ns (86.242%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    P18                                               0.000     0.200 r  wdata[7] (IN)
                         net (fo=0)                   0.000     0.200    wdata[7]
    P18                                                               r  wdata_IBUF[7]_inst/I
    P18                  IBUF (Prop_ibuf_I_O)         0.944     1.144 r  wdata_IBUF[7]_inst/O
                         net (fo=1, routed)           1.972     3.116    wdata_IBUF[7]
    BUFGCTRL_X0Y8                                                     r  g_GENERATE_FOR_7[7].BUFG_wdata_i7/I
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.096     3.212 r  g_GENERATE_FOR_7[7].BUFG_wdata_i7/O
                         net (fo=1, routed)           4.549     7.760    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                 14.405    

Slack (MET) :             14.547ns  (required time - arrival time)
  Source:                 wdata[0]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        7.419ns  (logic 1.061ns (14.306%)  route 6.357ns (85.694%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    U8                                                0.000     0.200 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.200    wdata[0]
    U8                                                                r  wdata_IBUF[0]_inst/I
    U8                   IBUF (Prop_ibuf_I_O)         0.965     1.165 r  wdata_IBUF[0]_inst/O
                         net (fo=1, routed)           1.967     3.132    wdata_IBUF[0]
    BUFGCTRL_X0Y4                                                     r  g_GENERATE_FOR_7[0].BUFG_wdata_i7/I
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.228 r  g_GENERATE_FOR_7[0].BUFG_wdata_i7/O
                         net (fo=1, routed)           4.391     7.619    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[0])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.619    
  -------------------------------------------------------------------
                         slack                                 14.547    

Slack (MET) :             14.797ns  (required time - arrival time)
  Source:                 wdata[3]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        7.169ns  (logic 1.025ns (14.302%)  route 6.143ns (85.698%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    U4                                                0.000     0.200 r  wdata[3] (IN)
                         net (fo=0)                   0.000     0.200    wdata[3]
    U4                                                                r  wdata_IBUF[3]_inst/I
    U4                   IBUF (Prop_ibuf_I_O)         0.929     1.129 r  wdata_IBUF[3]_inst/O
                         net (fo=1, routed)           1.967     3.096    wdata_IBUF[3]
    BUFGCTRL_X0Y7                                                     r  g_GENERATE_FOR_7[3].BUFG_wdata_i7/I
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     3.192 r  g_GENERATE_FOR_7[3].BUFG_wdata_i7/O
                         net (fo=1, routed)           4.177     7.369    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[9])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 14.797    

Slack (MET) :             14.971ns  (required time - arrival time)
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wfull_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 0.828ns (16.019%)  route 4.341ns (83.981%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns = ( 22.916 - 20.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.259     3.190    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     3.646 r  WRITE_ADDRESS_FULL/wbinary_reg[2]/Q
                         net (fo=8, routed)           1.713     5.359    WRITE_ADDRESS_FULL/Q[2]
    SLICE_X7Y50                                                       r  WRITE_ADDRESS_FULL/wptr[2]_i_1/I1
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  WRITE_ADDRESS_FULL/wptr[2]_i_1/O
                         net (fo=2, routed)           1.822     7.305    SYNCHRONIZER_READ_TO_WRITE/D[2]
    SLICE_X5Y50                                                       r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_3/I2
    SLICE_X5Y50          LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_3/O
                         net (fo=1, routed)           0.805     8.234    SYNCHRONIZER_READ_TO_WRITE/WRITE_ADDRESS_FULL/eqOp__4
    SLICE_X6Y50                                                       r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_1/I5
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     8.358 r  SYNCHRONIZER_READ_TO_WRITE/wfull_sync_i_1/O
                         net (fo=1, routed)           0.000     8.358    WRITE_ADDRESS_FULL/wfull_value
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.118    22.916    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
                         clock pessimism              0.371    23.287    
                         clock uncertainty           -0.035    23.252    
    SLICE_X6Y50          FDRE (Setup_fdre_C_D)        0.077    23.329    WRITE_ADDRESS_FULL/wfull_sync_reg
  -------------------------------------------------------------------
                         required time                         23.329    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                 14.971    

Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 wdata[1]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.037ns (14.846%)  route 5.947ns (85.154%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    W7                                                0.000     0.200 r  wdata[1] (IN)
                         net (fo=0)                   0.000     0.200    wdata[1]
    W7                                                                r  wdata_IBUF[1]_inst/I
    W7                   IBUF (Prop_ibuf_I_O)         0.941     1.141 r  wdata_IBUF[1]_inst/O
                         net (fo=1, routed)           1.967     3.107    wdata_IBUF[1]
    BUFGCTRL_X0Y5                                                     r  g_GENERATE_FOR_7[1].BUFG_wdata_i7/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.203 r  g_GENERATE_FOR_7[1].BUFG_wdata_i7/O
                         net (fo=1, routed)           3.981     7.184    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[1])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -7.184    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             15.336ns  (required time - arrival time)
  Source:                 wdata[2]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        6.630ns  (logic 1.039ns (15.677%)  route 5.590ns (84.323%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    W5                                                0.000     0.200 r  wdata[2] (IN)
                         net (fo=0)                   0.000     0.200    wdata[2]
    W5                                                                r  wdata_IBUF[2]_inst/I
    W5                   IBUF (Prop_ibuf_I_O)         0.943     1.143 r  wdata_IBUF[2]_inst/O
                         net (fo=1, routed)           1.967     3.110    wdata_IBUF[2]
    BUFGCTRL_X0Y6                                                     r  g_GENERATE_FOR_7[2].BUFG_wdata_i7/I
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     3.206 r  g_GENERATE_FOR_7[2].BUFG_wdata_i7/O
                         net (fo=1, routed)           3.624     6.830    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIADI[8])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -6.830    
  -------------------------------------------------------------------
                         slack                                 15.336    

Slack (MET) :             16.170ns  (required time - arrival time)
  Source:                 wdata[6]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 1.031ns (17.788%)  route 4.765ns (82.212%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    C15                                               0.000     0.200 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.200    wdata[6]
    C15                                                               r  wdata_IBUF[6]_inst/I
    C15                  IBUF (Prop_ibuf_I_O)         0.935     1.135 r  wdata_IBUF[6]_inst/O
                         net (fo=1, routed)           2.273     3.408    wdata_IBUF[6]
    BUFGCTRL_X0Y19                                                    r  g_GENERATE_FOR_7[6].BUFG_wdata_i7/I
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096     3.504 r  g_GENERATE_FOR_7[6].BUFG_wdata_i7/O
                         net (fo=1, routed)           2.492     5.996    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                 16.170    

Slack (MET) :             16.178ns  (required time - arrival time)
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.580ns (15.570%)  route 3.145ns (84.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.259     3.190    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     3.646 r  WRITE_ADDRESS_FULL/wbinary_reg[2]/Q
                         net (fo=8, routed)           1.713     5.359    WRITE_ADDRESS_FULL/Q[2]
    SLICE_X7Y50                                                       r  WRITE_ADDRESS_FULL/wptr[2]_i_1/I1
    SLICE_X7Y50          LUT6 (Prop_lut6_I1_O)        0.124     5.483 r  WRITE_ADDRESS_FULL/wptr[2]_i_1/O
                         net (fo=2, routed)           1.432     6.915    WRITE_ADDRESS_FULL/D[2]
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.918    22.715    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C
                         clock pessimism              0.474    23.190    
                         clock uncertainty           -0.035    23.154    
    SLICE_X7Y49          FDRE (Setup_fdre_C_D)       -0.062    23.092    WRITE_ADDRESS_FULL/wptr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.092    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 16.178    

Slack (MET) :             16.364ns  (required time - arrival time)
  Source:                 wdata[4]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (wclk rise@20.000ns - wclk rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 1.018ns (18.180%)  route 4.583ns (81.820%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.200ns
  Clock Path Skew:        2.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 22.938 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.200     0.200    
    C16                                               0.000     0.200 r  wdata[4] (IN)
                         net (fo=0)                   0.000     0.200    wdata[4]
    C16                                                               r  wdata_IBUF[4]_inst/I
    C16                  IBUF (Prop_ibuf_I_O)         0.922     1.122 r  wdata_IBUF[4]_inst/O
                         net (fo=1, routed)           2.273     3.396    wdata_IBUF[4]
    BUFGCTRL_X0Y17                                                    r  g_GENERATE_FOR_7[4].BUFG_wdata_i7/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.492 r  g_GENERATE_FOR_7[4].BUFG_wdata_i7/O
                         net (fo=1, routed)           2.310     5.802    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)      20.000    20.000 r  
    V14                                               0.000    20.000 r  wclk (IN)
                         net (fo=0)                   0.000    20.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798    20.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.140    22.938    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    22.938    
                         clock uncertainty           -0.035    22.903    
    RAMB18_X0Y20         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.737    22.166    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         22.166    
                         arrival time                          -5.802    
  -------------------------------------------------------------------
                         slack                                 16.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.109ns  (arrival time - required time)
  Source:                 wdata[5]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.197ns (10.889%)  route 1.612ns (89.111%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    A16                                               0.000     0.000 r  wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    wdata[5]
    A16                                                               r  wdata_IBUF[5]_inst/I
    A16                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  wdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.802     0.973    wdata_IBUF[5]
    BUFGCTRL_X0Y18                                                    r  g_GENERATE_FOR_7[5].BUFG_wdata_i7/I
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.999 r  g_GENERATE_FOR_7[5].BUFG_wdata_i7/O
                         net (fo=1, routed)           0.810     1.809    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.587    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.587    
                         clock uncertainty            0.035     1.622    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                      0.296     1.918    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                 -0.109    

Slack (VIOLATED) :        -0.103ns  (arrival time - required time)
  Source:                 wdata[4]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.178ns (9.788%)  route 1.637ns (90.212%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C16                                               0.000     0.000 r  wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    wdata[4]
    C16                                                               r  wdata_IBUF[4]_inst/I
    C16                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  wdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.802     0.953    wdata_IBUF[4]
    BUFGCTRL_X0Y17                                                    r  g_GENERATE_FOR_7[4].BUFG_wdata_i7/I
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.979 r  g_GENERATE_FOR_7[4].BUFG_wdata_i7/O
                         net (fo=1, routed)           0.836     1.815    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.587    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.587    
                         clock uncertainty            0.035     1.622    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.918    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                 -0.103    

Slack (VIOLATED) :        -0.048ns  (arrival time - required time)
  Source:                 wdata[6]
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.190ns (10.171%)  route 1.680ns (89.829%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C15                                               0.000     0.000 r  wdata[6] (IN)
                         net (fo=0)                   0.000     0.000    wdata[6]
    C15                                                               r  wdata_IBUF[6]_inst/I
    C15                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  wdata_IBUF[6]_inst/O
                         net (fo=1, routed)           0.802     0.966    wdata_IBUF[6]
    BUFGCTRL_X0Y19                                                    r  g_GENERATE_FOR_7[6].BUFG_wdata_i7/I
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.992 r  g_GENERATE_FOR_7[6].BUFG_wdata_i7/O
                         net (fo=1, routed)           0.878     1.870    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.238     1.587    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y20         RAMB18E1                                     r  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.587    
                         clock uncertainty            0.035     1.622    
    RAMB18_X0Y20         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     1.918    MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.918    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -0.048    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 winc
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.261ns (16.663%)  route 1.305ns (83.337%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT6=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.406ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    L17                                               0.000     0.000 r  winc (IN)
                         net (fo=0)                   0.000     0.000    winc
    L17                                                               r  winc_IBUF_inst/I
    L17                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  winc_IBUF_inst/O
                         net (fo=6, routed)           0.634     0.824    winc_IBUF
    BUFGCTRL_X0Y2                                                     r  BUFG_winc_2/I
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.850 r  BUFG_winc_2/O
                         net (fo=4, routed)           0.671     1.521    WRITE_ADDRESS_FULL/winc_buff_2
    SLICE_X7Y49                                                       r  WRITE_ADDRESS_FULL/wbinary[3]_i_1/I2
    SLICE_X7Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.566 r  WRITE_ADDRESS_FULL/wbinary[3]_i_1/O
                         net (fo=1, routed)           0.000     1.566    WRITE_ADDRESS_FULL/plusOp__0[3]
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.058     1.406    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[3]/C
                         clock pessimism              0.000     1.406    
                         clock uncertainty            0.035     1.442    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.534    WRITE_ADDRESS_FULL/wbinary_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    SYNCHRONIZER_READ_TO_WRITE/E[0]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    SYNCHRONIZER_READ_TO_WRITE/E[0]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    SYNCHRONIZER_READ_TO_WRITE/E[0]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    SYNCHRONIZER_READ_TO_WRITE/E[0]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wbinary_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    WRITE_ADDRESS_FULL/E[0]
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    WRITE_ADDRESS_FULL/wbinary_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 wrst
                            (input port clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            WRITE_ADDRESS_FULL/wfull_sync_reg/CE
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             wclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wclk rise@0.000ns - wclk rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.189ns (11.510%)  route 1.450ns (88.490%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
                         input delay                  0.000     0.000    
    C17                                               0.000     0.000 r  wrst (IN)
                         net (fo=0)                   0.000     0.000    wrst
    C17                                                               r  wrst_IBUF_inst/I
    C17                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  wrst_IBUF_inst/O
                         net (fo=1, routed)           0.802     0.964    wrst_IBUF
    BUFGCTRL_X0Y16                                                    r  BUFG_wrst_2/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.990 r  BUFG_wrst_2/O
                         net (fo=20, routed)          0.648     1.639    WRITE_ADDRESS_FULL/E[0]
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wfull_sync_reg/C
                         clock pessimism              0.000     1.527    
                         clock uncertainty            0.035     1.562    
    SLICE_X6Y50          FDRE (Hold_fdre_C_CE)       -0.016     1.546    WRITE_ADDRESS_FULL/wfull_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { wclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y20  MEMORY_DPRAM/MEMORY_DPRAM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq2_rptr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49   WRITE_ADDRESS_FULL/wbinary_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49   WRITE_ADDRESS_FULL/wbinary_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49   WRITE_ADDRESS_FULL/wbinary_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49   WRITE_ADDRESS_FULL/wbinary_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y49   WRITE_ADDRESS_FULL/wptr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y49   WRITE_ADDRESS_FULL/wptr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y50   SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  wclk
  To Clock:  rclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.284ns  (logic 0.518ns (40.347%)  route 0.766ns (59.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.489     3.420    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.938 r  WRITE_ADDRESS_FULL/wptr_reg[3]/Q
                         net (fo=1, routed)           0.766     4.704    SYNCHRONIZER_WRITE_TO_READ/Q[3]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.920     2.723    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.645%)  route 0.642ns (55.355%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.489     3.420    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518     3.938 r  WRITE_ADDRESS_FULL/wbinary_reg[4]/Q
                         net (fo=4, routed)           0.642     4.581    SYNCHRONIZER_WRITE_TO_READ/wbinary_reg[0]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.920     2.723    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.229ns  (logic 0.456ns (37.093%)  route 0.773ns (62.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.210ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.279     3.210    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X5Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.456     3.666 r  WRITE_ADDRESS_FULL/wptr_reg[1]/Q
                         net (fo=1, routed)           0.773     4.439    SYNCHRONIZER_WRITE_TO_READ/Q[1]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.920     2.723    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.567%)  route 0.567ns (55.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.225     3.155    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X5Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.456     3.611 r  WRITE_ADDRESS_FULL/wptr_reg[0]/Q
                         net (fo=1, routed)           0.567     4.179    SYNCHRONIZER_WRITE_TO_READ/Q[0]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.920     2.723    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.783%)  route 0.477ns (53.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.259     3.190    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.419     3.609 r  WRITE_ADDRESS_FULL/wptr_reg[2]/Q
                         net (fo=1, routed)           0.477     4.085    SYNCHRONIZER_WRITE_TO_READ/Q[2]
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.803     0.803 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.915     2.718    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (43.006%)  route 0.170ns (56.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.411ns
    Source Clock Delay      (SCD):    1.058ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          0.898     1.058    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X7Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.128     1.186 r  WRITE_ADDRESS_FULL/wptr_reg[2]/Q
                         net (fo=1, routed)           0.170     1.355    SYNCHRONIZER_WRITE_TO_READ/Q[2]
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.057     1.411    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X6Y48          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[2]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.902%)  route 0.180ns (56.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          0.929     1.089    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X5Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.230 r  WRITE_ADDRESS_FULL/wptr_reg[0]/Q
                         net (fo=1, routed)           0.180     1.410    SYNCHRONIZER_WRITE_TO_READ/Q[0]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.061     1.415    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[0]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.947%)  route 0.274ns (66.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          0.918     1.078    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X5Y49          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.219 r  WRITE_ADDRESS_FULL/wptr_reg[1]/Q
                         net (fo=1, routed)           0.274     1.493    SYNCHRONIZER_WRITE_TO_READ/Q[1]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.061     1.415    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[1]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.387%)  route 0.232ns (58.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.005     1.165    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.329 r  WRITE_ADDRESS_FULL/wbinary_reg[4]/Q
                         net (fo=4, routed)           0.232     1.562    SYNCHRONIZER_WRITE_TO_READ/wbinary_reg[0]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.061     1.415    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[4]/C

Slack:                    inf
  Source:                 WRITE_ADDRESS_FULL/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.164ns (29.989%)  route 0.383ns (70.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.415ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.005     1.165    WRITE_ADDRESS_FULL/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  WRITE_ADDRESS_FULL/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.329 r  WRITE_ADDRESS_FULL/wptr_reg[3]/Q
                         net (fo=1, routed)           0.383     1.712    SYNCHRONIZER_WRITE_TO_READ/Q[3]
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.354     0.354 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.061     1.415    SYNCHRONIZER_WRITE_TO_READ/CLK
    SLICE_X7Y50          FDRE                                         r  SYNCHRONIZER_WRITE_TO_READ/rq1_wptr_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rclk
  To Clock:  wclk

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.193ns  (logic 0.478ns (40.063%)  route 0.715ns (59.937%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     3.888 r  READ_ADDRESS_EMPTY/rptr_reg[2]/Q
                         net (fo=1, routed)           0.715     4.603    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[2]
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.900     2.697    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.033ns  (logic 0.478ns (46.274%)  route 0.555ns (53.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.478     3.888 r  READ_ADDRESS_EMPTY/rptr_reg[3]/Q
                         net (fo=1, routed)           0.555     4.443    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[3]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.118     2.916    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.021ns  (logic 0.456ns (44.663%)  route 0.565ns (55.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.866 r  READ_ADDRESS_EMPTY/rptr_reg[1]/Q
                         net (fo=1, routed)           0.565     4.431    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[1]
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.900     2.697    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.456ns (44.760%)  route 0.563ns (55.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.456     3.866 r  READ_ADDRESS_EMPTY/rptr_reg[0]/Q
                         net (fo=1, routed)           0.563     4.429    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[0]
    SLICE_X5Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.900     2.697    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X5Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.518ns (53.608%)  route 0.448ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    3.410ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          2.474     3.410    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.518     3.928 r  READ_ADDRESS_EMPTY/rbinary_reg[4]/Q
                         net (fo=4, routed)           0.448     4.376    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[4]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.798     0.798 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          2.118     2.916    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rbinary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.348%)  route 0.223ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.046     1.211    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rbinary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.164     1.375 r  READ_ADDRESS_EMPTY/rbinary_reg[4]/Q
                         net (fo=4, routed)           0.223     1.598    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[4]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.176%)  route 0.249ns (63.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.046     1.211    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.352 r  READ_ADDRESS_EMPTY/rptr_reg[0]/Q
                         net (fo=1, routed)           0.249     1.601    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[0]
    SLICE_X5Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.084     1.432    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X5Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[0]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.148ns (37.855%)  route 0.243ns (62.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.527ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.046     1.211    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148     1.359 r  READ_ADDRESS_EMPTY/rptr_reg[3]/Q
                         net (fo=1, routed)           0.243     1.602    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[3]
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.178     1.527    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X6Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[3]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.971%)  route 0.251ns (64.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.046     1.211    READ_ADDRESS_EMPTY/CLK
    SLICE_X9Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.141     1.352 r  READ_ADDRESS_EMPTY/rptr_reg[1]/Q
                         net (fo=1, routed)           0.251     1.603    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[1]
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.084     1.432    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[1]/C

Slack:                    inf
  Source:                 READ_ADDRESS_EMPTY/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by wclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.148ns (33.936%)  route 0.288ns (66.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rclk rise edge)       0.000     0.000 r  
    U14                                               0.000     0.000 r  rclk (IN)
                         net (fo=0)                   0.000     0.000    rclk
    U14                                                               r  rclk_IBUF_inst/I
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  rclk_IBUF_inst/O
                         net (fo=21, routed)          1.046     1.211    READ_ADDRESS_EMPTY/CLK
    SLICE_X8Y50          FDRE                                         r  READ_ADDRESS_EMPTY/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148     1.359 r  READ_ADDRESS_EMPTY/rptr_reg[2]/Q
                         net (fo=1, routed)           0.288     1.647    SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[4]_0[2]
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wclk rise edge)       0.000     0.000 r  
    V14                                               0.000     0.000 r  wclk (IN)
                         net (fo=0)                   0.000     0.000    wclk
    V14                                                               r  wclk_IBUF_inst/I
    V14                  IBUF (Prop_ibuf_I_O)         0.349     0.349 r  wclk_IBUF_inst/O
                         net (fo=21, routed)          1.084     1.432    SYNCHRONIZER_READ_TO_WRITE/wclk_IBUF
    SLICE_X4Y50          FDRE                                         r  SYNCHRONIZER_READ_TO_WRITE/wq1_rptr_reg[2]/C





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
Reference | Input    | IO Reg   | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port     | Type     | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+
rclk      | rinc     | FDRE     | -     |     4.082 (r) | SLOW    |     0.005 (r) | FAST    |          |
rclk      | rrst     | FDRE     | -     |     2.634 (r) | SLOW    |     0.137 (r) | FAST    |          |
wclk      | wdata[0] | RAMB18E1 | -     |     5.253 (r) | SLOW    |    -0.430 (r) | FAST    |          |
wclk      | wdata[1] | RAMB18E1 | -     |     4.818 (r) | SLOW    |    -0.272 (r) | FAST    |          |
wclk      | wdata[2] | RAMB18E1 | -     |     4.464 (r) | SLOW    |    -0.147 (r) | FAST    |          |
wclk      | wdata[3] | RAMB18E1 | -     |     5.003 (r) | SLOW    |    -0.310 (r) | FAST    |          |
wclk      | wdata[4] | RAMB18E1 | -     |     3.436 (r) | SLOW    |     0.103 (r) | FAST    |          |
wclk      | wdata[5] | RAMB18E1 | -     |     3.430 (r) | SLOW    |     0.109 (r) | FAST    |          |
wclk      | wdata[6] | RAMB18E1 | -     |     3.630 (r) | SLOW    |     0.048 (r) | FAST    |          |
wclk      | wdata[7] | RAMB18E1 | -     |     5.395 (r) | SLOW    |    -0.485 (r) | FAST    |          |
wclk      | winc     | FDRE     | -     |     4.572 (r) | SLOW    |    -0.032 (r) | FAST    |          |
wclk      | wrst     | FDRE     | -     |     3.206 (r) | SLOW    |    -0.092 (r) | FAST    |          |
----------+----------+----------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg   | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type     | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+
rclk      | rdata[0] | RAMB18E1 | -     |     11.690 (r) | SLOW    |      3.894 (r) | FAST    |          |
rclk      | rdata[1] | RAMB18E1 | -     |     12.110 (r) | SLOW    |      4.073 (r) | FAST    |          |
rclk      | rdata[2] | RAMB18E1 | -     |     11.946 (r) | SLOW    |      4.041 (r) | FAST    |          |
rclk      | rdata[3] | RAMB18E1 | -     |     12.193 (r) | SLOW    |      4.173 (r) | FAST    |          |
rclk      | rdata[4] | RAMB18E1 | -     |     11.495 (r) | SLOW    |      3.835 (r) | FAST    |          |
rclk      | rdata[5] | RAMB18E1 | -     |     12.007 (r) | SLOW    |      4.097 (r) | FAST    |          |
rclk      | rdata[6] | RAMB18E1 | -     |     11.726 (r) | SLOW    |      3.932 (r) | FAST    |          |
rclk      | rdata[7] | RAMB18E1 | -     |     12.286 (r) | SLOW    |      4.270 (r) | FAST    |          |
rclk      | rempty   | FDRE     | -     |      9.998 (r) | SLOW    |      3.622 (r) | FAST    |          |
wclk      | wfull    | FDRE     | -     |      9.447 (r) | SLOW    |      3.255 (r) | FAST    |          |
----------+----------+----------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
rclk   | rclk        |         4.396 | SLOW    |               |         |               |         |               |         |
wclk   | rclk        |         2.110 | SLOW    |               |         |               |         |               |         |
rclk   | wclk        |         2.199 | SLOW    |               |         |               |         |               |         |
wclk   | wclk        |         5.029 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: wclk
Worst Case Data Window: 5.504 ns
Ideal Clock Offset to Actual Clock: -2.643 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
wdata[0]           |   5.253 (r) | SLOW    | -0.430 (r) | FAST    |    14.547 |     0.430 |         7.058 |
wdata[1]           |   4.818 (r) | SLOW    | -0.272 (r) | FAST    |    14.982 |     0.272 |         7.355 |
wdata[2]           |   4.464 (r) | SLOW    | -0.147 (r) | FAST    |    15.336 |     0.147 |         7.594 |
wdata[3]           |   5.003 (r) | SLOW    | -0.310 (r) | FAST    |    14.797 |     0.310 |         7.244 |
wdata[4]           |   3.436 (r) | SLOW    |  0.103 (r) | FAST    |    16.364 |    -0.103 |         8.234 |
wdata[5]           |   3.430 (r) | SLOW    |  0.109 (r) | FAST    |    16.370 |    -0.109 |         8.240 |
wdata[6]           |   3.630 (r) | SLOW    |  0.048 (r) | FAST    |    16.170 |    -0.048 |         8.109 |
wdata[7]           |   5.395 (r) | SLOW    | -0.485 (r) | FAST    |    14.405 |     0.485 |         6.960 |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   5.395 (r) | SLOW    |  0.109 (r) | FAST    |    14.405 |    -0.109 |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: rclk
Bus Skew: 0.792 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
rdata[0]           |   11.690 (r) | SLOW    |   3.894 (r) | FAST    |    0.195 |
rdata[1]           |   12.110 (r) | SLOW    |   4.073 (r) | FAST    |    0.616 |
rdata[2]           |   11.946 (r) | SLOW    |   4.041 (r) | FAST    |    0.452 |
rdata[3]           |   12.193 (r) | SLOW    |   4.173 (r) | FAST    |    0.698 |
rdata[4]           |   11.495 (r) | SLOW    |   3.835 (r) | FAST    |    0.000 |
rdata[5]           |   12.007 (r) | SLOW    |   4.097 (r) | FAST    |    0.512 |
rdata[6]           |   11.726 (r) | SLOW    |   3.932 (r) | FAST    |    0.231 |
rdata[7]           |   12.286 (r) | SLOW    |   4.270 (r) | FAST    |    0.792 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.286 (r) | SLOW    |   3.835 (r) | FAST    |    0.792 |
-------------------+--------------+---------+-------------+---------+----------+




