
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/pa.fromNetlist.tcl
# create_project -name emb3_board_test -dir "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/planAhead_run_1" -part xc6slx45fgg484-3
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2683.348 ; gain = 19.051
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test} }
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze_axi4lite_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze_microblaze_0_ilmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze_microblaze_0_dlmb_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze_microblaze_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/MicroBlaze_clock_generator_0_wrapper.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "rmemb3_xc6slx45_master.ucf" [current_fileset -constrset]
Adding file '/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/rmemb3_xc6slx45_master.ucf' to fileset 'constrs_1'
# add_files [list {rmemb3_xc6slx45_master.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx45fgg484-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus color_adder_inst/rgb_output[6 : 0] on
   block top is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interpreter_inst/pixel_ptr_inst/col_idx_nxt[9 : 4] on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   interpreter_inst/object_tracker_instance/rgb_reg[8 : 2] on block top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   color_adder_inst/pixel_ptr_inst/col_idx_nxt[9 : 4] on block top is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 106172 kilobytes

Parsing EDIF File [./planAhead_run_1/emb3_board_test.data/cache/top_ngc_7df6d4d9.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat May  2 17:27:48 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
