#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Jun 17 14:21:20 2025
# Process ID: 24994
# Current directory: /home/arjunmallay/riscv-master
# Command line: vivado
# Log file: /home/arjunmallay/riscv-master/vivado.log
# Journal file: /home/arjunmallay/riscv-master/vivado.jou
#-----------------------------------------------------------
start_gui
create_project riscv-org /home/arjunmallay/riscv-master/riscv-org -part xc7vx485tffg1157-1
add_files -norecurse {/home/arjunmallay/riscv-master/core/riscv/riscv_divider.v /home/arjunmallay/riscv-master/core/riscv/riscv_core.v /home/arjunmallay/riscv-master/core/riscv/riscv_lsu.v /home/arjunmallay/riscv-master/core/riscv/riscv_mmu.v /home/arjunmallay/riscv-master/core/riscv/riscv_csr_regfile.v /home/arjunmallay/riscv-master/core/riscv/riscv_multiplier.v /home/arjunmallay/riscv-master/core/riscv/riscv_xilinx_2r1w.v /home/arjunmallay/riscv-master/core/riscv/riscv_fetch.v /home/arjunmallay/riscv-master/core/riscv/riscv_csr.v /home/arjunmallay/riscv-master/core/riscv/riscv_defs.v /home/arjunmallay/riscv-master/core/riscv/riscv_decode.v /home/arjunmallay/riscv-master/core/riscv/riscv_regfile.v /home/arjunmallay/riscv-master/core/riscv/riscv_exec.v /home/arjunmallay/riscv-master/core/riscv/riscv_decoder.v /home/arjunmallay/riscv-master/core/riscv/riscv_issue.v /home/arjunmallay/riscv-master/core/riscv/riscv_pipe_ctrl.v /home/arjunmallay/riscv-master/core/riscv/riscv_alu.v /home/arjunmallay/riscv-master/core/riscv/riscv_trace_sim.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/instruction_memory_add.v /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/fetch_tb.v /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sim_1/new/riscv_tb.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/instruction_memory.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/arjunmallay/riscvnochanges/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/memory.v
update_compile_order -fileset sim_1
launch_simulation
source riscv_tb.tcl
close_sim
