INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sources_1/new/up_down_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab9/lab9_2_1_up_down_counter/lab9_2_1.srcs/sim_1/new/up_down_counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_counter_tb
