#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jun  1 14:12:50 2020
# Process ID: 17220
# Current directory: C:/eFPGA/5_PRINT_STRING_PS
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14284 C:\eFPGA\5_PRINT_STRING_PS\5_PRINT_STRING_PS.xpr
# Log file: C:/eFPGA/5_PRINT_STRING_PS/vivado.log
# Journal file: C:/eFPGA/5_PRINT_STRING_PS\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_bd_design "design_1"
Wrote  : <C:\eFPGA\5_PRINT_STRING_PS\5_PRINT_STRING_PS.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.887 ; gain = 71.246
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
make_wrapper -files [get_files C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:\eFPGA\5_PRINT_STRING_PS\5_PRINT_STRING_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -norecurse C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs synth_1 -jobs 24
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\eFPGA\5_PRINT_STRING_PS\5_PRINT_STRING_PS.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
Exporting to file C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Jun  1 14:15:19 2020] Launched design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/design_1_processing_system7_0_0_synth_1/runme.log
[Mon Jun  1 14:15:19 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1240.184 ; gain = 49.902
launch_runs impl_1 -jobs 24
[Mon Jun  1 14:15:23 2020] Launched design_1_processing_system7_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/design_1_processing_system7_0_0_synth_1/runme.log
synth_1: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/synth_1/runme.log
[Mon Jun  1 14:15:23 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
[Mon Jun  1 14:16:17 2020] Launched synth_1...
Run output will be captured here: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/synth_1/runme.log
[Mon Jun  1 14:16:17 2020] Launched impl_1...
Run output will be captured here: C:/eFPGA/5_PRINT_STRING_PS/5_PRINT_STRING_PS.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/eFPGA/5_PRINT_STRING_PS/design_1_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/eFPGA/5_PRINT_STRING_PS/design_1_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/eFPGA/5_PRINT_STRING_PS/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1320.730 ; gain = 32.672
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  1 14:33:18 2020...
