---
title: Release 1.9.0
---

Besides many bug fixes and some minor new feature, the main feature of this release is the possibility to export an Antares circuit (and its sub circuits) to VHDL. While exporting, you can also generate a VHDL test bench from one of the circuit's test cases.

Check out the [release letter](/docs/releases/release-1.9.0/index.html)
for a more in-depth description of what has changed with the new release.
