{
  "Top": "sss_corr",
  "RtlTop": "sss_corr",
  "RtlPrefix": "",
  "RtlSubPrefix": "sss_corr_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu28dr",
    "Package": "-ffvg1517",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "IN_R": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_R",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "IN_I": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<hls::axis<float, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "IN_I",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OUT1": {
      "index": "2",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "OUT1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "OUT1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "OUT2": {
      "index": "3",
      "direction": "out",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "OUT2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "OUT2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "pss_id": {
      "index": "4",
      "direction": "in",
      "srcType": "stream<hls::axis<int, 0, 0, 0>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "pss_id",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top sss_corr -name sss_corr"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sss_corr"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "16",
    "Uncertainty": "4.32",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "476"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 16.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sss_corr",
    "Version": "1.0",
    "DisplayName": "Sss_corr",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sss_corr_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sss_corr.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sss_corr_control_r_s_axi.vhd",
      "impl\/vhdl\/sss_corr_control_s_axi.vhd",
      "impl\/vhdl\/sss_corr_facc_32ns_32ns_1ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/sss_corr_faddfsub_32ns_32ns_32_3_full_dsp_1.vhd",
      "impl\/vhdl\/sss_corr_fmul_32ns_32ns_32_2_max_dsp_1.vhd",
      "impl\/vhdl\/sss_corr_fsqrt_32ns_32ns_32_6_no_dsp_1.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_1_0.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_1_1.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_1_2.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_2_0.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_2_1.vhd",
      "impl\/vhdl\/sss_corr_get_sss_id_ss_2_2.vhd",
      "impl\/vhdl\/sss_corr_gmem_m_axi.vhd",
      "impl\/vhdl\/sss_corr_IN_real.vhd",
      "impl\/vhdl\/sss_corr_OUT_1.vhd",
      "impl\/vhdl\/sss_corr_regslice_both.vhd",
      "impl\/vhdl\/sss_corr.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sss_corr_control_r_s_axi.v",
      "impl\/verilog\/sss_corr_control_s_axi.v",
      "impl\/verilog\/sss_corr_facc_32ns_32ns_1ns_32_2_no_dsp_1.v",
      "impl\/verilog\/sss_corr_faddfsub_32ns_32ns_32_3_full_dsp_1.v",
      "impl\/verilog\/sss_corr_fmul_32ns_32ns_32_2_max_dsp_1.v",
      "impl\/verilog\/sss_corr_fsqrt_32ns_32ns_32_6_no_dsp_1.v",
      "impl\/verilog\/sss_corr_get_sss_id.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_0.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_0_rom.dat",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_1.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_1_rom.dat",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_2.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_1_2_rom.dat",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_0.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_0_rom.dat",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_1.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_1_rom.dat",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_2.v",
      "impl\/verilog\/sss_corr_get_sss_id_ss_2_2_rom.dat",
      "impl\/verilog\/sss_corr_gmem_m_axi.v",
      "impl\/verilog\/sss_corr_IN_real.v",
      "impl\/verilog\/sss_corr_OUT_1.v",
      "impl\/verilog\/sss_corr_OUT_1_ram.dat",
      "impl\/verilog\/sss_corr_regslice_both.v",
      "impl\/verilog\/sss_corr.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/sss_corr_v1_0\/data\/sss_corr.mdd",
      "impl\/misc\/drivers\/sss_corr_v1_0\/data\/sss_corr.tcl",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/xsss_corr.c",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/xsss_corr.h",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/xsss_corr_hw.h",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/xsss_corr_linux.c",
      "impl\/misc\/drivers\/sss_corr_v1_0\/src\/xsss_corr_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/FAcc_ip.tcl",
      "impl\/misc\/sss_corr_ap_faddfsub_1_full_dsp_32_ip.tcl",
      "impl\/misc\/sss_corr_ap_fmul_0_max_dsp_32_ip.tcl",
      "impl\/misc\/sss_corr_ap_fsqrt_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/sss_corr.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/jhigh\/Capstone_Project\/main\/HARDWARE\/HLS_Pjts\/PSS_FFTS_SSS\/SSS_core\/hls\/solution1\/.debug\/sss_corr.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "FAcc",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.Add_Sub_Value Add CONFIG.Has_ACLKEN true CONFIG.Has_ARESETn true CONFIG.Operation_Type Accumulator CONFIG.C_Optimization Low_Latency CONFIG.Flow_Control NonBlocking CONFIG.Maximum_Latency false CONFIG.A_Precision_Type Single CONFIG.C_A_Exponent_Width 8 CONFIG.C_A_Fraction_Width 24 CONFIG.Result_Precision_Type Single CONFIG.C_Result_Exponent_Width 8 CONFIG.C_Result_Fraction_Width 24 CONFIG.C_Mult_Usage No_Usage CONFIG.Has_RESULT_TREADY false CONFIG.C_Latency 1 CONFIG.C_Rate 1 CONFIG.Has_A_TLAST true CONFIG.RESULT_TLAST_Behv Pass_A_TLAST"
      },
      {
        "Name": "sss_corr_ap_faddfsub_1_full_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sss_corr_ap_faddfsub_1_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "sss_corr_ap_fmul_0_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sss_corr_ap_fmul_0_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "sss_corr_ap_fsqrt_4_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name sss_corr_ap_fsqrt_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Square_Root CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem:IN_R:IN_I:pss_id",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "IN_I": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "IN_I_",
      "ports": [
        "IN_I_TDATA",
        "IN_I_TKEEP",
        "IN_I_TLAST",
        "IN_I_TREADY",
        "IN_I_TSTRB",
        "IN_I_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_I"
        }]
    },
    "IN_R": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "IN_R_",
      "ports": [
        "IN_R_TDATA",
        "IN_R_TKEEP",
        "IN_R_TLAST",
        "IN_R_TREADY",
        "IN_R_TSTRB",
        "IN_R_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "IN_R"
        }]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "OUT1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "OUT1"
        }
      ]
    },
    "pss_id": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "pss_id_",
      "ports": [
        "pss_id_TDATA",
        "pss_id_TKEEP",
        "pss_id_TLAST",
        "pss_id_TREADY",
        "pss_id_TSTRB",
        "pss_id_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "pss_id"
        }]
    },
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "resetValue": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "resetValue": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "resetValue": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "resetValue": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "resetValue": "0x0",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "resetValue": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "resetValue": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "OUT1_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OUT1"
            }]
        },
        {
          "offset": "0x14",
          "name": "OUT1_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT1",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of OUT1"
            }]
        },
        {
          "offset": "0x1c",
          "name": "OUT2_1",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT2",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 31 to 0 of OUT2"
            }]
        },
        {
          "offset": "0x20",
          "name": "OUT2_2",
          "access": "W",
          "resetValue": "0x0",
          "description": "Data signal of OUT2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "OUT2",
              "access": "W",
              "resetValue": "0",
              "description": "Bit 63 to 32 of OUT2"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "OUT1"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_R_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "IN_R_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_R_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_R_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_R_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "IN_R_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "IN_I_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "IN_I_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "IN_I_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "IN_I_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "IN_I_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "IN_I_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "pss_id_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "pss_id_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "pss_id_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "pss_id_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "pss_id_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "pss_id_TSTRB": {
      "dir": "in",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sss_corr",
      "Instances": [{
          "ModuleName": "get_sss_id",
          "InstanceName": "grp_get_sss_id_fu_298"
        }]
    },
    "Info": {
      "get_sss_id": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sss_corr": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "get_sss_id": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "68546",
          "LatencyWorst": "91394",
          "PipelineIIMin": "1",
          "PipelineIIMax": "91394",
          "PipelineII": "1 ~ 91394",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.00",
          "Uncertainty": "4.32",
          "Estimate": "21.088"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_49_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_51_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          },
          {
            "Name": "VITIS_LOOP_65_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_67_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          },
          {
            "Name": "VITIS_LOOP_81_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_83_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          },
          {
            "Name": "VITIS_LOOP_97_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_99_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          },
          {
            "Name": "VITIS_LOOP_113_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_115_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          },
          {
            "Name": "VITIS_LOOP_129_1",
            "TripCount": "168",
            "Latency": "45696",
            "PipelineII": "",
            "PipelineDepth": "272",
            "Loops": [{
                "Name": "VITIS_LOOP_131_2",
                "TripCount": "128",
                "Latency": "259",
                "PipelineII": "2",
                "PipelineDepth": "6"
              }]
          }
        ],
        "Area": {
          "BRAM_18K": "240",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "11",
          "DSP": "8",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "2608",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "7157",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      },
      "sss_corr": {
        "Latency": {
          "LatencyBest": "476",
          "LatencyAvg": "69021",
          "LatencyWorst": "91869",
          "PipelineIIMin": "477",
          "PipelineIIMax": "91870",
          "PipelineII": "477 ~ 91870",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "16.00",
          "Uncertainty": "4.32",
          "Estimate": "21.088"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_13_1",
            "TripCount": "128",
            "Latency": "128",
            "PipelineII": "1",
            "PipelineDepth": "1"
          },
          {
            "Name": "VITIS_LOOP_164_1",
            "TripCount": "168",
            "Latency": "342",
            "PipelineII": "2",
            "PipelineDepth": "9"
          }
        ],
        "Area": {
          "BRAM_18K": "246",
          "AVAIL_BRAM": "2160",
          "UTIL_BRAM": "11",
          "DSP": "8",
          "AVAIL_DSP": "4272",
          "UTIL_DSP": "~0",
          "FF": "4030",
          "AVAIL_FF": "850560",
          "UTIL_FF": "~0",
          "LUT": "8618",
          "AVAIL_LUT": "425280",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "80",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "1",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-02 15:34:52 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
