// Seed: 3935627970
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  assign module_1.id_13 = 0;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_15 = 32'd30,
    parameter id_29 = 32'd62,
    parameter id_31 = 32'd23,
    parameter id_8  = 32'd67
) (
    input wand id_0,
    output wand id_1,
    input tri1 id_2,
    input wor id_3,
    input wire id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wire id_7,
    input wire _id_8,
    input supply1 id_9
    , _id_29,
    output tri id_10,
    output logic id_11,
    input tri id_12,
    output supply0 id_13,
    output wire id_14,
    input tri0 _id_15,
    input supply1 id_16,
    output supply0 id_17,
    output supply1 id_18,
    output logic id_19,
    input tri0 id_20,
    input tri0 id_21,
    input tri1 id_22,
    output logic id_23,
    input tri0 id_24,
    input tri id_25,
    input tri id_26,
    output uwire id_27
);
  logic id_30;
  wire  _id_31;
  ;
  logic [7:0] id_32;
  module_0 modCall_1 (
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30,
      id_30
  );
  task id_33(input integer [-1 : id_29  *  id_8] id_34, input integer id_35);
    input [id_15 : (  id_31  )] id_36;
    begin : LABEL_0
      if (1) id_19 <= id_22;
      else begin : LABEL_1
        id_23 = new;
        if (1) id_11 = id_32[id_29 : 1];
      end
    end
  endtask
endmodule
