{
  "module_name": "clk-exynos850.c",
  "hash_id": "90110dfefc7b2fc2a6c3ca714fe1f87829863bf583596535bb843265ecf9c14d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/samsung/clk-exynos850.c",
  "human_readable_source": "\n \n\n#include <linux/clk.h>\n#include <linux/clk-provider.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include <dt-bindings/clock/exynos850.h>\n\n#include \"clk.h\"\n#include \"clk-exynos-arm64.h\"\n\n \n#define CLKS_NR_TOP\t\t\t(CLK_DOUT_G3D_SWITCH + 1)\n#define CLKS_NR_APM\t\t\t(CLK_GOUT_SYSREG_APM_PCLK + 1)\n#define CLKS_NR_AUD\t\t\t(CLK_GOUT_AUD_CMU_AUD_PCLK + 1)\n#define CLKS_NR_CMGP\t\t\t(CLK_GOUT_SYSREG_CMGP_PCLK + 1)\n#define CLKS_NR_G3D\t\t\t(CLK_GOUT_G3D_SYSREG_PCLK + 1)\n#define CLKS_NR_HSI\t\t\t(CLK_GOUT_HSI_CMU_HSI_PCLK + 1)\n#define CLKS_NR_IS\t\t\t(CLK_GOUT_IS_SYSREG_PCLK + 1)\n#define CLKS_NR_MFCMSCL\t\t\t(CLK_GOUT_MFCMSCL_SYSREG_PCLK + 1)\n#define CLKS_NR_PERI\t\t\t(CLK_GOUT_WDT1_PCLK + 1)\n#define CLKS_NR_CORE\t\t\t(CLK_GOUT_SYSREG_CORE_PCLK + 1)\n#define CLKS_NR_DPU\t\t\t(CLK_GOUT_DPU_SYSREG_PCLK + 1)\n\n \n\n \n#define PLL_LOCKTIME_PLL_MMC\t\t\t0x0000\n#define PLL_LOCKTIME_PLL_SHARED0\t\t0x0004\n#define PLL_LOCKTIME_PLL_SHARED1\t\t0x0008\n#define PLL_CON0_PLL_MMC\t\t\t0x0100\n#define PLL_CON3_PLL_MMC\t\t\t0x010c\n#define PLL_CON0_PLL_SHARED0\t\t\t0x0140\n#define PLL_CON3_PLL_SHARED0\t\t\t0x014c\n#define PLL_CON0_PLL_SHARED1\t\t\t0x0180\n#define PLL_CON3_PLL_SHARED1\t\t\t0x018c\n#define CLK_CON_MUX_MUX_CLKCMU_APM_BUS\t\t0x1000\n#define CLK_CON_MUX_MUX_CLKCMU_AUD\t\t0x1004\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_BUS\t\t0x1014\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_CCI\t\t0x1018\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD\t0x101c\n#define CLK_CON_MUX_MUX_CLKCMU_CORE_SSS\t\t0x1020\n#define CLK_CON_MUX_MUX_CLKCMU_DPU\t\t0x1034\n#define CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH\t0x1038\n#define CLK_CON_MUX_MUX_CLKCMU_HSI_BUS\t\t0x103c\n#define CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD\t0x1040\n#define CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD\t0x1044\n#define CLK_CON_MUX_MUX_CLKCMU_IS_BUS\t\t0x1048\n#define CLK_CON_MUX_MUX_CLKCMU_IS_GDC\t\t0x104c\n#define CLK_CON_MUX_MUX_CLKCMU_IS_ITP\t\t0x1050\n#define CLK_CON_MUX_MUX_CLKCMU_IS_VRA\t\t0x1054\n#define CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG\t0x1058\n#define CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M\t0x105c\n#define CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC\t0x1060\n#define CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC\t0x1064\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_BUS\t\t0x1070\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_IP\t\t0x1074\n#define CLK_CON_MUX_MUX_CLKCMU_PERI_UART\t0x1078\n#define CLK_CON_DIV_CLKCMU_APM_BUS\t\t0x180c\n#define CLK_CON_DIV_CLKCMU_AUD\t\t\t0x1810\n#define CLK_CON_DIV_CLKCMU_CORE_BUS\t\t0x1820\n#define CLK_CON_DIV_CLKCMU_CORE_CCI\t\t0x1824\n#define CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD\t0x1828\n#define CLK_CON_DIV_CLKCMU_CORE_SSS\t\t0x182c\n#define CLK_CON_DIV_CLKCMU_DPU\t\t\t0x1840\n#define CLK_CON_DIV_CLKCMU_G3D_SWITCH\t\t0x1844\n#define CLK_CON_DIV_CLKCMU_HSI_BUS\t\t0x1848\n#define CLK_CON_DIV_CLKCMU_HSI_MMC_CARD\t\t0x184c\n#define CLK_CON_DIV_CLKCMU_HSI_USB20DRD\t\t0x1850\n#define CLK_CON_DIV_CLKCMU_IS_BUS\t\t0x1854\n#define CLK_CON_DIV_CLKCMU_IS_GDC\t\t0x1858\n#define CLK_CON_DIV_CLKCMU_IS_ITP\t\t0x185c\n#define CLK_CON_DIV_CLKCMU_IS_VRA\t\t0x1860\n#define CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG\t\t0x1864\n#define CLK_CON_DIV_CLKCMU_MFCMSCL_M2M\t\t0x1868\n#define CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC\t\t0x186c\n#define CLK_CON_DIV_CLKCMU_MFCMSCL_MFC\t\t0x1870\n#define CLK_CON_DIV_CLKCMU_PERI_BUS\t\t0x187c\n#define CLK_CON_DIV_CLKCMU_PERI_IP\t\t0x1880\n#define CLK_CON_DIV_CLKCMU_PERI_UART\t\t0x1884\n#define CLK_CON_DIV_PLL_SHARED0_DIV2\t\t0x188c\n#define CLK_CON_DIV_PLL_SHARED0_DIV3\t\t0x1890\n#define CLK_CON_DIV_PLL_SHARED0_DIV4\t\t0x1894\n#define CLK_CON_DIV_PLL_SHARED1_DIV2\t\t0x1898\n#define CLK_CON_DIV_PLL_SHARED1_DIV3\t\t0x189c\n#define CLK_CON_DIV_PLL_SHARED1_DIV4\t\t0x18a0\n#define CLK_CON_GAT_GATE_CLKCMU_APM_BUS\t\t0x2008\n#define CLK_CON_GAT_GATE_CLKCMU_AUD\t\t0x200c\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_BUS\t0x201c\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_CCI\t0x2020\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD\t0x2024\n#define CLK_CON_GAT_GATE_CLKCMU_CORE_SSS\t0x2028\n#define CLK_CON_GAT_GATE_CLKCMU_DPU\t\t0x203c\n#define CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH\t0x2040\n#define CLK_CON_GAT_GATE_CLKCMU_HSI_BUS\t\t0x2044\n#define CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD\t0x2048\n#define CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD\t0x204c\n#define CLK_CON_GAT_GATE_CLKCMU_IS_BUS\t\t0x2050\n#define CLK_CON_GAT_GATE_CLKCMU_IS_GDC\t\t0x2054\n#define CLK_CON_GAT_GATE_CLKCMU_IS_ITP\t\t0x2058\n#define CLK_CON_GAT_GATE_CLKCMU_IS_VRA\t\t0x205c\n#define CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG\t0x2060\n#define CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M\t0x2064\n#define CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC\t0x2068\n#define CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC\t0x206c\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_BUS\t0x2080\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_IP\t\t0x2084\n#define CLK_CON_GAT_GATE_CLKCMU_PERI_UART\t0x2088\n\nstatic const unsigned long top_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_MMC,\n\tPLL_LOCKTIME_PLL_SHARED0,\n\tPLL_LOCKTIME_PLL_SHARED1,\n\tPLL_CON0_PLL_MMC,\n\tPLL_CON3_PLL_MMC,\n\tPLL_CON0_PLL_SHARED0,\n\tPLL_CON3_PLL_SHARED0,\n\tPLL_CON0_PLL_SHARED1,\n\tPLL_CON3_PLL_SHARED1,\n\tCLK_CON_MUX_MUX_CLKCMU_APM_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_AUD,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_CCI,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD,\n\tCLK_CON_MUX_MUX_CLKCMU_CORE_SSS,\n\tCLK_CON_MUX_MUX_CLKCMU_DPU,\n\tCLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH,\n\tCLK_CON_MUX_MUX_CLKCMU_HSI_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD,\n\tCLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD,\n\tCLK_CON_MUX_MUX_CLKCMU_IS_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_IS_GDC,\n\tCLK_CON_MUX_MUX_CLKCMU_IS_ITP,\n\tCLK_CON_MUX_MUX_CLKCMU_IS_VRA,\n\tCLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG,\n\tCLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M,\n\tCLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC,\n\tCLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_BUS,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_IP,\n\tCLK_CON_MUX_MUX_CLKCMU_PERI_UART,\n\tCLK_CON_DIV_CLKCMU_APM_BUS,\n\tCLK_CON_DIV_CLKCMU_AUD,\n\tCLK_CON_DIV_CLKCMU_CORE_BUS,\n\tCLK_CON_DIV_CLKCMU_CORE_CCI,\n\tCLK_CON_DIV_CLKCMU_CORE_MMC_EMBD,\n\tCLK_CON_DIV_CLKCMU_CORE_SSS,\n\tCLK_CON_DIV_CLKCMU_DPU,\n\tCLK_CON_DIV_CLKCMU_G3D_SWITCH,\n\tCLK_CON_DIV_CLKCMU_HSI_BUS,\n\tCLK_CON_DIV_CLKCMU_HSI_MMC_CARD,\n\tCLK_CON_DIV_CLKCMU_HSI_USB20DRD,\n\tCLK_CON_DIV_CLKCMU_IS_BUS,\n\tCLK_CON_DIV_CLKCMU_IS_GDC,\n\tCLK_CON_DIV_CLKCMU_IS_ITP,\n\tCLK_CON_DIV_CLKCMU_IS_VRA,\n\tCLK_CON_DIV_CLKCMU_MFCMSCL_JPEG,\n\tCLK_CON_DIV_CLKCMU_MFCMSCL_M2M,\n\tCLK_CON_DIV_CLKCMU_MFCMSCL_MCSC,\n\tCLK_CON_DIV_CLKCMU_MFCMSCL_MFC,\n\tCLK_CON_DIV_CLKCMU_PERI_BUS,\n\tCLK_CON_DIV_CLKCMU_PERI_IP,\n\tCLK_CON_DIV_CLKCMU_PERI_UART,\n\tCLK_CON_DIV_PLL_SHARED0_DIV2,\n\tCLK_CON_DIV_PLL_SHARED0_DIV3,\n\tCLK_CON_DIV_PLL_SHARED0_DIV4,\n\tCLK_CON_DIV_PLL_SHARED1_DIV2,\n\tCLK_CON_DIV_PLL_SHARED1_DIV3,\n\tCLK_CON_DIV_PLL_SHARED1_DIV4,\n\tCLK_CON_GAT_GATE_CLKCMU_APM_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_AUD,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_CCI,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD,\n\tCLK_CON_GAT_GATE_CLKCMU_CORE_SSS,\n\tCLK_CON_GAT_GATE_CLKCMU_DPU,\n\tCLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH,\n\tCLK_CON_GAT_GATE_CLKCMU_HSI_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD,\n\tCLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD,\n\tCLK_CON_GAT_GATE_CLKCMU_IS_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_IS_GDC,\n\tCLK_CON_GAT_GATE_CLKCMU_IS_ITP,\n\tCLK_CON_GAT_GATE_CLKCMU_IS_VRA,\n\tCLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG,\n\tCLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M,\n\tCLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC,\n\tCLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_IP,\n\tCLK_CON_GAT_GATE_CLKCMU_PERI_UART,\n};\n\n \nstatic const struct samsung_pll_clock top_pll_clks[] __initconst = {\n\t \n\tPLL(pll_0822x, CLK_FOUT_SHARED0_PLL, \"fout_shared0_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED0, PLL_CON3_PLL_SHARED0,\n\t    NULL),\n\tPLL(pll_0822x, CLK_FOUT_SHARED1_PLL, \"fout_shared1_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_SHARED1, PLL_CON3_PLL_SHARED1,\n\t    NULL),\n\tPLL(pll_0831x, CLK_FOUT_MMC_PLL, \"fout_mmc_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_MMC, PLL_CON3_PLL_MMC, NULL),\n};\n\n \nPNAME(mout_shared0_pll_p)\t= { \"oscclk\", \"fout_shared0_pll\" };\nPNAME(mout_shared1_pll_p)\t= { \"oscclk\", \"fout_shared1_pll\" };\nPNAME(mout_mmc_pll_p)\t\t= { \"oscclk\", \"fout_mmc_pll\" };\n \nPNAME(mout_clkcmu_apm_bus_p)\t= { \"dout_shared0_div4\", \"pll_shared1_div4\" };\n \nPNAME(mout_aud_p)\t\t= { \"fout_shared1_pll\", \"dout_shared0_div2\",\n\t\t\t\t    \"dout_shared1_div2\", \"dout_shared0_div3\" };\n \nPNAME(mout_core_bus_p)\t\t= { \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"dout_shared0_div4\" };\nPNAME(mout_core_cci_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\nPNAME(mout_core_mmc_embd_p)\t= { \"oscclk\", \"dout_shared0_div2\",\n\t\t\t\t    \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"mout_mmc_pll\",\n\t\t\t\t    \"oscclk\", \"oscclk\" };\nPNAME(mout_core_sss_p)\t\t= { \"dout_shared0_div3\", \"dout_shared1_div3\",\n\t\t\t\t    \"dout_shared0_div4\", \"dout_shared1_div4\" };\n \nPNAME(mout_g3d_switch_p)\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\n \nPNAME(mout_hsi_bus_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\" };\nPNAME(mout_hsi_mmc_card_p)\t= { \"oscclk\", \"dout_shared0_div2\",\n\t\t\t\t    \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"mout_mmc_pll\",\n\t\t\t\t    \"oscclk\", \"oscclk\" };\nPNAME(mout_hsi_usb20drd_p)\t= { \"oscclk\", \"dout_shared0_div4\",\n\t\t\t\t    \"dout_shared1_div4\", \"oscclk\" };\n \nPNAME(mout_is_bus_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\nPNAME(mout_is_itp_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\nPNAME(mout_is_vra_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\nPNAME(mout_is_gdc_p)\t\t= { \"dout_shared0_div2\", \"dout_shared1_div2\",\n\t\t\t\t    \"dout_shared0_div3\", \"dout_shared1_div3\" };\n \nPNAME(mout_mfcmscl_mfc_p)\t= { \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"dout_shared0_div4\" };\nPNAME(mout_mfcmscl_m2m_p)\t= { \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"dout_shared0_div4\" };\nPNAME(mout_mfcmscl_mcsc_p)\t= { \"dout_shared1_div2\", \"dout_shared0_div3\",\n\t\t\t\t    \"dout_shared1_div3\", \"dout_shared0_div4\" };\nPNAME(mout_mfcmscl_jpeg_p)\t= { \"dout_shared0_div3\", \"dout_shared1_div3\",\n\t\t\t\t    \"dout_shared0_div4\", \"dout_shared1_div4\" };\n \nPNAME(mout_peri_bus_p)\t\t= { \"dout_shared0_div4\", \"dout_shared1_div4\" };\nPNAME(mout_peri_uart_p)\t\t= { \"oscclk\", \"dout_shared0_div4\",\n\t\t\t\t    \"dout_shared1_div4\", \"oscclk\" };\nPNAME(mout_peri_ip_p)\t\t= { \"oscclk\", \"dout_shared0_div4\",\n\t\t\t\t    \"dout_shared1_div4\", \"oscclk\" };\n \nPNAME(mout_dpu_p)\t\t= { \"dout_shared0_div3\", \"dout_shared1_div3\",\n\t\t\t\t    \"dout_shared0_div4\", \"dout_shared1_div4\" };\n\nstatic const struct samsung_mux_clock top_mux_clks[] __initconst = {\n\t \n\tMUX(CLK_MOUT_SHARED0_PLL, \"mout_shared0_pll\", mout_shared0_pll_p,\n\t    PLL_CON0_PLL_SHARED0, 4, 1),\n\tMUX(CLK_MOUT_SHARED1_PLL, \"mout_shared1_pll\", mout_shared1_pll_p,\n\t    PLL_CON0_PLL_SHARED1, 4, 1),\n\tMUX(CLK_MOUT_MMC_PLL, \"mout_mmc_pll\", mout_mmc_pll_p,\n\t    PLL_CON0_PLL_MMC, 4, 1),\n\n\t \n\tMUX(CLK_MOUT_CLKCMU_APM_BUS, \"mout_clkcmu_apm_bus\",\n\t    mout_clkcmu_apm_bus_p, CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0, 1),\n\n\t \n\tMUX(CLK_MOUT_AUD, \"mout_aud\", mout_aud_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_AUD, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_CORE_BUS, \"mout_core_bus\", mout_core_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0, 2),\n\tMUX(CLK_MOUT_CORE_CCI, \"mout_core_cci\", mout_core_cci_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_CCI, 0, 2),\n\tMUX(CLK_MOUT_CORE_MMC_EMBD, \"mout_core_mmc_embd\", mout_core_mmc_embd_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_MMC_EMBD, 0, 3),\n\tMUX(CLK_MOUT_CORE_SSS, \"mout_core_sss\", mout_core_sss_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_CORE_SSS, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_DPU, \"mout_dpu\", mout_dpu_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_DPU, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_G3D_SWITCH, \"mout_g3d_switch\", mout_g3d_switch_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_G3D_SWITCH, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_HSI_BUS, \"mout_hsi_bus\", mout_hsi_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_HSI_BUS, 0, 1),\n\tMUX(CLK_MOUT_HSI_MMC_CARD, \"mout_hsi_mmc_card\", mout_hsi_mmc_card_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_HSI_MMC_CARD, 0, 3),\n\tMUX(CLK_MOUT_HSI_USB20DRD, \"mout_hsi_usb20drd\", mout_hsi_usb20drd_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_HSI_USB20DRD, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_IS_BUS, \"mout_is_bus\", mout_is_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_IS_BUS, 0, 2),\n\tMUX(CLK_MOUT_IS_ITP, \"mout_is_itp\", mout_is_itp_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_IS_ITP, 0, 2),\n\tMUX(CLK_MOUT_IS_VRA, \"mout_is_vra\", mout_is_vra_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_IS_VRA, 0, 2),\n\tMUX(CLK_MOUT_IS_GDC, \"mout_is_gdc\", mout_is_gdc_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_IS_GDC, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_MFCMSCL_MFC, \"mout_mfcmscl_mfc\", mout_mfcmscl_mfc_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC, 0, 2),\n\tMUX(CLK_MOUT_MFCMSCL_M2M, \"mout_mfcmscl_m2m\", mout_mfcmscl_m2m_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_M2M, 0, 2),\n\tMUX(CLK_MOUT_MFCMSCL_MCSC, \"mout_mfcmscl_mcsc\", mout_mfcmscl_mcsc_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MCSC, 0, 2),\n\tMUX(CLK_MOUT_MFCMSCL_JPEG, \"mout_mfcmscl_jpeg\", mout_mfcmscl_jpeg_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_JPEG, 0, 2),\n\n\t \n\tMUX(CLK_MOUT_PERI_BUS, \"mout_peri_bus\", mout_peri_bus_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_BUS, 0, 1),\n\tMUX(CLK_MOUT_PERI_UART, \"mout_peri_uart\", mout_peri_uart_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_UART, 0, 2),\n\tMUX(CLK_MOUT_PERI_IP, \"mout_peri_ip\", mout_peri_ip_p,\n\t    CLK_CON_MUX_MUX_CLKCMU_PERI_IP, 0, 2),\n};\n\nstatic const struct samsung_div_clock top_div_clks[] __initconst = {\n\t \n\tDIV(CLK_DOUT_SHARED0_DIV3, \"dout_shared0_div3\", \"mout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV3, 0, 2),\n\tDIV(CLK_DOUT_SHARED0_DIV2, \"dout_shared0_div2\", \"mout_shared0_pll\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV2, 0, 1),\n\tDIV(CLK_DOUT_SHARED1_DIV3, \"dout_shared1_div3\", \"mout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV3, 0, 2),\n\tDIV(CLK_DOUT_SHARED1_DIV2, \"dout_shared1_div2\", \"mout_shared1_pll\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV2, 0, 1),\n\tDIV(CLK_DOUT_SHARED0_DIV4, \"dout_shared0_div4\", \"dout_shared0_div2\",\n\t    CLK_CON_DIV_PLL_SHARED0_DIV4, 0, 1),\n\tDIV(CLK_DOUT_SHARED1_DIV4, \"dout_shared1_div4\", \"dout_shared1_div2\",\n\t    CLK_CON_DIV_PLL_SHARED1_DIV4, 0, 1),\n\n\t \n\tDIV(CLK_DOUT_CLKCMU_APM_BUS, \"dout_clkcmu_apm_bus\",\n\t    \"gout_clkcmu_apm_bus\", CLK_CON_DIV_CLKCMU_APM_BUS, 0, 3),\n\n\t \n\tDIV(CLK_DOUT_AUD, \"dout_aud\", \"gout_aud\",\n\t    CLK_CON_DIV_CLKCMU_AUD, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_CORE_BUS, \"dout_core_bus\", \"gout_core_bus\",\n\t    CLK_CON_DIV_CLKCMU_CORE_BUS, 0, 4),\n\tDIV(CLK_DOUT_CORE_CCI, \"dout_core_cci\", \"gout_core_cci\",\n\t    CLK_CON_DIV_CLKCMU_CORE_CCI, 0, 4),\n\tDIV(CLK_DOUT_CORE_MMC_EMBD, \"dout_core_mmc_embd\", \"gout_core_mmc_embd\",\n\t    CLK_CON_DIV_CLKCMU_CORE_MMC_EMBD, 0, 9),\n\tDIV(CLK_DOUT_CORE_SSS, \"dout_core_sss\", \"gout_core_sss\",\n\t    CLK_CON_DIV_CLKCMU_CORE_SSS, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_DPU, \"dout_dpu\", \"gout_dpu\",\n\t    CLK_CON_DIV_CLKCMU_DPU, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_G3D_SWITCH, \"dout_g3d_switch\", \"gout_g3d_switch\",\n\t    CLK_CON_DIV_CLKCMU_G3D_SWITCH, 0, 3),\n\n\t \n\tDIV(CLK_DOUT_HSI_BUS, \"dout_hsi_bus\", \"gout_hsi_bus\",\n\t    CLK_CON_DIV_CLKCMU_HSI_BUS, 0, 4),\n\tDIV(CLK_DOUT_HSI_MMC_CARD, \"dout_hsi_mmc_card\", \"gout_hsi_mmc_card\",\n\t    CLK_CON_DIV_CLKCMU_HSI_MMC_CARD, 0, 9),\n\tDIV(CLK_DOUT_HSI_USB20DRD, \"dout_hsi_usb20drd\", \"gout_hsi_usb20drd\",\n\t    CLK_CON_DIV_CLKCMU_HSI_USB20DRD, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_IS_BUS, \"dout_is_bus\", \"gout_is_bus\",\n\t    CLK_CON_DIV_CLKCMU_IS_BUS, 0, 4),\n\tDIV(CLK_DOUT_IS_ITP, \"dout_is_itp\", \"gout_is_itp\",\n\t    CLK_CON_DIV_CLKCMU_IS_ITP, 0, 4),\n\tDIV(CLK_DOUT_IS_VRA, \"dout_is_vra\", \"gout_is_vra\",\n\t    CLK_CON_DIV_CLKCMU_IS_VRA, 0, 4),\n\tDIV(CLK_DOUT_IS_GDC, \"dout_is_gdc\", \"gout_is_gdc\",\n\t    CLK_CON_DIV_CLKCMU_IS_GDC, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_MFCMSCL_MFC, \"dout_mfcmscl_mfc\", \"gout_mfcmscl_mfc\",\n\t    CLK_CON_DIV_CLKCMU_MFCMSCL_MFC, 0, 4),\n\tDIV(CLK_DOUT_MFCMSCL_M2M, \"dout_mfcmscl_m2m\", \"gout_mfcmscl_m2m\",\n\t    CLK_CON_DIV_CLKCMU_MFCMSCL_M2M, 0, 4),\n\tDIV(CLK_DOUT_MFCMSCL_MCSC, \"dout_mfcmscl_mcsc\", \"gout_mfcmscl_mcsc\",\n\t    CLK_CON_DIV_CLKCMU_MFCMSCL_MCSC, 0, 4),\n\tDIV(CLK_DOUT_MFCMSCL_JPEG, \"dout_mfcmscl_jpeg\", \"gout_mfcmscl_jpeg\",\n\t    CLK_CON_DIV_CLKCMU_MFCMSCL_JPEG, 0, 4),\n\n\t \n\tDIV(CLK_DOUT_PERI_BUS, \"dout_peri_bus\", \"gout_peri_bus\",\n\t    CLK_CON_DIV_CLKCMU_PERI_BUS, 0, 4),\n\tDIV(CLK_DOUT_PERI_UART, \"dout_peri_uart\", \"gout_peri_uart\",\n\t    CLK_CON_DIV_CLKCMU_PERI_UART, 0, 4),\n\tDIV(CLK_DOUT_PERI_IP, \"dout_peri_ip\", \"gout_peri_ip\",\n\t    CLK_CON_DIV_CLKCMU_PERI_IP, 0, 4),\n};\n\nstatic const struct samsung_gate_clock top_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_CORE_BUS, \"gout_core_bus\", \"mout_core_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_CORE_CCI, \"gout_core_cci\", \"mout_core_cci\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_CCI, 21, 0, 0),\n\tGATE(CLK_GOUT_CORE_MMC_EMBD, \"gout_core_mmc_embd\", \"mout_core_mmc_embd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_MMC_EMBD, 21, 0, 0),\n\tGATE(CLK_GOUT_CORE_SSS, \"gout_core_sss\", \"mout_core_sss\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CORE_SSS, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_CLKCMU_APM_BUS, \"gout_clkcmu_apm_bus\",\n\t     \"mout_clkcmu_apm_bus\", CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_AUD, \"gout_aud\", \"mout_aud\",\n\t     CLK_CON_GAT_GATE_CLKCMU_AUD, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_DPU, \"gout_dpu\", \"mout_dpu\",\n\t     CLK_CON_GAT_GATE_CLKCMU_DPU, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_G3D_SWITCH, \"gout_g3d_switch\", \"mout_g3d_switch\",\n\t     CLK_CON_GAT_GATE_CLKCMU_G3D_SWITCH, 21, 0, 0),\n\n\t \n\tGATE(CLK_GOUT_HSI_BUS, \"gout_hsi_bus\", \"mout_hsi_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_HSI_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI_MMC_CARD, \"gout_hsi_mmc_card\", \"mout_hsi_mmc_card\",\n\t     CLK_CON_GAT_GATE_CLKCMU_HSI_MMC_CARD, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI_USB20DRD, \"gout_hsi_usb20drd\", \"mout_hsi_usb20drd\",\n\t     CLK_CON_GAT_GATE_CLKCMU_HSI_USB20DRD, 21, 0, 0),\n\n\t \n\t \n\tGATE(CLK_GOUT_IS_BUS, \"gout_is_bus\", \"mout_is_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_IS_BUS, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_IS_ITP, \"gout_is_itp\", \"mout_is_itp\",\n\t     CLK_CON_GAT_GATE_CLKCMU_IS_ITP, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_IS_VRA, \"gout_is_vra\", \"mout_is_vra\",\n\t     CLK_CON_GAT_GATE_CLKCMU_IS_VRA, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_IS_GDC, \"gout_is_gdc\", \"mout_is_gdc\",\n\t     CLK_CON_GAT_GATE_CLKCMU_IS_GDC, 21, CLK_IS_CRITICAL, 0),\n\n\t \n\t \n\tGATE(CLK_GOUT_MFCMSCL_MFC, \"gout_mfcmscl_mfc\", \"mout_mfcmscl_mfc\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_MFCMSCL_M2M, \"gout_mfcmscl_m2m\", \"mout_mfcmscl_m2m\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_M2M, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_MFCMSCL_MCSC, \"gout_mfcmscl_mcsc\", \"mout_mfcmscl_mcsc\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MCSC, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_MFCMSCL_JPEG, \"gout_mfcmscl_jpeg\", \"mout_mfcmscl_jpeg\",\n\t     CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_JPEG, 21, CLK_IS_CRITICAL, 0),\n\n\t \n\tGATE(CLK_GOUT_PERI_BUS, \"gout_peri_bus\", \"mout_peri_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_UART, \"gout_peri_uart\", \"mout_peri_uart\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_UART, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_IP, \"gout_peri_ip\", \"mout_peri_ip\",\n\t     CLK_CON_GAT_GATE_CLKCMU_PERI_IP, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info top_cmu_info __initconst = {\n\t.pll_clks\t\t= top_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(top_pll_clks),\n\t.mux_clks\t\t= top_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(top_mux_clks),\n\t.div_clks\t\t= top_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(top_div_clks),\n\t.gate_clks\t\t= top_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(top_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_TOP,\n\t.clk_regs\t\t= top_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(top_clk_regs),\n};\n\nstatic void __init exynos850_cmu_top_init(struct device_node *np)\n{\n\texynos_arm64_register_cmu(NULL, np, &top_cmu_info);\n}\n\n \nCLK_OF_DECLARE(exynos850_cmu_top, \"samsung,exynos850-cmu-top\",\n\t       exynos850_cmu_top_init);\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_APM_BUS_USER\t\t0x0600\n#define PLL_CON0_MUX_CLK_RCO_APM_I3C_USER\t\t0x0610\n#define PLL_CON0_MUX_CLK_RCO_APM_USER\t\t\t0x0620\n#define PLL_CON0_MUX_DLL_USER\t\t\t\t0x0630\n#define CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS\t\t\t0x1000\n#define CLK_CON_MUX_MUX_CLK_APM_BUS\t\t\t0x1004\n#define CLK_CON_MUX_MUX_CLK_APM_I3C\t\t\t0x1008\n#define CLK_CON_DIV_CLKCMU_CHUB_BUS\t\t\t0x1800\n#define CLK_CON_DIV_DIV_CLK_APM_BUS\t\t\t0x1804\n#define CLK_CON_DIV_DIV_CLK_APM_I3C\t\t\t0x1808\n#define CLK_CON_GAT_CLKCMU_CMGP_BUS\t\t\t0x2000\n#define CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS\t\t0x2014\n#define CLK_CON_GAT_GOUT_APM_APBIF_GPIO_ALIVE_PCLK\t0x2018\n#define CLK_CON_GAT_GOUT_APM_APBIF_PMU_ALIVE_PCLK\t0x2020\n#define CLK_CON_GAT_GOUT_APM_APBIF_RTC_PCLK\t\t0x2024\n#define CLK_CON_GAT_GOUT_APM_APBIF_TOP_RTC_PCLK\t\t0x2028\n#define CLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_PCLK\t0x2034\n#define CLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_SCLK\t0x2038\n#define CLK_CON_GAT_GOUT_APM_SPEEDY_APM_PCLK\t\t0x20bc\n#define CLK_CON_GAT_GOUT_APM_SYSREG_APM_PCLK\t\t0x20c0\n\nstatic const unsigned long apm_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_APM_BUS_USER,\n\tPLL_CON0_MUX_CLK_RCO_APM_I3C_USER,\n\tPLL_CON0_MUX_CLK_RCO_APM_USER,\n\tPLL_CON0_MUX_DLL_USER,\n\tCLK_CON_MUX_MUX_CLKCMU_CHUB_BUS,\n\tCLK_CON_MUX_MUX_CLK_APM_BUS,\n\tCLK_CON_MUX_MUX_CLK_APM_I3C,\n\tCLK_CON_DIV_CLKCMU_CHUB_BUS,\n\tCLK_CON_DIV_DIV_CLK_APM_BUS,\n\tCLK_CON_DIV_DIV_CLK_APM_I3C,\n\tCLK_CON_GAT_CLKCMU_CMGP_BUS,\n\tCLK_CON_GAT_GATE_CLKCMU_CHUB_BUS,\n\tCLK_CON_GAT_GOUT_APM_APBIF_GPIO_ALIVE_PCLK,\n\tCLK_CON_GAT_GOUT_APM_APBIF_PMU_ALIVE_PCLK,\n\tCLK_CON_GAT_GOUT_APM_APBIF_RTC_PCLK,\n\tCLK_CON_GAT_GOUT_APM_APBIF_TOP_RTC_PCLK,\n\tCLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_PCLK,\n\tCLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_SCLK,\n\tCLK_CON_GAT_GOUT_APM_SPEEDY_APM_PCLK,\n\tCLK_CON_GAT_GOUT_APM_SYSREG_APM_PCLK,\n};\n\n \nPNAME(mout_apm_bus_user_p)\t= { \"oscclk_rco_apm\", \"dout_clkcmu_apm_bus\" };\nPNAME(mout_rco_apm_i3c_user_p)\t= { \"oscclk_rco_apm\", \"clk_rco_i3c_pmic\" };\nPNAME(mout_rco_apm_user_p)\t= { \"oscclk_rco_apm\", \"clk_rco_apm__alv\" };\nPNAME(mout_dll_user_p)\t\t= { \"oscclk_rco_apm\", \"clk_dll_dco\" };\nPNAME(mout_clkcmu_chub_bus_p)\t= { \"mout_apm_bus_user\", \"mout_dll_user\" };\nPNAME(mout_apm_bus_p)\t\t= { \"mout_rco_apm_user\", \"mout_apm_bus_user\",\n\t\t\t\t    \"mout_dll_user\", \"oscclk_rco_apm\" };\nPNAME(mout_apm_i3c_p)\t\t= { \"dout_apm_i3c\", \"mout_rco_apm_i3c_user\" };\n\nstatic const struct samsung_fixed_rate_clock apm_fixed_clks[] __initconst = {\n\tFRATE(CLK_RCO_I3C_PMIC, \"clk_rco_i3c_pmic\", NULL, 0, 491520000),\n\tFRATE(OSCCLK_RCO_APM, \"oscclk_rco_apm\", NULL, 0, 24576000),\n\tFRATE(CLK_RCO_APM__ALV, \"clk_rco_apm__alv\", NULL, 0, 49152000),\n\tFRATE(CLK_DLL_DCO, \"clk_dll_dco\", NULL, 0, 360000000),\n};\n\nstatic const struct samsung_mux_clock apm_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_APM_BUS_USER, \"mout_apm_bus_user\", mout_apm_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_RCO_APM_I3C_USER, \"mout_rco_apm_i3c_user\",\n\t    mout_rco_apm_i3c_user_p, PLL_CON0_MUX_CLK_RCO_APM_I3C_USER, 4, 1),\n\tMUX(CLK_MOUT_RCO_APM_USER, \"mout_rco_apm_user\", mout_rco_apm_user_p,\n\t    PLL_CON0_MUX_CLK_RCO_APM_USER, 4, 1),\n\tMUX(CLK_MOUT_DLL_USER, \"mout_dll_user\", mout_dll_user_p,\n\t    PLL_CON0_MUX_DLL_USER, 4, 1),\n\tMUX(CLK_MOUT_CLKCMU_CHUB_BUS, \"mout_clkcmu_chub_bus\",\n\t    mout_clkcmu_chub_bus_p, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS, 0, 1),\n\tMUX(CLK_MOUT_APM_BUS, \"mout_apm_bus\", mout_apm_bus_p,\n\t    CLK_CON_MUX_MUX_CLK_APM_BUS, 0, 2),\n\tMUX(CLK_MOUT_APM_I3C, \"mout_apm_i3c\", mout_apm_i3c_p,\n\t    CLK_CON_MUX_MUX_CLK_APM_I3C, 0, 1),\n};\n\nstatic const struct samsung_div_clock apm_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_CLKCMU_CHUB_BUS, \"dout_clkcmu_chub_bus\",\n\t    \"gout_clkcmu_chub_bus\",\n\t    CLK_CON_DIV_CLKCMU_CHUB_BUS, 0, 3),\n\tDIV(CLK_DOUT_APM_BUS, \"dout_apm_bus\", \"mout_apm_bus\",\n\t    CLK_CON_DIV_DIV_CLK_APM_BUS, 0, 3),\n\tDIV(CLK_DOUT_APM_I3C, \"dout_apm_i3c\", \"mout_apm_bus\",\n\t    CLK_CON_DIV_DIV_CLK_APM_I3C, 0, 3),\n};\n\nstatic const struct samsung_gate_clock apm_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_CLKCMU_CMGP_BUS, \"gout_clkcmu_cmgp_bus\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_CLKCMU_CMGP_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_CLKCMU_CHUB_BUS, \"gout_clkcmu_chub_bus\",\n\t     \"mout_clkcmu_chub_bus\",\n\t     CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS, 21, 0, 0),\n\tGATE(CLK_GOUT_RTC_PCLK, \"gout_rtc_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_APBIF_RTC_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_TOP_RTC_PCLK, \"gout_top_rtc_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_APBIF_TOP_RTC_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I3C_PCLK, \"gout_i3c_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I3C_SCLK, \"gout_i3c_sclk\", \"mout_apm_i3c\",\n\t     CLK_CON_GAT_GOUT_APM_I3C_APM_PMIC_I_SCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPEEDY_PCLK, \"gout_speedy_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_SPEEDY_APM_PCLK, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_GPIO_ALIVE_PCLK, \"gout_gpio_alive_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_APBIF_GPIO_ALIVE_PCLK, 21, CLK_IGNORE_UNUSED,\n\t     0),\n\tGATE(CLK_GOUT_PMU_ALIVE_PCLK, \"gout_pmu_alive_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_APBIF_PMU_ALIVE_PCLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_SYSREG_APM_PCLK, \"gout_sysreg_apm_pclk\", \"dout_apm_bus\",\n\t     CLK_CON_GAT_GOUT_APM_SYSREG_APM_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info apm_cmu_info __initconst = {\n\t.mux_clks\t\t= apm_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(apm_mux_clks),\n\t.div_clks\t\t= apm_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(apm_div_clks),\n\t.gate_clks\t\t= apm_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(apm_gate_clks),\n\t.fixed_clks\t\t= apm_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(apm_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_APM,\n\t.clk_regs\t\t= apm_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(apm_clk_regs),\n\t.clk_name\t\t= \"dout_clkcmu_apm_bus\",\n};\n\n \n\n#define PLL_LOCKTIME_PLL_AUD\t\t\t0x0000\n#define PLL_CON0_PLL_AUD\t\t\t0x0100\n#define PLL_CON3_PLL_AUD\t\t\t0x010c\n#define PLL_CON0_MUX_CLKCMU_AUD_CPU_USER\t0x0600\n#define PLL_CON0_MUX_TICK_USB_USER\t\t0x0610\n#define CLK_CON_MUX_MUX_CLK_AUD_CPU\t\t0x1000\n#define CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH\t\t0x1004\n#define CLK_CON_MUX_MUX_CLK_AUD_FM\t\t0x1008\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF0\t\t0x100c\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF1\t\t0x1010\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF2\t\t0x1014\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF3\t\t0x1018\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF4\t\t0x101c\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF5\t\t0x1020\n#define CLK_CON_MUX_MUX_CLK_AUD_UAIF6\t\t0x1024\n#define CLK_CON_DIV_DIV_CLK_AUD_MCLK\t\t0x1800\n#define CLK_CON_DIV_DIV_CLK_AUD_AUDIF\t\t0x1804\n#define CLK_CON_DIV_DIV_CLK_AUD_BUSD\t\t0x1808\n#define CLK_CON_DIV_DIV_CLK_AUD_BUSP\t\t0x180c\n#define CLK_CON_DIV_DIV_CLK_AUD_CNT\t\t0x1810\n#define CLK_CON_DIV_DIV_CLK_AUD_CPU\t\t0x1814\n#define CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK\t0x1818\n#define CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG\t0x181c\n#define CLK_CON_DIV_DIV_CLK_AUD_FM\t\t0x1820\n#define CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY\t\t0x1824\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF0\t\t0x1828\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF1\t\t0x182c\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF2\t\t0x1830\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF3\t\t0x1834\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF4\t\t0x1838\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF5\t\t0x183c\n#define CLK_CON_DIV_DIV_CLK_AUD_UAIF6\t\t0x1840\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_CNT\t0x2000\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF0\t0x2004\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF1\t0x2008\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF2\t0x200c\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF3\t0x2010\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF4\t0x2014\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF5\t0x2018\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF6\t0x201c\n#define CLK_CON_GAT_CLK_AUD_CMU_AUD_PCLK\t0x2020\n#define CLK_CON_GAT_GOUT_AUD_ABOX_ACLK\t\t0x2048\n#define CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_SPDY\t0x204c\n#define CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_ASB\t0x2050\n#define CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_CA32\t0x2054\n#define CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_DAP\t0x2058\n#define CLK_CON_GAT_GOUT_AUD_CODEC_MCLK\t\t0x206c\n#define CLK_CON_GAT_GOUT_AUD_TZPC_PCLK\t\t0x2070\n#define CLK_CON_GAT_GOUT_AUD_GPIO_PCLK\t\t0x2074\n#define CLK_CON_GAT_GOUT_AUD_PPMU_ACLK\t\t0x2088\n#define CLK_CON_GAT_GOUT_AUD_PPMU_PCLK\t\t0x208c\n#define CLK_CON_GAT_GOUT_AUD_SYSMMU_CLK_S1\t0x20b4\n#define CLK_CON_GAT_GOUT_AUD_SYSREG_PCLK\t0x20b8\n#define CLK_CON_GAT_GOUT_AUD_WDT_PCLK\t\t0x20bc\n\nstatic const unsigned long aud_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_AUD,\n\tPLL_CON0_PLL_AUD,\n\tPLL_CON3_PLL_AUD,\n\tPLL_CON0_MUX_CLKCMU_AUD_CPU_USER,\n\tPLL_CON0_MUX_TICK_USB_USER,\n\tCLK_CON_MUX_MUX_CLK_AUD_CPU,\n\tCLK_CON_MUX_MUX_CLK_AUD_CPU_HCH,\n\tCLK_CON_MUX_MUX_CLK_AUD_FM,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF0,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF1,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF2,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF3,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF4,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF5,\n\tCLK_CON_MUX_MUX_CLK_AUD_UAIF6,\n\tCLK_CON_DIV_DIV_CLK_AUD_MCLK,\n\tCLK_CON_DIV_DIV_CLK_AUD_AUDIF,\n\tCLK_CON_DIV_DIV_CLK_AUD_BUSD,\n\tCLK_CON_DIV_DIV_CLK_AUD_BUSP,\n\tCLK_CON_DIV_DIV_CLK_AUD_CNT,\n\tCLK_CON_DIV_DIV_CLK_AUD_CPU,\n\tCLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK,\n\tCLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG,\n\tCLK_CON_DIV_DIV_CLK_AUD_FM,\n\tCLK_CON_DIV_DIV_CLK_AUD_FM_SPDY,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF0,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF1,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF2,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF3,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF4,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF5,\n\tCLK_CON_DIV_DIV_CLK_AUD_UAIF6,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_CNT,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF0,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF1,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF2,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF3,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF4,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF5,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF6,\n\tCLK_CON_GAT_CLK_AUD_CMU_AUD_PCLK,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_ACLK,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_BCLK_SPDY,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_CCLK_ASB,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_CCLK_CA32,\n\tCLK_CON_GAT_GOUT_AUD_ABOX_CCLK_DAP,\n\tCLK_CON_GAT_GOUT_AUD_CODEC_MCLK,\n\tCLK_CON_GAT_GOUT_AUD_TZPC_PCLK,\n\tCLK_CON_GAT_GOUT_AUD_GPIO_PCLK,\n\tCLK_CON_GAT_GOUT_AUD_PPMU_ACLK,\n\tCLK_CON_GAT_GOUT_AUD_PPMU_PCLK,\n\tCLK_CON_GAT_GOUT_AUD_SYSMMU_CLK_S1,\n\tCLK_CON_GAT_GOUT_AUD_SYSREG_PCLK,\n\tCLK_CON_GAT_GOUT_AUD_WDT_PCLK,\n};\n\n \nPNAME(mout_aud_pll_p)\t\t= { \"oscclk\", \"fout_aud_pll\" };\nPNAME(mout_aud_cpu_user_p)\t= { \"oscclk\", \"dout_aud\" };\nPNAME(mout_aud_cpu_p)\t\t= { \"dout_aud_cpu\", \"mout_aud_cpu_user\" };\nPNAME(mout_aud_cpu_hch_p)\t= { \"mout_aud_cpu\", \"oscclk\" };\nPNAME(mout_aud_uaif0_p)\t\t= { \"dout_aud_uaif0\", \"ioclk_audiocdclk0\" };\nPNAME(mout_aud_uaif1_p)\t\t= { \"dout_aud_uaif1\", \"ioclk_audiocdclk1\" };\nPNAME(mout_aud_uaif2_p)\t\t= { \"dout_aud_uaif2\", \"ioclk_audiocdclk2\" };\nPNAME(mout_aud_uaif3_p)\t\t= { \"dout_aud_uaif3\", \"ioclk_audiocdclk3\" };\nPNAME(mout_aud_uaif4_p)\t\t= { \"dout_aud_uaif4\", \"ioclk_audiocdclk4\" };\nPNAME(mout_aud_uaif5_p)\t\t= { \"dout_aud_uaif5\", \"ioclk_audiocdclk5\" };\nPNAME(mout_aud_uaif6_p)\t\t= { \"dout_aud_uaif6\", \"ioclk_audiocdclk6\" };\nPNAME(mout_aud_tick_usb_user_p)\t= { \"oscclk\", \"tick_usb\" };\nPNAME(mout_aud_fm_p)\t\t= { \"oscclk\", \"dout_aud_fm_spdy\" };\n\n \nstatic const struct samsung_pll_clock aud_pll_clks[] __initconst = {\n\tPLL(pll_0831x, CLK_FOUT_AUD_PLL, \"fout_aud_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_AUD, PLL_CON3_PLL_AUD, NULL),\n};\n\nstatic const struct samsung_fixed_rate_clock aud_fixed_clks[] __initconst = {\n\tFRATE(IOCLK_AUDIOCDCLK0, \"ioclk_audiocdclk0\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK1, \"ioclk_audiocdclk1\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK2, \"ioclk_audiocdclk2\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK3, \"ioclk_audiocdclk3\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK4, \"ioclk_audiocdclk4\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK5, \"ioclk_audiocdclk5\", NULL, 0, 25000000),\n\tFRATE(IOCLK_AUDIOCDCLK6, \"ioclk_audiocdclk6\", NULL, 0, 25000000),\n\tFRATE(TICK_USB, \"tick_usb\", NULL, 0, 60000000),\n};\n\nstatic const struct samsung_mux_clock aud_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_AUD_PLL, \"mout_aud_pll\", mout_aud_pll_p,\n\t    PLL_CON0_PLL_AUD, 4, 1),\n\tMUX(CLK_MOUT_AUD_CPU_USER, \"mout_aud_cpu_user\", mout_aud_cpu_user_p,\n\t    PLL_CON0_MUX_CLKCMU_AUD_CPU_USER, 4, 1),\n\tMUX(CLK_MOUT_AUD_TICK_USB_USER, \"mout_aud_tick_usb_user\",\n\t    mout_aud_tick_usb_user_p,\n\t    PLL_CON0_MUX_TICK_USB_USER, 4, 1),\n\tMUX(CLK_MOUT_AUD_CPU, \"mout_aud_cpu\", mout_aud_cpu_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_CPU, 0, 1),\n\tMUX(CLK_MOUT_AUD_CPU_HCH, \"mout_aud_cpu_hch\", mout_aud_cpu_hch_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF0, \"mout_aud_uaif0\", mout_aud_uaif0_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF1, \"mout_aud_uaif1\", mout_aud_uaif1_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF2, \"mout_aud_uaif2\", mout_aud_uaif2_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF2, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF3, \"mout_aud_uaif3\", mout_aud_uaif3_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF3, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF4, \"mout_aud_uaif4\", mout_aud_uaif4_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF4, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF5, \"mout_aud_uaif5\", mout_aud_uaif5_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF5, 0, 1),\n\tMUX(CLK_MOUT_AUD_UAIF6, \"mout_aud_uaif6\", mout_aud_uaif6_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_UAIF6, 0, 1),\n\tMUX(CLK_MOUT_AUD_FM, \"mout_aud_fm\", mout_aud_fm_p,\n\t    CLK_CON_MUX_MUX_CLK_AUD_FM, 0, 1),\n};\n\nstatic const struct samsung_div_clock aud_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_AUD_CPU, \"dout_aud_cpu\", \"mout_aud_pll\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_CPU, 0, 4),\n\tDIV(CLK_DOUT_AUD_BUSD, \"dout_aud_busd\", \"mout_aud_pll\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_BUSD, 0, 4),\n\tDIV(CLK_DOUT_AUD_BUSP, \"dout_aud_busp\", \"mout_aud_pll\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_BUSP, 0, 4),\n\tDIV(CLK_DOUT_AUD_AUDIF, \"dout_aud_audif\", \"mout_aud_pll\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0, 9),\n\tDIV(CLK_DOUT_AUD_CPU_ACLK, \"dout_aud_cpu_aclk\", \"mout_aud_cpu_hch\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK, 0, 3),\n\tDIV(CLK_DOUT_AUD_CPU_PCLKDBG, \"dout_aud_cpu_pclkdbg\",\n\t    \"mout_aud_cpu_hch\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG, 0, 3),\n\tDIV(CLK_DOUT_AUD_MCLK, \"dout_aud_mclk\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_MCLK, 0, 2),\n\tDIV(CLK_DOUT_AUD_CNT, \"dout_aud_cnt\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_CNT, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF0, \"dout_aud_uaif0\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF1, \"dout_aud_uaif1\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF2, \"dout_aud_uaif2\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF3, \"dout_aud_uaif3\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF3, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF4, \"dout_aud_uaif4\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF4, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF5, \"dout_aud_uaif5\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF5, 0, 10),\n\tDIV(CLK_DOUT_AUD_UAIF6, \"dout_aud_uaif6\", \"dout_aud_audif\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_UAIF6, 0, 10),\n\tDIV(CLK_DOUT_AUD_FM_SPDY, \"dout_aud_fm_spdy\", \"mout_aud_tick_usb_user\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY, 0, 1),\n\tDIV(CLK_DOUT_AUD_FM, \"dout_aud_fm\", \"mout_aud_fm\",\n\t    CLK_CON_DIV_DIV_CLK_AUD_FM, 0, 10),\n};\n\nstatic const struct samsung_gate_clock aud_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_AUD_CMU_AUD_PCLK, \"gout_aud_cmu_aud_pclk\",\n\t     \"dout_aud_busd\",\n\t     CLK_CON_GAT_CLK_AUD_CMU_AUD_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_AUD_CA32_CCLK, \"gout_aud_ca32_cclk\", \"mout_aud_cpu_hch\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_CA32, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_ASB_CCLK, \"gout_aud_asb_cclk\", \"dout_aud_cpu_aclk\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_ASB, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_DAP_CCLK, \"gout_aud_dap_cclk\", \"dout_aud_cpu_pclkdbg\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_CCLK_DAP, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_AUD_ABOX_ACLK, \"gout_aud_abox_aclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_ACLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_AUD_GPIO_PCLK, \"gout_aud_gpio_pclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_GPIO_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_PPMU_ACLK, \"gout_aud_ppmu_aclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_PPMU_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_PPMU_PCLK, \"gout_aud_ppmu_pclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_PPMU_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_SYSMMU_CLK, \"gout_aud_sysmmu_clk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_SYSMMU_CLK_S1, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_SYSREG_PCLK, \"gout_aud_sysreg_pclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_SYSREG_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_WDT_PCLK, \"gout_aud_wdt_pclk\", \"dout_aud_busd\",\n\t     CLK_CON_GAT_GOUT_AUD_WDT_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_TZPC_PCLK, \"gout_aud_tzpc_pclk\", \"dout_aud_busp\",\n\t     CLK_CON_GAT_GOUT_AUD_TZPC_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_CODEC_MCLK, \"gout_aud_codec_mclk\", \"dout_aud_mclk\",\n\t     CLK_CON_GAT_GOUT_AUD_CODEC_MCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_CNT_BCLK, \"gout_aud_cnt_bclk\", \"dout_aud_cnt\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_CNT, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF0_BCLK, \"gout_aud_uaif0_bclk\", \"mout_aud_uaif0\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF0, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF1_BCLK, \"gout_aud_uaif1_bclk\", \"mout_aud_uaif1\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF1, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF2_BCLK, \"gout_aud_uaif2_bclk\", \"mout_aud_uaif2\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF2, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF3_BCLK, \"gout_aud_uaif3_bclk\", \"mout_aud_uaif3\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF3, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF4_BCLK, \"gout_aud_uaif4_bclk\", \"mout_aud_uaif4\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF4, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF5_BCLK, \"gout_aud_uaif5_bclk\", \"mout_aud_uaif5\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF5, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_UAIF6_BCLK, \"gout_aud_uaif6_bclk\", \"mout_aud_uaif6\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_UAIF6, 21, 0, 0),\n\tGATE(CLK_GOUT_AUD_SPDY_BCLK, \"gout_aud_spdy_bclk\", \"dout_aud_fm\",\n\t     CLK_CON_GAT_GOUT_AUD_ABOX_BCLK_SPDY, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info aud_cmu_info __initconst = {\n\t.pll_clks\t\t= aud_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(aud_pll_clks),\n\t.mux_clks\t\t= aud_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(aud_mux_clks),\n\t.div_clks\t\t= aud_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(aud_div_clks),\n\t.gate_clks\t\t= aud_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(aud_gate_clks),\n\t.fixed_clks\t\t= aud_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(aud_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_AUD,\n\t.clk_regs\t\t= aud_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(aud_clk_regs),\n\t.clk_name\t\t= \"dout_aud\",\n};\n\n \n\n \n#define CLK_CON_MUX_CLK_CMGP_ADC\t\t0x1000\n#define CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0\t0x1004\n#define CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1\t0x1008\n#define CLK_CON_DIV_DIV_CLK_CMGP_ADC\t\t0x1800\n#define CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0\t0x1804\n#define CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1\t0x1808\n#define CLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S0\t0x200c\n#define CLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S1\t0x2010\n#define CLK_CON_GAT_GOUT_CMGP_GPIO_PCLK\t\t0x2018\n#define CLK_CON_GAT_GOUT_CMGP_SYSREG_CMGP_PCLK\t0x2040\n#define CLK_CON_GAT_GOUT_CMGP_USI_CMGP0_IPCLK\t0x2044\n#define CLK_CON_GAT_GOUT_CMGP_USI_CMGP0_PCLK\t0x2048\n#define CLK_CON_GAT_GOUT_CMGP_USI_CMGP1_IPCLK\t0x204c\n#define CLK_CON_GAT_GOUT_CMGP_USI_CMGP1_PCLK\t0x2050\n\nstatic const unsigned long cmgp_clk_regs[] __initconst = {\n\tCLK_CON_MUX_CLK_CMGP_ADC,\n\tCLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0,\n\tCLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1,\n\tCLK_CON_DIV_DIV_CLK_CMGP_ADC,\n\tCLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0,\n\tCLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1,\n\tCLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S0,\n\tCLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S1,\n\tCLK_CON_GAT_GOUT_CMGP_GPIO_PCLK,\n\tCLK_CON_GAT_GOUT_CMGP_SYSREG_CMGP_PCLK,\n\tCLK_CON_GAT_GOUT_CMGP_USI_CMGP0_IPCLK,\n\tCLK_CON_GAT_GOUT_CMGP_USI_CMGP0_PCLK,\n\tCLK_CON_GAT_GOUT_CMGP_USI_CMGP1_IPCLK,\n\tCLK_CON_GAT_GOUT_CMGP_USI_CMGP1_PCLK,\n};\n\n \nPNAME(mout_cmgp_usi0_p)\t= { \"clk_rco_cmgp\", \"gout_clkcmu_cmgp_bus\" };\nPNAME(mout_cmgp_usi1_p)\t= { \"clk_rco_cmgp\", \"gout_clkcmu_cmgp_bus\" };\nPNAME(mout_cmgp_adc_p)\t= { \"oscclk\", \"dout_cmgp_adc\" };\n\nstatic const struct samsung_fixed_rate_clock cmgp_fixed_clks[] __initconst = {\n\tFRATE(CLK_RCO_CMGP, \"clk_rco_cmgp\", NULL, 0, 49152000),\n};\n\nstatic const struct samsung_mux_clock cmgp_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_CMGP_ADC, \"mout_cmgp_adc\", mout_cmgp_adc_p,\n\t    CLK_CON_MUX_CLK_CMGP_ADC, 0, 1),\n\tMUX(CLK_MOUT_CMGP_USI0, \"mout_cmgp_usi0\", mout_cmgp_usi0_p,\n\t    CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP0, 0, 1),\n\tMUX(CLK_MOUT_CMGP_USI1, \"mout_cmgp_usi1\", mout_cmgp_usi1_p,\n\t    CLK_CON_MUX_MUX_CLK_CMGP_USI_CMGP1, 0, 1),\n};\n\nstatic const struct samsung_div_clock cmgp_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_CMGP_ADC, \"dout_cmgp_adc\", \"gout_clkcmu_cmgp_bus\",\n\t    CLK_CON_DIV_DIV_CLK_CMGP_ADC, 0, 4),\n\tDIV(CLK_DOUT_CMGP_USI0, \"dout_cmgp_usi0\", \"mout_cmgp_usi0\",\n\t    CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP0, 0, 5),\n\tDIV(CLK_DOUT_CMGP_USI1, \"dout_cmgp_usi1\", \"mout_cmgp_usi1\",\n\t    CLK_CON_DIV_DIV_CLK_CMGP_USI_CMGP1, 0, 5),\n};\n\nstatic const struct samsung_gate_clock cmgp_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_CMGP_ADC_S0_PCLK, \"gout_adc_s0_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S0, 21, 0, 0),\n\tGATE(CLK_GOUT_CMGP_ADC_S1_PCLK, \"gout_adc_s1_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_ADC_PCLK_S1, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_CMGP_GPIO_PCLK, \"gout_gpio_cmgp_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_GPIO_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_CMGP_USI0_IPCLK, \"gout_cmgp_usi0_ipclk\", \"dout_cmgp_usi0\",\n\t     CLK_CON_GAT_GOUT_CMGP_USI_CMGP0_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_CMGP_USI0_PCLK, \"gout_cmgp_usi0_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_USI_CMGP0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_CMGP_USI1_IPCLK, \"gout_cmgp_usi1_ipclk\", \"dout_cmgp_usi1\",\n\t     CLK_CON_GAT_GOUT_CMGP_USI_CMGP1_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_CMGP_USI1_PCLK, \"gout_cmgp_usi1_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_USI_CMGP1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SYSREG_CMGP_PCLK, \"gout_sysreg_cmgp_pclk\",\n\t     \"gout_clkcmu_cmgp_bus\",\n\t     CLK_CON_GAT_GOUT_CMGP_SYSREG_CMGP_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info cmgp_cmu_info __initconst = {\n\t.mux_clks\t\t= cmgp_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(cmgp_mux_clks),\n\t.div_clks\t\t= cmgp_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(cmgp_div_clks),\n\t.gate_clks\t\t= cmgp_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(cmgp_gate_clks),\n\t.fixed_clks\t\t= cmgp_fixed_clks,\n\t.nr_fixed_clks\t\t= ARRAY_SIZE(cmgp_fixed_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CMGP,\n\t.clk_regs\t\t= cmgp_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(cmgp_clk_regs),\n\t.clk_name\t\t= \"gout_clkcmu_cmgp_bus\",\n};\n\n \n\n \n#define PLL_LOCKTIME_PLL_G3D\t\t\t0x0000\n#define PLL_CON0_PLL_G3D\t\t\t0x0100\n#define PLL_CON3_PLL_G3D\t\t\t0x010c\n#define PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER\t0x0600\n#define CLK_CON_MUX_MUX_CLK_G3D_BUSD\t\t0x1000\n#define CLK_CON_DIV_DIV_CLK_G3D_BUSP\t\t0x1804\n#define CLK_CON_GAT_CLK_G3D_CMU_G3D_PCLK\t0x2000\n#define CLK_CON_GAT_CLK_G3D_GPU_CLK\t\t0x2004\n#define CLK_CON_GAT_GOUT_G3D_TZPC_PCLK\t\t0x200c\n#define CLK_CON_GAT_GOUT_G3D_GRAY2BIN_CLK\t0x2010\n#define CLK_CON_GAT_GOUT_G3D_BUSD_CLK\t\t0x2024\n#define CLK_CON_GAT_GOUT_G3D_BUSP_CLK\t\t0x2028\n#define CLK_CON_GAT_GOUT_G3D_SYSREG_PCLK\t0x202c\n\nstatic const unsigned long g3d_clk_regs[] __initconst = {\n\tPLL_LOCKTIME_PLL_G3D,\n\tPLL_CON0_PLL_G3D,\n\tPLL_CON3_PLL_G3D,\n\tPLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER,\n\tCLK_CON_MUX_MUX_CLK_G3D_BUSD,\n\tCLK_CON_DIV_DIV_CLK_G3D_BUSP,\n\tCLK_CON_GAT_CLK_G3D_CMU_G3D_PCLK,\n\tCLK_CON_GAT_CLK_G3D_GPU_CLK,\n\tCLK_CON_GAT_GOUT_G3D_TZPC_PCLK,\n\tCLK_CON_GAT_GOUT_G3D_GRAY2BIN_CLK,\n\tCLK_CON_GAT_GOUT_G3D_BUSD_CLK,\n\tCLK_CON_GAT_GOUT_G3D_BUSP_CLK,\n\tCLK_CON_GAT_GOUT_G3D_SYSREG_PCLK,\n};\n\n \nPNAME(mout_g3d_pll_p)\t\t= { \"oscclk\", \"fout_g3d_pll\" };\nPNAME(mout_g3d_switch_user_p)\t= { \"oscclk\", \"dout_g3d_switch\" };\nPNAME(mout_g3d_busd_p)\t\t= { \"mout_g3d_pll\", \"mout_g3d_switch_user\" };\n\n \nstatic const struct samsung_pll_clock g3d_pll_clks[] __initconst = {\n\tPLL(pll_0818x, CLK_FOUT_G3D_PLL, \"fout_g3d_pll\", \"oscclk\",\n\t    PLL_LOCKTIME_PLL_G3D, PLL_CON3_PLL_G3D, NULL),\n};\n\nstatic const struct samsung_mux_clock g3d_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_G3D_PLL, \"mout_g3d_pll\", mout_g3d_pll_p,\n\t    PLL_CON0_PLL_G3D, 4, 1),\n\tMUX(CLK_MOUT_G3D_SWITCH_USER, \"mout_g3d_switch_user\",\n\t    mout_g3d_switch_user_p,\n\t    PLL_CON0_MUX_CLKCMU_G3D_SWITCH_USER, 4, 1),\n\tMUX(CLK_MOUT_G3D_BUSD, \"mout_g3d_busd\", mout_g3d_busd_p,\n\t    CLK_CON_MUX_MUX_CLK_G3D_BUSD, 0, 1),\n};\n\nstatic const struct samsung_div_clock g3d_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_G3D_BUSP, \"dout_g3d_busp\", \"mout_g3d_busd\",\n\t    CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock g3d_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_G3D_CMU_G3D_PCLK, \"gout_g3d_cmu_g3d_pclk\",\n\t     \"dout_g3d_busp\",\n\t     CLK_CON_GAT_CLK_G3D_CMU_G3D_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_G3D_GPU_CLK, \"gout_g3d_gpu_clk\", \"mout_g3d_busd\",\n\t     CLK_CON_GAT_CLK_G3D_GPU_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_G3D_TZPC_PCLK, \"gout_g3d_tzpc_pclk\", \"dout_g3d_busp\",\n\t     CLK_CON_GAT_GOUT_G3D_TZPC_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_G3D_GRAY2BIN_CLK, \"gout_g3d_gray2bin_clk\",\n\t     \"mout_g3d_busd\",\n\t     CLK_CON_GAT_GOUT_G3D_GRAY2BIN_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_G3D_BUSD_CLK, \"gout_g3d_busd_clk\", \"mout_g3d_busd\",\n\t     CLK_CON_GAT_GOUT_G3D_BUSD_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_G3D_BUSP_CLK, \"gout_g3d_busp_clk\", \"dout_g3d_busp\",\n\t     CLK_CON_GAT_GOUT_G3D_BUSP_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_G3D_SYSREG_PCLK, \"gout_g3d_sysreg_pclk\", \"dout_g3d_busp\",\n\t     CLK_CON_GAT_GOUT_G3D_SYSREG_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info g3d_cmu_info __initconst = {\n\t.pll_clks\t\t= g3d_pll_clks,\n\t.nr_pll_clks\t\t= ARRAY_SIZE(g3d_pll_clks),\n\t.mux_clks\t\t= g3d_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(g3d_mux_clks),\n\t.div_clks\t\t= g3d_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(g3d_div_clks),\n\t.gate_clks\t\t= g3d_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(g3d_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_G3D,\n\t.clk_regs\t\t= g3d_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(g3d_clk_regs),\n\t.clk_name\t\t= \"dout_g3d_switch\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_HSI_BUS_USER\t\t\t0x0600\n#define PLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER\t\t\t0x0610\n#define PLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER\t\t\t0x0620\n#define CLK_CON_MUX_MUX_CLK_HSI_RTC\t\t\t\t0x1000\n#define CLK_CON_GAT_CLK_HSI_CMU_HSI_PCLK\t\t\t0x2000\n#define CLK_CON_GAT_HSI_USB20DRD_TOP_I_RTC_CLK__ALV\t\t0x2008\n#define CLK_CON_GAT_HSI_USB20DRD_TOP_I_REF_CLK_50\t\t0x200c\n#define CLK_CON_GAT_HSI_USB20DRD_TOP_I_PHY_REFCLK_26\t\t0x2010\n#define CLK_CON_GAT_GOUT_HSI_GPIO_HSI_PCLK\t\t\t0x2018\n#define CLK_CON_GAT_GOUT_HSI_MMC_CARD_I_ACLK\t\t\t0x2024\n#define CLK_CON_GAT_GOUT_HSI_MMC_CARD_SDCLKIN\t\t\t0x2028\n#define CLK_CON_GAT_GOUT_HSI_PPMU_ACLK\t\t\t\t0x202c\n#define CLK_CON_GAT_GOUT_HSI_PPMU_PCLK\t\t\t\t0x2030\n#define CLK_CON_GAT_GOUT_HSI_SYSREG_HSI_PCLK\t\t\t0x2038\n#define CLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_ACLK_PHYCTRL_20\t0x203c\n#define CLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_BUS_CLK_EARLY\t\t0x2040\n\nstatic const unsigned long hsi_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_HSI_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER,\n\tPLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER,\n\tCLK_CON_MUX_MUX_CLK_HSI_RTC,\n\tCLK_CON_GAT_CLK_HSI_CMU_HSI_PCLK,\n\tCLK_CON_GAT_HSI_USB20DRD_TOP_I_RTC_CLK__ALV,\n\tCLK_CON_GAT_HSI_USB20DRD_TOP_I_REF_CLK_50,\n\tCLK_CON_GAT_HSI_USB20DRD_TOP_I_PHY_REFCLK_26,\n\tCLK_CON_GAT_GOUT_HSI_GPIO_HSI_PCLK,\n\tCLK_CON_GAT_GOUT_HSI_MMC_CARD_I_ACLK,\n\tCLK_CON_GAT_GOUT_HSI_MMC_CARD_SDCLKIN,\n\tCLK_CON_GAT_GOUT_HSI_PPMU_ACLK,\n\tCLK_CON_GAT_GOUT_HSI_PPMU_PCLK,\n\tCLK_CON_GAT_GOUT_HSI_SYSREG_HSI_PCLK,\n\tCLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_ACLK_PHYCTRL_20,\n\tCLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_BUS_CLK_EARLY,\n};\n\n \nPNAME(mout_hsi_bus_user_p)\t= { \"oscclk\", \"dout_hsi_bus\" };\nPNAME(mout_hsi_mmc_card_user_p)\t= { \"oscclk\", \"dout_hsi_mmc_card\" };\nPNAME(mout_hsi_usb20drd_user_p)\t= { \"oscclk\", \"dout_hsi_usb20drd\" };\nPNAME(mout_hsi_rtc_p)\t\t= { \"rtcclk\", \"oscclk\" };\n\nstatic const struct samsung_mux_clock hsi_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_HSI_BUS_USER, \"mout_hsi_bus_user\", mout_hsi_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_HSI_BUS_USER, 4, 1),\n\tMUX_F(CLK_MOUT_HSI_MMC_CARD_USER, \"mout_hsi_mmc_card_user\",\n\t      mout_hsi_mmc_card_user_p, PLL_CON0_MUX_CLKCMU_HSI_MMC_CARD_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(CLK_MOUT_HSI_USB20DRD_USER, \"mout_hsi_usb20drd_user\",\n\t    mout_hsi_usb20drd_user_p, PLL_CON0_MUX_CLKCMU_HSI_USB20DRD_USER,\n\t    4, 1),\n\tMUX(CLK_MOUT_HSI_RTC, \"mout_hsi_rtc\", mout_hsi_rtc_p,\n\t    CLK_CON_MUX_MUX_CLK_HSI_RTC, 0, 1),\n};\n\nstatic const struct samsung_gate_clock hsi_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_HSI_CMU_HSI_PCLK, \"gout_hsi_cmu_hsi_pclk\",\n\t     \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_CLK_HSI_CMU_HSI_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_USB_RTC_CLK, \"gout_usb_rtc\", \"mout_hsi_rtc\",\n\t     CLK_CON_GAT_HSI_USB20DRD_TOP_I_RTC_CLK__ALV, 21, 0, 0),\n\tGATE(CLK_GOUT_USB_REF_CLK, \"gout_usb_ref\", \"mout_hsi_usb20drd_user\",\n\t     CLK_CON_GAT_HSI_USB20DRD_TOP_I_REF_CLK_50, 21, 0, 0),\n\tGATE(CLK_GOUT_USB_PHY_REF_CLK, \"gout_usb_phy_ref\", \"oscclk\",\n\t     CLK_CON_GAT_HSI_USB20DRD_TOP_I_PHY_REFCLK_26, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_GPIO_HSI_PCLK, \"gout_gpio_hsi_pclk\", \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_GPIO_HSI_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_MMC_CARD_ACLK, \"gout_mmc_card_aclk\", \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_MMC_CARD_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MMC_CARD_SDCLKIN, \"gout_mmc_card_sdclkin\",\n\t     \"mout_hsi_mmc_card_user\",\n\t     CLK_CON_GAT_GOUT_HSI_MMC_CARD_SDCLKIN, 21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_GOUT_HSI_PPMU_ACLK, \"gout_hsi_ppmu_aclk\", \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_PPMU_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI_PPMU_PCLK, \"gout_hsi_ppmu_pclk\", \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_PPMU_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SYSREG_HSI_PCLK, \"gout_sysreg_hsi_pclk\",\n\t     \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_SYSREG_HSI_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_USB_PHY_ACLK, \"gout_usb_phy_aclk\", \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_ACLK_PHYCTRL_20, 21, 0, 0),\n\tGATE(CLK_GOUT_USB_BUS_EARLY_CLK, \"gout_usb_bus_early\",\n\t     \"mout_hsi_bus_user\",\n\t     CLK_CON_GAT_GOUT_HSI_USB20DRD_TOP_BUS_CLK_EARLY, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info hsi_cmu_info __initconst = {\n\t.mux_clks\t\t= hsi_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(hsi_mux_clks),\n\t.gate_clks\t\t= hsi_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(hsi_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_HSI,\n\t.clk_regs\t\t= hsi_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(hsi_clk_regs),\n\t.clk_name\t\t= \"dout_hsi_bus\",\n};\n\n \n\n#define PLL_CON0_MUX_CLKCMU_IS_BUS_USER\t\t0x0600\n#define PLL_CON0_MUX_CLKCMU_IS_GDC_USER\t\t0x0610\n#define PLL_CON0_MUX_CLKCMU_IS_ITP_USER\t\t0x0620\n#define PLL_CON0_MUX_CLKCMU_IS_VRA_USER\t\t0x0630\n#define CLK_CON_DIV_DIV_CLK_IS_BUSP\t\t0x1800\n#define CLK_CON_GAT_CLK_IS_CMU_IS_PCLK\t\t0x2000\n#define CLK_CON_GAT_GOUT_IS_CSIS0_ACLK\t\t0x2040\n#define CLK_CON_GAT_GOUT_IS_CSIS1_ACLK\t\t0x2044\n#define CLK_CON_GAT_GOUT_IS_CSIS2_ACLK\t\t0x2048\n#define CLK_CON_GAT_GOUT_IS_TZPC_PCLK\t\t0x204c\n#define CLK_CON_GAT_GOUT_IS_CLK_CSIS_DMA\t0x2050\n#define CLK_CON_GAT_GOUT_IS_CLK_GDC\t\t0x2054\n#define CLK_CON_GAT_GOUT_IS_CLK_IPP\t\t0x2058\n#define CLK_CON_GAT_GOUT_IS_CLK_ITP\t\t0x205c\n#define CLK_CON_GAT_GOUT_IS_CLK_MCSC\t\t0x2060\n#define CLK_CON_GAT_GOUT_IS_CLK_VRA\t\t0x2064\n#define CLK_CON_GAT_GOUT_IS_PPMU_IS0_ACLK\t0x2074\n#define CLK_CON_GAT_GOUT_IS_PPMU_IS0_PCLK\t0x2078\n#define CLK_CON_GAT_GOUT_IS_PPMU_IS1_ACLK\t0x207c\n#define CLK_CON_GAT_GOUT_IS_PPMU_IS1_PCLK\t0x2080\n#define CLK_CON_GAT_GOUT_IS_SYSMMU_IS0_CLK_S1\t0x2098\n#define CLK_CON_GAT_GOUT_IS_SYSMMU_IS1_CLK_S1\t0x209c\n#define CLK_CON_GAT_GOUT_IS_SYSREG_PCLK\t\t0x20a0\n\nstatic const unsigned long is_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_IS_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_IS_GDC_USER,\n\tPLL_CON0_MUX_CLKCMU_IS_ITP_USER,\n\tPLL_CON0_MUX_CLKCMU_IS_VRA_USER,\n\tCLK_CON_DIV_DIV_CLK_IS_BUSP,\n\tCLK_CON_GAT_CLK_IS_CMU_IS_PCLK,\n\tCLK_CON_GAT_GOUT_IS_CSIS0_ACLK,\n\tCLK_CON_GAT_GOUT_IS_CSIS1_ACLK,\n\tCLK_CON_GAT_GOUT_IS_CSIS2_ACLK,\n\tCLK_CON_GAT_GOUT_IS_TZPC_PCLK,\n\tCLK_CON_GAT_GOUT_IS_CLK_CSIS_DMA,\n\tCLK_CON_GAT_GOUT_IS_CLK_GDC,\n\tCLK_CON_GAT_GOUT_IS_CLK_IPP,\n\tCLK_CON_GAT_GOUT_IS_CLK_ITP,\n\tCLK_CON_GAT_GOUT_IS_CLK_MCSC,\n\tCLK_CON_GAT_GOUT_IS_CLK_VRA,\n\tCLK_CON_GAT_GOUT_IS_PPMU_IS0_ACLK,\n\tCLK_CON_GAT_GOUT_IS_PPMU_IS0_PCLK,\n\tCLK_CON_GAT_GOUT_IS_PPMU_IS1_ACLK,\n\tCLK_CON_GAT_GOUT_IS_PPMU_IS1_PCLK,\n\tCLK_CON_GAT_GOUT_IS_SYSMMU_IS0_CLK_S1,\n\tCLK_CON_GAT_GOUT_IS_SYSMMU_IS1_CLK_S1,\n\tCLK_CON_GAT_GOUT_IS_SYSREG_PCLK,\n};\n\n \nPNAME(mout_is_bus_user_p)\t= { \"oscclk\", \"dout_is_bus\" };\nPNAME(mout_is_itp_user_p)\t= { \"oscclk\", \"dout_is_itp\" };\nPNAME(mout_is_vra_user_p)\t= { \"oscclk\", \"dout_is_vra\" };\nPNAME(mout_is_gdc_user_p)\t= { \"oscclk\", \"dout_is_gdc\" };\n\nstatic const struct samsung_mux_clock is_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_IS_BUS_USER, \"mout_is_bus_user\", mout_is_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_IS_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_IS_ITP_USER, \"mout_is_itp_user\", mout_is_itp_user_p,\n\t    PLL_CON0_MUX_CLKCMU_IS_ITP_USER, 4, 1),\n\tMUX(CLK_MOUT_IS_VRA_USER, \"mout_is_vra_user\", mout_is_vra_user_p,\n\t    PLL_CON0_MUX_CLKCMU_IS_VRA_USER, 4, 1),\n\tMUX(CLK_MOUT_IS_GDC_USER, \"mout_is_gdc_user\", mout_is_gdc_user_p,\n\t    PLL_CON0_MUX_CLKCMU_IS_GDC_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock is_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_IS_BUSP, \"dout_is_busp\", \"mout_is_bus_user\",\n\t    CLK_CON_DIV_DIV_CLK_IS_BUSP, 0, 2),\n};\n\nstatic const struct samsung_gate_clock is_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_IS_CMU_IS_PCLK, \"gout_is_cmu_is_pclk\", \"dout_is_busp\",\n\t     CLK_CON_GAT_CLK_IS_CMU_IS_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_IS_CSIS0_ACLK, \"gout_is_csis0_aclk\", \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_CSIS0_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_CSIS1_ACLK, \"gout_is_csis1_aclk\", \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_CSIS1_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_CSIS2_ACLK, \"gout_is_csis2_aclk\", \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_CSIS2_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_TZPC_PCLK, \"gout_is_tzpc_pclk\", \"dout_is_busp\",\n\t     CLK_CON_GAT_GOUT_IS_TZPC_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_CSIS_DMA_CLK, \"gout_is_csis_dma_clk\",\n\t     \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_CSIS_DMA, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_GDC_CLK, \"gout_is_gdc_clk\", \"mout_is_gdc_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_GDC, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_IPP_CLK, \"gout_is_ipp_clk\", \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_IPP, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_ITP_CLK, \"gout_is_itp_clk\", \"mout_is_itp_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_ITP, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_MCSC_CLK, \"gout_is_mcsc_clk\", \"mout_is_itp_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_MCSC, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_VRA_CLK, \"gout_is_vra_clk\", \"mout_is_vra_user\",\n\t     CLK_CON_GAT_GOUT_IS_CLK_VRA, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_PPMU_IS0_ACLK, \"gout_is_ppmu_is0_aclk\",\n\t     \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_PPMU_IS0_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_PPMU_IS0_PCLK, \"gout_is_ppmu_is0_pclk\", \"dout_is_busp\",\n\t     CLK_CON_GAT_GOUT_IS_PPMU_IS0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_PPMU_IS1_ACLK, \"gout_is_ppmu_is1_aclk\",\n\t     \"mout_is_itp_user\",\n\t     CLK_CON_GAT_GOUT_IS_PPMU_IS1_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_PPMU_IS1_PCLK, \"gout_is_ppmu_is1_pclk\", \"dout_is_busp\",\n\t     CLK_CON_GAT_GOUT_IS_PPMU_IS1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_SYSMMU_IS0_CLK, \"gout_is_sysmmu_is0_clk\",\n\t     \"mout_is_bus_user\",\n\t     CLK_CON_GAT_GOUT_IS_SYSMMU_IS0_CLK_S1, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_SYSMMU_IS1_CLK, \"gout_is_sysmmu_is1_clk\",\n\t     \"mout_is_itp_user\",\n\t     CLK_CON_GAT_GOUT_IS_SYSMMU_IS1_CLK_S1, 21, 0, 0),\n\tGATE(CLK_GOUT_IS_SYSREG_PCLK, \"gout_is_sysreg_pclk\", \"dout_is_busp\",\n\t     CLK_CON_GAT_GOUT_IS_SYSREG_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info is_cmu_info __initconst = {\n\t.mux_clks\t\t= is_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(is_mux_clks),\n\t.div_clks\t\t= is_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(is_div_clks),\n\t.gate_clks\t\t= is_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(is_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_IS,\n\t.clk_regs\t\t= is_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(is_clk_regs),\n\t.clk_name\t\t= \"dout_is_bus\",\n};\n\n \n\n#define PLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER\t\t0x0600\n#define PLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER\t\t0x0610\n#define PLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER\t\t0x0620\n#define PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER\t\t0x0630\n#define CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP\t\t0x1800\n#define CLK_CON_GAT_CLK_MFCMSCL_CMU_MFCMSCL_PCLK\t0x2000\n#define CLK_CON_GAT_GOUT_MFCMSCL_TZPC_PCLK\t\t0x2038\n#define CLK_CON_GAT_GOUT_MFCMSCL_JPEG_ACLK\t\t0x203c\n#define CLK_CON_GAT_GOUT_MFCMSCL_M2M_ACLK\t\t0x2048\n#define CLK_CON_GAT_GOUT_MFCMSCL_MCSC_I_CLK\t\t0x204c\n#define CLK_CON_GAT_GOUT_MFCMSCL_MFC_ACLK\t\t0x2050\n#define CLK_CON_GAT_GOUT_MFCMSCL_PPMU_ACLK\t\t0x2054\n#define CLK_CON_GAT_GOUT_MFCMSCL_PPMU_PCLK\t\t0x2058\n#define CLK_CON_GAT_GOUT_MFCMSCL_SYSMMU_CLK_S1\t\t0x2074\n#define CLK_CON_GAT_GOUT_MFCMSCL_SYSREG_PCLK\t\t0x2078\n\nstatic const unsigned long mfcmscl_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER,\n\tPLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER,\n\tPLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER,\n\tPLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER,\n\tCLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP,\n\tCLK_CON_GAT_CLK_MFCMSCL_CMU_MFCMSCL_PCLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_TZPC_PCLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_JPEG_ACLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_M2M_ACLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_MCSC_I_CLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_MFC_ACLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_PPMU_ACLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_PPMU_PCLK,\n\tCLK_CON_GAT_GOUT_MFCMSCL_SYSMMU_CLK_S1,\n\tCLK_CON_GAT_GOUT_MFCMSCL_SYSREG_PCLK,\n};\n\n \nPNAME(mout_mfcmscl_mfc_user_p)\t= { \"oscclk\", \"dout_mfcmscl_mfc\" };\nPNAME(mout_mfcmscl_m2m_user_p)\t= { \"oscclk\", \"dout_mfcmscl_m2m\" };\nPNAME(mout_mfcmscl_mcsc_user_p)\t= { \"oscclk\", \"dout_mfcmscl_mcsc\" };\nPNAME(mout_mfcmscl_jpeg_user_p)\t= { \"oscclk\", \"dout_mfcmscl_jpeg\" };\n\nstatic const struct samsung_mux_clock mfcmscl_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_MFCMSCL_MFC_USER, \"mout_mfcmscl_mfc_user\",\n\t    mout_mfcmscl_mfc_user_p,\n\t    PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER, 4, 1),\n\tMUX(CLK_MOUT_MFCMSCL_M2M_USER, \"mout_mfcmscl_m2m_user\",\n\t    mout_mfcmscl_m2m_user_p,\n\t    PLL_CON0_MUX_CLKCMU_MFCMSCL_M2M_USER, 4, 1),\n\tMUX(CLK_MOUT_MFCMSCL_MCSC_USER, \"mout_mfcmscl_mcsc_user\",\n\t    mout_mfcmscl_mcsc_user_p,\n\t    PLL_CON0_MUX_CLKCMU_MFCMSCL_MCSC_USER, 4, 1),\n\tMUX(CLK_MOUT_MFCMSCL_JPEG_USER, \"mout_mfcmscl_jpeg_user\",\n\t    mout_mfcmscl_jpeg_user_p,\n\t    PLL_CON0_MUX_CLKCMU_MFCMSCL_JPEG_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock mfcmscl_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_MFCMSCL_BUSP, \"dout_mfcmscl_busp\", \"mout_mfcmscl_mfc_user\",\n\t    CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock mfcmscl_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_MFCMSCL_CMU_MFCMSCL_PCLK, \"gout_mfcmscl_cmu_mfcmscl_pclk\",\n\t     \"dout_mfcmscl_busp\", CLK_CON_GAT_CLK_MFCMSCL_CMU_MFCMSCL_PCLK,\n\t     21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_MFCMSCL_TZPC_PCLK, \"gout_mfcmscl_tzpc_pclk\",\n\t     \"dout_mfcmscl_busp\", CLK_CON_GAT_GOUT_MFCMSCL_TZPC_PCLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_JPEG_ACLK, \"gout_mfcmscl_jpeg_aclk\",\n\t     \"mout_mfcmscl_jpeg_user\", CLK_CON_GAT_GOUT_MFCMSCL_JPEG_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_M2M_ACLK, \"gout_mfcmscl_m2m_aclk\",\n\t     \"mout_mfcmscl_m2m_user\", CLK_CON_GAT_GOUT_MFCMSCL_M2M_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_MCSC_CLK, \"gout_mfcmscl_mcsc_clk\",\n\t     \"mout_mfcmscl_mcsc_user\", CLK_CON_GAT_GOUT_MFCMSCL_MCSC_I_CLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_MFC_ACLK, \"gout_mfcmscl_mfc_aclk\",\n\t     \"mout_mfcmscl_mfc_user\", CLK_CON_GAT_GOUT_MFCMSCL_MFC_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_PPMU_ACLK, \"gout_mfcmscl_ppmu_aclk\",\n\t     \"mout_mfcmscl_mfc_user\", CLK_CON_GAT_GOUT_MFCMSCL_PPMU_ACLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_PPMU_PCLK, \"gout_mfcmscl_ppmu_pclk\",\n\t     \"dout_mfcmscl_busp\", CLK_CON_GAT_GOUT_MFCMSCL_PPMU_PCLK,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_SYSMMU_CLK, \"gout_mfcmscl_sysmmu_clk\",\n\t     \"mout_mfcmscl_mfc_user\", CLK_CON_GAT_GOUT_MFCMSCL_SYSMMU_CLK_S1,\n\t     21, 0, 0),\n\tGATE(CLK_GOUT_MFCMSCL_SYSREG_PCLK, \"gout_mfcmscl_sysreg_pclk\",\n\t     \"dout_mfcmscl_busp\", CLK_CON_GAT_GOUT_MFCMSCL_SYSREG_PCLK,\n\t     21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info mfcmscl_cmu_info __initconst = {\n\t.mux_clks\t\t= mfcmscl_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(mfcmscl_mux_clks),\n\t.div_clks\t\t= mfcmscl_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(mfcmscl_div_clks),\n\t.gate_clks\t\t= mfcmscl_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(mfcmscl_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_MFCMSCL,\n\t.clk_regs\t\t= mfcmscl_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(mfcmscl_clk_regs),\n\t.clk_name\t\t= \"dout_mfcmscl_mfc\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_PERI_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER\t0x0610\n#define PLL_CON0_MUX_CLKCMU_PERI_SPI_USER\t0x0620\n#define PLL_CON0_MUX_CLKCMU_PERI_UART_USER\t0x0630\n#define CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0\t0x1800\n#define CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1\t0x1804\n#define CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2\t0x1808\n#define CLK_CON_DIV_DIV_CLK_PERI_SPI_0\t\t0x180c\n#define CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0\t0x200c\n#define CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1\t0x2010\n#define CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2\t0x2014\n#define CLK_CON_GAT_GOUT_PERI_GPIO_PERI_PCLK\t0x2020\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_0_IPCLK\t0x2024\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK\t0x2028\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_1_IPCLK\t0x202c\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK\t0x2030\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_2_IPCLK\t0x2034\n#define CLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK\t0x2038\n#define CLK_CON_GAT_GOUT_PERI_I2C_0_PCLK\t0x203c\n#define CLK_CON_GAT_GOUT_PERI_I2C_1_PCLK\t0x2040\n#define CLK_CON_GAT_GOUT_PERI_I2C_2_PCLK\t0x2044\n#define CLK_CON_GAT_GOUT_PERI_I2C_3_PCLK\t0x2048\n#define CLK_CON_GAT_GOUT_PERI_I2C_4_PCLK\t0x204c\n#define CLK_CON_GAT_GOUT_PERI_I2C_5_PCLK\t0x2050\n#define CLK_CON_GAT_GOUT_PERI_I2C_6_PCLK\t0x2054\n#define CLK_CON_GAT_GOUT_PERI_MCT_PCLK\t\t0x205c\n#define CLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK\t0x2064\n#define CLK_CON_GAT_GOUT_PERI_SPI_0_IPCLK\t0x209c\n#define CLK_CON_GAT_GOUT_PERI_SPI_0_PCLK\t0x20a0\n#define CLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK\t0x20a4\n#define CLK_CON_GAT_GOUT_PERI_UART_IPCLK\t0x20a8\n#define CLK_CON_GAT_GOUT_PERI_UART_PCLK\t\t0x20ac\n#define CLK_CON_GAT_GOUT_PERI_WDT_0_PCLK\t0x20b0\n#define CLK_CON_GAT_GOUT_PERI_WDT_1_PCLK\t0x20b4\n\nstatic const unsigned long peri_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_PERI_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_SPI_USER,\n\tPLL_CON0_MUX_CLKCMU_PERI_UART_USER,\n\tCLK_CON_DIV_DIV_CLK_PERI_HSI2C_0,\n\tCLK_CON_DIV_DIV_CLK_PERI_HSI2C_1,\n\tCLK_CON_DIV_DIV_CLK_PERI_HSI2C_2,\n\tCLK_CON_DIV_DIV_CLK_PERI_SPI_0,\n\tCLK_CON_GAT_GATE_CLK_PERI_HSI2C_0,\n\tCLK_CON_GAT_GATE_CLK_PERI_HSI2C_1,\n\tCLK_CON_GAT_GATE_CLK_PERI_HSI2C_2,\n\tCLK_CON_GAT_GOUT_PERI_GPIO_PERI_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_0_IPCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_1_IPCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_2_IPCLK,\n\tCLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_1_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_2_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_3_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_4_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_5_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_I2C_6_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_MCT_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_0_IPCLK,\n\tCLK_CON_GAT_GOUT_PERI_SPI_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_IPCLK,\n\tCLK_CON_GAT_GOUT_PERI_UART_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_WDT_0_PCLK,\n\tCLK_CON_GAT_GOUT_PERI_WDT_1_PCLK,\n};\n\n \nPNAME(mout_peri_bus_user_p)\t= { \"oscclk\", \"dout_peri_bus\" };\nPNAME(mout_peri_uart_user_p)\t= { \"oscclk\", \"dout_peri_uart\" };\nPNAME(mout_peri_hsi2c_user_p)\t= { \"oscclk\", \"dout_peri_ip\" };\nPNAME(mout_peri_spi_user_p)\t= { \"oscclk\", \"dout_peri_ip\" };\n\nstatic const struct samsung_mux_clock peri_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_PERI_BUS_USER, \"mout_peri_bus_user\", mout_peri_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_PERI_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_UART_USER, \"mout_peri_uart_user\",\n\t    mout_peri_uart_user_p, PLL_CON0_MUX_CLKCMU_PERI_UART_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_HSI2C_USER, \"mout_peri_hsi2c_user\",\n\t    mout_peri_hsi2c_user_p, PLL_CON0_MUX_CLKCMU_PERI_HSI2C_USER, 4, 1),\n\tMUX(CLK_MOUT_PERI_SPI_USER, \"mout_peri_spi_user\", mout_peri_spi_user_p,\n\t    PLL_CON0_MUX_CLKCMU_PERI_SPI_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock peri_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_PERI_HSI2C0, \"dout_peri_hsi2c0\", \"gout_peri_hsi2c0\",\n\t    CLK_CON_DIV_DIV_CLK_PERI_HSI2C_0, 0, 5),\n\tDIV(CLK_DOUT_PERI_HSI2C1, \"dout_peri_hsi2c1\", \"gout_peri_hsi2c1\",\n\t    CLK_CON_DIV_DIV_CLK_PERI_HSI2C_1, 0, 5),\n\tDIV(CLK_DOUT_PERI_HSI2C2, \"dout_peri_hsi2c2\", \"gout_peri_hsi2c2\",\n\t    CLK_CON_DIV_DIV_CLK_PERI_HSI2C_2, 0, 5),\n\tDIV(CLK_DOUT_PERI_SPI0, \"dout_peri_spi0\", \"mout_peri_spi_user\",\n\t    CLK_CON_DIV_DIV_CLK_PERI_SPI_0, 0, 5),\n};\n\nstatic const struct samsung_gate_clock peri_gate_clks[] __initconst = {\n\tGATE(CLK_GOUT_PERI_HSI2C0, \"gout_peri_hsi2c0\", \"mout_peri_hsi2c_user\",\n\t     CLK_CON_GAT_GATE_CLK_PERI_HSI2C_0, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_HSI2C1, \"gout_peri_hsi2c1\", \"mout_peri_hsi2c_user\",\n\t     CLK_CON_GAT_GATE_CLK_PERI_HSI2C_1, 21, 0, 0),\n\tGATE(CLK_GOUT_PERI_HSI2C2, \"gout_peri_hsi2c2\", \"mout_peri_hsi2c_user\",\n\t     CLK_CON_GAT_GATE_CLK_PERI_HSI2C_2, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C0_IPCLK, \"gout_hsi2c0_ipclk\", \"dout_peri_hsi2c0\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_0_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C0_PCLK, \"gout_hsi2c0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C1_IPCLK, \"gout_hsi2c1_ipclk\", \"dout_peri_hsi2c1\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_1_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C1_PCLK, \"gout_hsi2c1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C2_IPCLK, \"gout_hsi2c2_ipclk\", \"dout_peri_hsi2c2\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_2_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_HSI2C2_PCLK, \"gout_hsi2c2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_HSI2C_2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C0_PCLK, \"gout_i2c0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C1_PCLK, \"gout_i2c1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_1_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C2_PCLK, \"gout_i2c2_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_2_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C3_PCLK, \"gout_i2c3_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_3_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C4_PCLK, \"gout_i2c4_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_4_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C5_PCLK, \"gout_i2c5_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_5_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_I2C6_PCLK, \"gout_i2c6_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_I2C_6_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MCT_PCLK, \"gout_mct_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_MCT_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_PWM_MOTOR_PCLK, \"gout_pwm_motor_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_PWM_MOTOR_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI0_IPCLK, \"gout_spi0_ipclk\", \"dout_peri_spi0\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_0_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SPI0_PCLK, \"gout_spi0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SPI_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SYSREG_PERI_PCLK, \"gout_sysreg_peri_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_SYSREG_PERI_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART_IPCLK, \"gout_uart_ipclk\", \"mout_peri_uart_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_IPCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_UART_PCLK, \"gout_uart_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_UART_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_WDT0_PCLK, \"gout_wdt0_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_WDT_0_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_WDT1_PCLK, \"gout_wdt1_pclk\", \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_WDT_1_PCLK, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_GPIO_PERI_PCLK, \"gout_gpio_peri_pclk\",\n\t     \"mout_peri_bus_user\",\n\t     CLK_CON_GAT_GOUT_PERI_GPIO_PERI_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n};\n\nstatic const struct samsung_cmu_info peri_cmu_info __initconst = {\n\t.mux_clks\t\t= peri_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(peri_mux_clks),\n\t.div_clks\t\t= peri_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(peri_div_clks),\n\t.gate_clks\t\t= peri_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(peri_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_PERI,\n\t.clk_regs\t\t= peri_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(peri_clk_regs),\n\t.clk_name\t\t= \"dout_peri_bus\",\n};\n\nstatic void __init exynos850_cmu_peri_init(struct device_node *np)\n{\n\texynos_arm64_register_cmu(NULL, np, &peri_cmu_info);\n}\n\n \nCLK_OF_DECLARE(exynos850_cmu_peri, \"samsung,exynos850-cmu-peri\",\n\t       exynos850_cmu_peri_init);\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_CORE_BUS_USER\t0x0600\n#define PLL_CON0_MUX_CLKCMU_CORE_CCI_USER\t0x0610\n#define PLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER\t0x0620\n#define PLL_CON0_MUX_CLKCMU_CORE_SSS_USER\t0x0630\n#define CLK_CON_MUX_MUX_CLK_CORE_GIC\t\t0x1000\n#define CLK_CON_DIV_DIV_CLK_CORE_BUSP\t\t0x1800\n#define CLK_CON_GAT_GOUT_CORE_CCI_550_ACLK\t0x2038\n#define CLK_CON_GAT_GOUT_CORE_GIC_CLK\t\t0x2040\n#define CLK_CON_GAT_GOUT_CORE_GPIO_CORE_PCLK\t0x2044\n#define CLK_CON_GAT_GOUT_CORE_MMC_EMBD_I_ACLK\t0x20e8\n#define CLK_CON_GAT_GOUT_CORE_MMC_EMBD_SDCLKIN\t0x20ec\n#define CLK_CON_GAT_GOUT_CORE_SSS_I_ACLK\t0x2128\n#define CLK_CON_GAT_GOUT_CORE_SSS_I_PCLK\t0x212c\n#define CLK_CON_GAT_GOUT_CORE_SYSREG_CORE_PCLK\t0x2130\n\nstatic const unsigned long core_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_CORE_BUS_USER,\n\tPLL_CON0_MUX_CLKCMU_CORE_CCI_USER,\n\tPLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER,\n\tPLL_CON0_MUX_CLKCMU_CORE_SSS_USER,\n\tCLK_CON_MUX_MUX_CLK_CORE_GIC,\n\tCLK_CON_DIV_DIV_CLK_CORE_BUSP,\n\tCLK_CON_GAT_GOUT_CORE_CCI_550_ACLK,\n\tCLK_CON_GAT_GOUT_CORE_GIC_CLK,\n\tCLK_CON_GAT_GOUT_CORE_GPIO_CORE_PCLK,\n\tCLK_CON_GAT_GOUT_CORE_MMC_EMBD_I_ACLK,\n\tCLK_CON_GAT_GOUT_CORE_MMC_EMBD_SDCLKIN,\n\tCLK_CON_GAT_GOUT_CORE_SSS_I_ACLK,\n\tCLK_CON_GAT_GOUT_CORE_SSS_I_PCLK,\n\tCLK_CON_GAT_GOUT_CORE_SYSREG_CORE_PCLK,\n};\n\n \nPNAME(mout_core_bus_user_p)\t\t= { \"oscclk\", \"dout_core_bus\" };\nPNAME(mout_core_cci_user_p)\t\t= { \"oscclk\", \"dout_core_cci\" };\nPNAME(mout_core_mmc_embd_user_p)\t= { \"oscclk\", \"dout_core_mmc_embd\" };\nPNAME(mout_core_sss_user_p)\t\t= { \"oscclk\", \"dout_core_sss\" };\nPNAME(mout_core_gic_p)\t\t\t= { \"dout_core_busp\", \"oscclk\" };\n\nstatic const struct samsung_mux_clock core_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_CORE_BUS_USER, \"mout_core_bus_user\", mout_core_bus_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 4, 1),\n\tMUX(CLK_MOUT_CORE_CCI_USER, \"mout_core_cci_user\", mout_core_cci_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_CCI_USER, 4, 1),\n\tMUX_F(CLK_MOUT_CORE_MMC_EMBD_USER, \"mout_core_mmc_embd_user\",\n\t      mout_core_mmc_embd_user_p, PLL_CON0_MUX_CLKCMU_CORE_MMC_EMBD_USER,\n\t      4, 1, CLK_SET_RATE_PARENT, 0),\n\tMUX(CLK_MOUT_CORE_SSS_USER, \"mout_core_sss_user\", mout_core_sss_user_p,\n\t    PLL_CON0_MUX_CLKCMU_CORE_SSS_USER, 4, 1),\n\tMUX(CLK_MOUT_CORE_GIC, \"mout_core_gic\", mout_core_gic_p,\n\t    CLK_CON_MUX_MUX_CLK_CORE_GIC, 0, 1),\n};\n\nstatic const struct samsung_div_clock core_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_CORE_BUSP, \"dout_core_busp\", \"mout_core_bus_user\",\n\t    CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0, 2),\n};\n\nstatic const struct samsung_gate_clock core_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_CCI_ACLK, \"gout_cci_aclk\", \"mout_core_cci_user\",\n\t     CLK_CON_GAT_GOUT_CORE_CCI_550_ACLK, 21, CLK_IS_CRITICAL, 0),\n\t \n\tGATE(CLK_GOUT_GIC_CLK, \"gout_gic_clk\", \"mout_core_gic\",\n\t     CLK_CON_GAT_GOUT_CORE_GIC_CLK, 21, CLK_IS_CRITICAL, 0),\n\tGATE(CLK_GOUT_MMC_EMBD_ACLK, \"gout_mmc_embd_aclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_MMC_EMBD_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_MMC_EMBD_SDCLKIN, \"gout_mmc_embd_sdclkin\",\n\t     \"mout_core_mmc_embd_user\", CLK_CON_GAT_GOUT_CORE_MMC_EMBD_SDCLKIN,\n\t     21, CLK_SET_RATE_PARENT, 0),\n\tGATE(CLK_GOUT_SSS_ACLK, \"gout_sss_aclk\", \"mout_core_sss_user\",\n\t     CLK_CON_GAT_GOUT_CORE_SSS_I_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_SSS_PCLK, \"gout_sss_pclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_SSS_I_PCLK, 21, 0, 0),\n\t \n\tGATE(CLK_GOUT_GPIO_CORE_PCLK, \"gout_gpio_core_pclk\", \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_GPIO_CORE_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_SYSREG_CORE_PCLK, \"gout_sysreg_core_pclk\",\n\t     \"dout_core_busp\",\n\t     CLK_CON_GAT_GOUT_CORE_SYSREG_CORE_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info core_cmu_info __initconst = {\n\t.mux_clks\t\t= core_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(core_mux_clks),\n\t.div_clks\t\t= core_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(core_div_clks),\n\t.gate_clks\t\t= core_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(core_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_CORE,\n\t.clk_regs\t\t= core_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(core_clk_regs),\n\t.clk_name\t\t= \"dout_core_bus\",\n};\n\n \n\n \n#define PLL_CON0_MUX_CLKCMU_DPU_USER\t\t0x0600\n#define CLK_CON_DIV_DIV_CLK_DPU_BUSP\t\t0x1800\n#define CLK_CON_GAT_CLK_DPU_CMU_DPU_PCLK\t0x2004\n#define CLK_CON_GAT_GOUT_DPU_ACLK_DECON0\t0x2010\n#define CLK_CON_GAT_GOUT_DPU_ACLK_DMA\t\t0x2014\n#define CLK_CON_GAT_GOUT_DPU_ACLK_DPP\t\t0x2018\n#define CLK_CON_GAT_GOUT_DPU_PPMU_ACLK\t\t0x2028\n#define CLK_CON_GAT_GOUT_DPU_PPMU_PCLK\t\t0x202c\n#define CLK_CON_GAT_GOUT_DPU_SMMU_CLK\t\t0x2038\n#define CLK_CON_GAT_GOUT_DPU_SYSREG_PCLK\t0x203c\n\nstatic const unsigned long dpu_clk_regs[] __initconst = {\n\tPLL_CON0_MUX_CLKCMU_DPU_USER,\n\tCLK_CON_DIV_DIV_CLK_DPU_BUSP,\n\tCLK_CON_GAT_CLK_DPU_CMU_DPU_PCLK,\n\tCLK_CON_GAT_GOUT_DPU_ACLK_DECON0,\n\tCLK_CON_GAT_GOUT_DPU_ACLK_DMA,\n\tCLK_CON_GAT_GOUT_DPU_ACLK_DPP,\n\tCLK_CON_GAT_GOUT_DPU_PPMU_ACLK,\n\tCLK_CON_GAT_GOUT_DPU_PPMU_PCLK,\n\tCLK_CON_GAT_GOUT_DPU_SMMU_CLK,\n\tCLK_CON_GAT_GOUT_DPU_SYSREG_PCLK,\n};\n\n \nPNAME(mout_dpu_user_p)\t\t= { \"oscclk\", \"dout_dpu\" };\n\nstatic const struct samsung_mux_clock dpu_mux_clks[] __initconst = {\n\tMUX(CLK_MOUT_DPU_USER, \"mout_dpu_user\", mout_dpu_user_p,\n\t    PLL_CON0_MUX_CLKCMU_DPU_USER, 4, 1),\n};\n\nstatic const struct samsung_div_clock dpu_div_clks[] __initconst = {\n\tDIV(CLK_DOUT_DPU_BUSP, \"dout_dpu_busp\", \"mout_dpu_user\",\n\t    CLK_CON_DIV_DIV_CLK_DPU_BUSP, 0, 3),\n};\n\nstatic const struct samsung_gate_clock dpu_gate_clks[] __initconst = {\n\t \n\tGATE(CLK_GOUT_DPU_CMU_DPU_PCLK, \"gout_dpu_cmu_dpu_pclk\",\n\t     \"dout_dpu_busp\",\n\t     CLK_CON_GAT_CLK_DPU_CMU_DPU_PCLK, 21, CLK_IGNORE_UNUSED, 0),\n\tGATE(CLK_GOUT_DPU_DECON0_ACLK, \"gout_dpu_decon0_aclk\", \"mout_dpu_user\",\n\t     CLK_CON_GAT_GOUT_DPU_ACLK_DECON0, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_DMA_ACLK, \"gout_dpu_dma_aclk\", \"mout_dpu_user\",\n\t     CLK_CON_GAT_GOUT_DPU_ACLK_DMA, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_DPP_ACLK, \"gout_dpu_dpp_aclk\", \"mout_dpu_user\",\n\t     CLK_CON_GAT_GOUT_DPU_ACLK_DPP, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_PPMU_ACLK, \"gout_dpu_ppmu_aclk\", \"mout_dpu_user\",\n\t     CLK_CON_GAT_GOUT_DPU_PPMU_ACLK, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_PPMU_PCLK, \"gout_dpu_ppmu_pclk\", \"dout_dpu_busp\",\n\t     CLK_CON_GAT_GOUT_DPU_PPMU_PCLK, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_SMMU_CLK, \"gout_dpu_smmu_clk\", \"mout_dpu_user\",\n\t     CLK_CON_GAT_GOUT_DPU_SMMU_CLK, 21, 0, 0),\n\tGATE(CLK_GOUT_DPU_SYSREG_PCLK, \"gout_dpu_sysreg_pclk\", \"dout_dpu_busp\",\n\t     CLK_CON_GAT_GOUT_DPU_SYSREG_PCLK, 21, 0, 0),\n};\n\nstatic const struct samsung_cmu_info dpu_cmu_info __initconst = {\n\t.mux_clks\t\t= dpu_mux_clks,\n\t.nr_mux_clks\t\t= ARRAY_SIZE(dpu_mux_clks),\n\t.div_clks\t\t= dpu_div_clks,\n\t.nr_div_clks\t\t= ARRAY_SIZE(dpu_div_clks),\n\t.gate_clks\t\t= dpu_gate_clks,\n\t.nr_gate_clks\t\t= ARRAY_SIZE(dpu_gate_clks),\n\t.nr_clk_ids\t\t= CLKS_NR_DPU,\n\t.clk_regs\t\t= dpu_clk_regs,\n\t.nr_clk_regs\t\t= ARRAY_SIZE(dpu_clk_regs),\n\t.clk_name\t\t= \"dout_dpu\",\n};\n\n \n\nstatic int __init exynos850_cmu_probe(struct platform_device *pdev)\n{\n\tconst struct samsung_cmu_info *info;\n\tstruct device *dev = &pdev->dev;\n\n\tinfo = of_device_get_match_data(dev);\n\texynos_arm64_register_cmu(dev, dev->of_node, info);\n\n\treturn 0;\n}\n\nstatic const struct of_device_id exynos850_cmu_of_match[] = {\n\t{\n\t\t.compatible = \"samsung,exynos850-cmu-apm\",\n\t\t.data = &apm_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-aud\",\n\t\t.data = &aud_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-cmgp\",\n\t\t.data = &cmgp_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-g3d\",\n\t\t.data = &g3d_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-hsi\",\n\t\t.data = &hsi_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-is\",\n\t\t.data = &is_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-mfcmscl\",\n\t\t.data = &mfcmscl_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-core\",\n\t\t.data = &core_cmu_info,\n\t}, {\n\t\t.compatible = \"samsung,exynos850-cmu-dpu\",\n\t\t.data = &dpu_cmu_info,\n\t}, {\n\t},\n};\n\nstatic struct platform_driver exynos850_cmu_driver __refdata = {\n\t.driver\t= {\n\t\t.name = \"exynos850-cmu\",\n\t\t.of_match_table = exynos850_cmu_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = exynos850_cmu_probe,\n};\n\nstatic int __init exynos850_cmu_init(void)\n{\n\treturn platform_driver_register(&exynos850_cmu_driver);\n}\ncore_initcall(exynos850_cmu_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}