OpenROAD 701085d1e57df45a6aee387c04309628e0233ba8 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 28 thread(s).
read_liberty /home/nanocoh/dev/ORFS-K/try/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/lib/sg13g2_stdcell_typ_1p20V_25C.lib
read_db -hier ./results/ihp-sg13g2/ibex/base/3_place.odb
[WARNING ORD-0012] Hierarchical flow (-hier) is currently in development and may cause multiple issues. Do not use in production environments.
source /home/nanocoh/dev/ORFS-K/try/OpenROAD-flow-scripts-KF/flow/platforms/ihp-sg13g2/setRC.tcl
clock_tree_synthesis -sink_clustering_enable -repair_clock_nets -distance_between_buffers 60
[INFO CTS-0050] Root buffer is sg13g2_buf_16.
[INFO CTS-0051] Sink buffer is sg13g2_buf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sg13g2_buf_16
[INFO CTS-0049] Characterization buffer is sg13g2_buf_16.
[INFO CTS-0007] Net "clk_i" found for clock "core_clock".
[INFO CTS-0011]  Clock net "clk_i" for macros has 1 sinks.
[INFO CTS-0011]  Clock net "clk_i_regs" for registers has 995 sinks.
[INFO CTS-0010]  Clock net "_06563_" has 944 sinks.
[INFO CTS-0008] TritonCTS found 3 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 1.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0021]  Distance between buffers: 1 units (60 um).
[INFO CTS-0023]  Original sink region: [(314917, 229162), (314917, 229162)].
[INFO CTS-0024]  Normalized sink region: [(16.6623, 12.125), (16.6623, 12.125)].
[INFO CTS-0025]     Width:  0.0000.
[INFO CTS-0026]     Height: 0.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 1
    Sub-region size: 0.0000 X 0.0000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 1.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i_regs.
[INFO CTS-0028]  Total number of sinks: 995.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0021]  Distance between buffers: 1 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 49.
[INFO CTS-0024]  Normalized sink region: [(1.81587, 5.42735), (16.8924, 31.0606)].
[INFO CTS-0025]     Width:  15.0765.
[INFO CTS-0026]     Height: 25.6333.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 25
    Sub-region size: 15.0765 X 12.8166
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 13
    Sub-region size: 7.5382 X 12.8166
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 3
    Direction: Vertical
    Sinks per sub-region: 7
    Sub-region size: 7.5382 X 6.4083
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net _06563_.
[INFO CTS-0028]  Total number of sinks: 944.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 18900  dbu (18 um).
[INFO CTS-0021]  Distance between buffers: 1 units (60 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 8 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 52.
[INFO CTS-0024]  Normalized sink region: [(2.24339, 1.88333), (31.0499, 22.1259)].
[INFO CTS-0025]     Width:  28.8065.
[INFO CTS-0026]     Height: 20.2426.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 26
    Sub-region size: 14.4032 X 20.2426
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 14.4032 X 10.1213
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 7
    Sub-region size: 7.2016 X 10.1213
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 8.
[INFO CTS-0035]  Number of sinks covered: 52.
[INFO CTS-0018]     Created 2 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 2 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 1:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 64 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 64 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:7, 7:1, 9:1, 13:1, 16:1, 17:1, 18:2, 19:10, 20:10, 21:6, 22:9, 23:4, 24:2, 25:2..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0018]     Created 67 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 5.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 5.
[INFO CTS-0015]     Created 67 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:5, 7:4, 11:2, 14:2, 15:3, 16:7, 17:4, 18:8, 19:4, 20:7, 21:8, 22:3, 23:3..
[INFO CTS-0017]     Max level of the clock tree: 3.
[INFO CTS-0124] Clock net "clk_i"
[INFO CTS-0125]  Sinks 1
[INFO CTS-0098] Clock net "clk_i_regs"
[INFO CTS-0099]  Sinks 1030
[INFO CTS-0100]  Leaf buffers 49
[INFO CTS-0101]  Average sink wire length 335.75 um
[INFO CTS-0102]  Path depth 4 - 5
[INFO CTS-0207]  Dummy loads inserted 35
[INFO CTS-0098] Clock net "_06563_"
[INFO CTS-0099]  Sinks 988
[INFO CTS-0100]  Leaf buffers 52
[INFO CTS-0101]  Average sink wire length 441.16 um
[INFO CTS-0102]  Path depth 4 - 5
[INFO CTS-0207]  Dummy loads inserted 44
[INFO CTS-0033] Balancing latency for clock core_clock
[INFO CTS-0036]  inserted 3 delay buffers
[INFO CTS-0037] Total number of delay buffers: 3
estimate_parasitics -placement
Placement Analysis
---------------------------------
total displacement      18173.3 u
average displacement        0.9 u
max displacement           44.9 u
original HPWL          643088.6 u
legalized HPWL         667760.0 u
delta HPWL                    4 %

estimate_parasitics -placement
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -match_cell_footprint -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 3 endpoints with setup violations.
[INFO RSZ-0099] Repairing 3 out of 3 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -0.107 |       -0.2 |      3 | instr_addr_o[27]
        9 |       0 |       4 |        4 |      0 |     2 |    +0.0% |   -0.004 |       -0.0 |      1 | instr_addr_o[27]
       10 |       0 |       4 |        4 |      0 |     2 |    +0.0% |   -0.004 |       -0.0 |      1 | instr_addr_o[27]
       10 |       0 |       4 |        4 |      0 |     2 |    +0.0% |   -0.004 |       -0.0 |      0 | instr_addr_o[27]
       11 |       0 |       4 |        4 |      0 |     2 |    +0.0% |   -0.004 |       -0.0 |      0 | instr_addr_o[27]
      13* |       0 |       5 |        4 |      0 |     2 |    +0.0% |    0.008 |        0.0 |      0 | instr_addr_o[27]
    final |       0 |       5 |        4 |      0 |     2 |    +0.0% |    0.008 |        0.0 |      0 | instr_addr_o[27]
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0040] Inserted 4 buffers.
[INFO RSZ-0051] Resized 5 instances: 5 up, 0 up match, 0 down, 0 VT
[INFO RSZ-0043] Swapped pins on 2 instances.
[INFO RSZ-0033] No hold violations found.
Error: cts.tcl, 85 terminate called after throwing an instance of 'naja::verilog::VerilogException'
  what():  Parser error: syntax error, unexpected ESCAPED_IDENTIFIER_TK, expecting '('
  begin at line 70061 col 7
  end   at line 70062 col 1

Command exited with non-zero status 1
Elapsed time: 0:03.04[h:]min:sec. CPU time: user 6.29 sys 4.16 (343%). Peak memory: 220344KB.
