PERIPHERAL ${BASE} ETHERNET
REG ${BASE} ETHCON1 CLR SET INV
BIT 31-16   PTV
BIT 15      ON
BIT 13      SIDL
BIT 9       TXRTS
BIT 8       RXEN
BIT 7       AUTOFC
BIT 4       MANFC
BIT 0       BUFCDEC

REG ${rpn ${BASE} 0x10 +} ETHCON2 CLR SET INV
BIT 10-4    RXBUFSZ

REG ${rpn ${BASE} 0x20 +} ETHTXST CLR SET INV
BIT 31-2    TXSTADDR

REG ${rpn ${BASE} 0x30 +} ETHRXST CLR SET INV
BIT 31-2    RXSTADDR

REG ${rpn ${BASE} 0x40 +} ETHHT0 CLR SET INV
BIT 31-0    HT

REG ${rpn ${BASE} 0x50 +} ETHHT1 CLR SET INV
BIT 31-0    HT

REG ${rpn ${BASE} 0x60 +} ETHPMM0 CLR SET INV
BIT 31-1    PMM

REG ${rpn ${BASE} 0x70 +} ETHPMM1 CLR SET INV
BIT 31-1    PMM

REG ${rpn ${BASE} 0x80 +} ETHPMCS CLR SET INV
BIT 15-0    PMCS

REG ${rpn ${BASE} 0x90 +} ETHPMO CLR SET INV
BIT 15-0    PMO

REG ${rpn ${BASE} 0xA0 +} ETHRXFC CLR SET INV
BIT 15      HTEN
BIT 14      MPEN
BIT 12      NOTPM
BIT 11-8    PMMODE
BIT 7       CRCERREN
BIT 6       CRCOKEN
BIT 5       RUNTERREN
BIT 4       RUNTEN
BIT 3       UCEN
BIT 2       NOTMEEN
BIT 1       MCEN
BIT 0       BCEN

REG ${rpn ${BASE} 0xB0 +} ETHRXWM CLR SET INV
BIT 23-16   RXFWM
BIT 7-0     RXEWM

REG ${rpn ${BASE} 0xC0 +} ETHIEN CLR SET INV
BIT 14      TXBUSEIE
BIT 13      RXBUSEIE
BIT 9       EWMARKIE
BIT 8       FWMARKIE
BIT 7       RXDONEIE
BIT 6       PKTPENDIE
BIT 5       RXACTIE
BIT 3       TXDONEIE
BIT 2       TXABORTIE
BIT 1       RXBUFNAIE
BIT 0       RXOVFLWIE

REG ${rpn ${BASE} 0xD0 +} ETHIRQ CLR SET INV
BIT 14      TXBUSE
BIT 13      RXBUSE
BIT 9       EWMARK
BIT 8       FWMARK
BIT 7       RXDONE
BIT 6       PKTPEND
BIT 5       RXACT
BIT 3       TXDONE
BIT 2       TXABORT
BIT 1       RXBUFNA
BIT 0       RXOVFLW

REG ${rpn ${BASE} 0xE0 +} ETHSTAT CLR SET INV
BIT 23-16   BUFCNT
BIT 7       BUSY
BIT 6       TXBUSY
BIT 5       RXBUSY

REG ${rpn ${BASE} 0x100 +} ETHRXOVFLOW CLR SET INV
BIT 15-0    RXOVFLWCNT

REG ${rpn ${BASE} 0x110 +} ETHFRMTXOK CLR SET INV
BIT 15-0    FRMTXOKCNT

REG ${rpn ${BASE} 0x120 +} ETHSCOLFRM CLR SET INV
BIT 15-0    SCOLFRMCNT

REG ${rpn ${BASE} 0x130 +} ETHMCOLFRM CLR SET INV
BIT 15-0    MCOLFRMCNT

REG ${rpn ${BASE} 0x140 +} ETHFRMRXOK CLR SET INV
BIT 15-0    FRMRXOKCNT

REG ${rpn ${BASE} 0x150 +} ETHFCSERR CLR SET INV
BIT 15-0    FCSERRCNT

REG ${rpn ${BASE} 0x160 +} ETHALGNERR CLR SET INV
BIT 15-0    ALGNERRCNT

REG ${rpn ${BASE} 0x200 +} EMAC1CFG1 CLR SET INV
BIT 15      SOFTRESET
BIT 14      SIMRESET
BIT 11      RESETRMCS
BIT 10      RESETRFUN
BIT 9       RESETTMCS
BIT 8       RESETTFUN
BIT 4       LOOPBACK
BIT 3       TXPAUSE
BIT 2       RXPAUSE
BIT 1       PASSALL
BIT 0       RXENABLE

REG ${rpn ${BASE} 0x210 +} EMAC1CFG2 CLR SET INV
BIT 14      EXCESSDFR
BIT 13      BPNOBKOFF
BIT 12      NOBKOFF
BIT 9       LONGPRE
BIT 8       PUREPRE
BIT 7       AUTOPAD
BIT 6       VLANPAD
BIT 5       PADENABLE
BIT 4       CRCENABLE
BIT 3       DELAYCRC
BIT 2       HUGEFRM
BIT 1       LENGTHCK
BIT 0       FULLDPLX

REG ${rpn ${BASE} 0x220 +} EMAC1IPGT CLR SET INV
BIT 6-0     B2BIPKTGP

REG ${rpn ${BASE} 0x230 +} EMAC1IPGR CLR SET INV
BIT 14-8    NB2BIPKTGP1
BIT 6-0     NB2BIPKTGP2

REG ${rpn ${BASE} 0x240 +} EMAC1CLRT CLR SET INV
BIT 13-8    CWINDOW
BIT 3-0     RETX

REG ${rpn ${BASE} 0x250 +} EMAC1MAXF CLR SET INV
BIT 15-0    MACMAXF

REG ${rpn ${BASE} 0x260 +} EMAC1SUPP CLR SET INV
BIT 11      RESETRMII
BIT 8       SPEEDRMII

REG ${rpn ${BASE} 0x270 +} EMAC1TEST CLR SET INV
BIT 2       TESTBP
BIT 1       TESTPAUSE
BIT 0       SHRTQNTA

REG ${rpn ${BASE} 0x280 +} EMAC1MCFG CLR SET INV
BIT 15      RESETMGMT
BIT 5-2     CLKSEL
BIT 1       NOPRE
BIT 0       SCANINC

REG ${rpn ${BASE} 0x290 +} EMAC1MCMD CLR SET INV
BIT 1       SCAN
BIT 0       READ

REG ${rpn ${BASE} 0x2A0 +} EMAC1MADR CLR SET INV
BIT 12-8    PHYADDR
BIT 4-0     REGADDR

REG ${rpn ${BASE} 0x2B0 +} EMAC1MWTD CLR SET INV
BIT 15-0    MWTD

REG ${rpn ${BASE} 0x2C0 +} EMAC1MRDD CLR SET INV
BIT 15-0    MRDD

REG ${rpn ${BASE} 0x2D0 +} EMAC1MIND CLR SET INV
BIT 3       LINKFAIL
BIT 2       NOTVALID
BIT 1       SCAN
BIT 0       MIIMBUSY

REG ${rpn ${BASE} 0x300 +} EMAC1SA0 CLR SET INV
BIT 15-8    STNADDR6
BIT 7-0     STNADDR5

REG ${rpn ${BASE} 0x310 +} EMAC1SA1 CLR SET INV
BIT 15-8    STNADDR4
BIT 7-0     STNADDR3

REG ${rpn ${BASE} 0x320 +} EMAC1SA2 CLR SET INV
BIT 15-8    STNADDR2
BIT 7-0     STNADDR1


