<stg><name>conv_2d_cl<array,array<ap_fixed,8u>,config2></name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="3" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="9" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln151" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:2  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:4  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i14* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:8  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:9  br label %.reset

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:4  %tmp_data_0_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_V_data_V)

]]></Node>
<StgValue><ssdm name="tmp_data_0_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.reset:0  %indvar_flatten36 = phi i14 [ 0, %codeRepl ], [ %add_ln78, %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i" ]

]]></Node>
<StgValue><ssdm name="indvar_flatten36"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  %empty_692 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9252, i64 9252, i64 9252)

]]></Node>
<StgValue><ssdm name="empty_692"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset:3  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str81) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16">
<![CDATA[
.reset:5  %kernel_data_V_1_1_load = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16">
<![CDATA[
.reset:6  %kernel_data_V_1_2_load = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16">
<![CDATA[
.reset:7  %kernel_data_V_1_4_load = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16">
<![CDATA[
.reset:8  %kernel_data_V_1_5_load = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16">
<![CDATA[
.reset:9  %kernel_data_V_1_7_load = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
.reset:10  %kernel_data_V_1_8_load = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="144" op_0_bw="144" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16">
<![CDATA[
.reset:11  %call_ret = call fastcc { i16, i16, i16, i16, i16, i16, i16, i16, i16 } @"shift_line_buffer<array<ap_fixed,1u>,config2>"(i16 %tmp_data_0_V, i16 %kernel_data_V_1_1_load, i16 %kernel_data_V_1_2_load, i16 %kernel_data_V_1_4_load, i16 %kernel_data_V_1_5_load, i16 %kernel_data_V_1_7_load, i16 %kernel_data_V_1_8_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="144">
<![CDATA[
.reset:12  %kernel_data_V_1_6_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_ret"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="144">
<![CDATA[
.reset:13  %kernel_data_V_1_3_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_ret"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="144">
<![CDATA[
.reset:14  %kernel_data_V_1_0_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_ret"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="144">
<![CDATA[
.reset:15  %kernel_data_V_1_1_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_ret"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:16  store i16 %kernel_data_V_1_1_ret, i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="144">
<![CDATA[
.reset:17  %kernel_data_V_1_2_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 4

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_ret"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:18  store i16 %kernel_data_V_1_2_ret, i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="144">
<![CDATA[
.reset:19  %kernel_data_V_1_4_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 5

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_ret"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:20  store i16 %kernel_data_V_1_4_ret, i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="144">
<![CDATA[
.reset:21  %kernel_data_V_1_5_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 6

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_ret"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:22  store i16 %kernel_data_V_1_5_ret, i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="144">
<![CDATA[
.reset:23  %kernel_data_V_1_7_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 7

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_ret"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:24  store i16 %kernel_data_V_1_7_ret, i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="144">
<![CDATA[
.reset:25  %kernel_data_V_1_8_ret = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16 } %call_ret, 8

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_ret"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
.reset:26  store i16 %kernel_data_V_1_8_ret, i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:27  store i16 %kernel_data_V_1_0_ret, i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:28  store i16 %kernel_data_V_1_3_ret, i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:29  store i16 %kernel_data_V_1_6_ret, i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln268"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.reset:30  %sX_5_load = load i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="sX_5_load"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:31  %icmp_ln271 = icmp eq i32 %sX_5_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
.reset:32  %sY_5_load = load i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="sY_5_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:33  %icmp_ln271_1 = icmp eq i32 %sY_5_load, 2

]]></Node>
<StgValue><ssdm name="icmp_ln271_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
.reset:34  %pY_5_load = load i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="pY_5_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:35  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_5_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:36  %icmp_ln271_2 = icmp sgt i31 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.reset:37  %pX_5_load = load i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="pX_5_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:38  %tmp_249 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_5_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.reset:39  %icmp_ln271_3 = icmp sgt i31 %tmp_249, 0

]]></Node>
<StgValue><ssdm name="icmp_ln271_3"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:40  %and_ln271 = and i1 %icmp_ln271, %icmp_ln271_1

]]></Node>
<StgValue><ssdm name="and_ln271"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:41  %and_ln271_1 = and i1 %icmp_ln271_2, %icmp_ln271_3

]]></Node>
<StgValue><ssdm name="and_ln271_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset:42  %and_ln271_2 = and i1 %and_ln271_1, %and_ln271

]]></Node>
<StgValue><ssdm name="and_ln271_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.reset:43  %add_ln78 = add i14 %indvar_flatten36, 1

]]></Node>
<StgValue><ssdm name="add_ln78"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:44  br i1 %and_ln271_2, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin", label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln271"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin:0  %rbegin25_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin25_i_i"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin:1  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %in_index_0_i_i_i_i35 = phi i32 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %select_ln168, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="in_index_0_i_i_i_i35"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %w_index34 = phi i5 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %w_index, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="w_index34"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="5">
<![CDATA[
ReuseLoop:13  %zext_ln155 = zext i5 %w_index34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:14  %outidx9_addr = getelementptr [18 x i1]* @outidx9, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="outidx9_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5">
<![CDATA[
ReuseLoop:15  %out_index = load i1* %outidx9_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:49  %w2_V_addr = getelementptr [18 x i24]* @w2_V, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="w2_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="5">
<![CDATA[
ReuseLoop:50  %w2_V_load = load i24* %w2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:84  %in_index = add nsw i32 1, %in_index_0_i_i_i_i35

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ReuseLoop:85  %icmp_ln168 = icmp sgt i32 %in_index, 8

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop:88  %w_index = add i5 1, %w_index34

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReuseLoop:89  %icmp_ln151 = icmp eq i5 %w_index34, -15

]]></Node>
<StgValue><ssdm name="icmp_ln151"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:91  br i1 %icmp_ln151, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end", label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="81" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5">
<![CDATA[
ReuseLoop:15  %out_index = load i1* %outidx9_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32">
<![CDATA[
ReuseLoop:16  %trunc_ln160 = trunc i32 %in_index_0_i_i_i_i35 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:18  %kernel_data_V_1_0_load = load i16* @kernel_data_V_1_0, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_0_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:19  %kernel_data_V_1_1_load_1 = load i16* @kernel_data_V_1_1, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_1_load_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:20  %kernel_data_V_1_2_load_1 = load i16* @kernel_data_V_1_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_2_load_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:21  %kernel_data_V_1_3_load = load i16* @kernel_data_V_1_3, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_3_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:22  %kernel_data_V_1_4_load_1 = load i16* @kernel_data_V_1_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_4_load_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:23  %kernel_data_V_1_5_load_1 = load i16* @kernel_data_V_1_5, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_5_load_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:24  %kernel_data_V_1_6_load = load i16* @kernel_data_V_1_6, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_6_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:25  %kernel_data_V_1_7_load_1 = load i16* @kernel_data_V_1_7, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_7_load_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:26  %icmp_ln19 = icmp eq i4 %trunc_ln160, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:27  %icmp_ln19_1 = icmp eq i4 %trunc_ln160, 1

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:28  %icmp_ln19_2 = icmp eq i4 %trunc_ln160, 2

]]></Node>
<StgValue><ssdm name="icmp_ln19_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:29  %icmp_ln19_3 = icmp eq i4 %trunc_ln160, 3

]]></Node>
<StgValue><ssdm name="icmp_ln19_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:30  %icmp_ln19_4 = icmp eq i4 %trunc_ln160, 4

]]></Node>
<StgValue><ssdm name="icmp_ln19_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:31  %icmp_ln19_5 = icmp eq i4 %trunc_ln160, 5

]]></Node>
<StgValue><ssdm name="icmp_ln19_5"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:32  %icmp_ln19_6 = icmp eq i4 %trunc_ln160, 6

]]></Node>
<StgValue><ssdm name="icmp_ln19_6"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReuseLoop:33  %icmp_ln19_7 = icmp eq i4 %trunc_ln160, 7

]]></Node>
<StgValue><ssdm name="icmp_ln19_7"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:34  %select_ln19 = select i1 %icmp_ln19_7, i16 %kernel_data_V_1_7_load_1, i16 %kernel_data_V_1_6_load

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:35  %or_ln19 = or i1 %icmp_ln19_7, %icmp_ln19_6

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:36  %select_ln19_1 = select i1 %icmp_ln19_5, i16 %kernel_data_V_1_5_load_1, i16 %kernel_data_V_1_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:37  %or_ln19_1 = or i1 %icmp_ln19_5, %icmp_ln19_4

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:38  %select_ln19_2 = select i1 %icmp_ln19_3, i16 %kernel_data_V_1_3_load, i16 %kernel_data_V_1_2_load_1

]]></Node>
<StgValue><ssdm name="select_ln19_2"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:39  %or_ln19_2 = or i1 %icmp_ln19_3, %icmp_ln19_2

]]></Node>
<StgValue><ssdm name="or_ln19_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:40  %select_ln19_3 = select i1 %icmp_ln19_1, i16 %kernel_data_V_1_1_load_1, i16 %kernel_data_V_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln19_3"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:42  %select_ln19_4 = select i1 %or_ln19, i16 %select_ln19, i16 %select_ln19_1

]]></Node>
<StgValue><ssdm name="select_ln19_4"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:43  %or_ln19_4 = or i1 %or_ln19, %or_ln19_1

]]></Node>
<StgValue><ssdm name="or_ln19_4"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:44  %select_ln19_5 = select i1 %or_ln19_2, i16 %select_ln19_2, i16 %select_ln19_3

]]></Node>
<StgValue><ssdm name="select_ln19_5"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:46  %select_ln19_6 = select i1 %or_ln19_4, i16 %select_ln19_4, i16 %select_ln19_5

]]></Node>
<StgValue><ssdm name="select_ln19_6"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="5">
<![CDATA[
ReuseLoop:50  %w2_V_load = load i24* %w2_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w2_V_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="24">
<![CDATA[
ReuseLoop:51  %trunc_ln160_2 = trunc i24 %w2_V_load to i6

]]></Node>
<StgValue><ssdm name="trunc_ln160_2"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:60  %tmp_119 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:68  %tmp_120 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 12, i32 17)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="6" op_0_bw="6" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:76  %tmp_121 = call i6 @_ssdm_op_PartSelect.i6.i24.i32.i32(i24 %w2_V_load, i32 18, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
ReuseLoop:86  %select_ln168 = select i1 %icmp_ln168, i32 0, i32 %in_index

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
ReuseLoop:17  %kernel_data_V_1_8_load_1 = load i16* @kernel_data_V_1_8, align 2

]]></Node>
<StgValue><ssdm name="kernel_data_V_1_8_load_1"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:41  %or_ln19_3 = or i1 %icmp_ln19_1, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:45  %or_ln19_5 = or i1 %or_ln19_2, %or_ln19_3

]]></Node>
<StgValue><ssdm name="or_ln19_5"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReuseLoop:47  %or_ln19_6 = or i1 %or_ln19_4, %or_ln19_5

]]></Node>
<StgValue><ssdm name="or_ln19_6"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
ReuseLoop:48  %select_ln19_7 = select i1 %or_ln19_6, i16 %select_ln19_6, i16 %kernel_data_V_1_8_load_1

]]></Node>
<StgValue><ssdm name="select_ln19_7"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="22" op_0_bw="16">
<![CDATA[
ReuseLoop:52  %sext_ln1116 = sext i16 %select_ln19_7 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="22" op_0_bw="6">
<![CDATA[
ReuseLoop:53  %sext_ln1118 = sext i6 %trunc_ln160_2 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:54  %mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="22" op_0_bw="6">
<![CDATA[
ReuseLoop:61  %sext_ln1118_1 = sext i6 %tmp_119 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:62  %mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="22" op_0_bw="6">
<![CDATA[
ReuseLoop:69  %sext_ln1118_2 = sext i6 %tmp_120 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:70  %mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="22" op_0_bw="6">
<![CDATA[
ReuseLoop:77  %sext_ln1118_3 = sext i6 %tmp_121 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:78  %mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="130" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:54  %mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:62  %mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:70  %mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:78  %mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="134" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:54  %mul_ln1118 = mul i22 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:62  %mul_ln1118_146 = mul i22 %sext_ln1118_1, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_146"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:70  %mul_ln1118_147 = mul i22 %sext_ln1118_2, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_147"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
ReuseLoop:78  %mul_ln1118_148 = mul i22 %sext_ln1118_3, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118_148"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %tmp_data_0_V_3933 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_1_V_3, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_3933"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %tmp_data_1_V_3231 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_3231"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %tmp_data_2_V_3229 = phi i14 [ 8, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_3_V_3, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_3229"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %tmp_data_3_V_2927 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_2927"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %tmp_data_4_V_2925 = phi i14 [ 16, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_5_V_3, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_2925"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %tmp_data_5_V_2623 = phi i14 [ 8, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_2623"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %tmp_data_6_V_2621 = phi i14 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_7_V_3, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_2621"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %tmp_data_7_V_2619 = phi i14 [ -32, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_2619"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:10  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str64) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln151"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:11  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str64)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln152"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:55  %trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:56  %select_ln1265 = select i1 %out_index, i14 %tmp_data_1_V_3231, i14 %tmp_data_0_V_3933

]]></Node>
<StgValue><ssdm name="select_ln1265"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:57  %acc_0_V = add i14 %trunc_ln, %select_ln1265

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:58  %acc_1_V = select i1 %out_index, i14 %acc_0_V, i14 %tmp_data_1_V_3231

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:59  %acc_1_V_3 = select i1 %out_index, i14 %tmp_data_0_V_3933, i14 %acc_0_V

]]></Node>
<StgValue><ssdm name="acc_1_V_3"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:63  %trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_146, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:64  %select_ln1265_1 = select i1 %out_index, i14 %tmp_data_3_V_2927, i14 %tmp_data_2_V_3229

]]></Node>
<StgValue><ssdm name="select_ln1265_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:65  %acc_2_V = add i14 %trunc_ln708_s, %select_ln1265_1

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:66  %acc_3_V = select i1 %out_index, i14 %acc_2_V, i14 %tmp_data_3_V_2927

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:67  %acc_3_V_3 = select i1 %out_index, i14 %tmp_data_2_V_3229, i14 %acc_2_V

]]></Node>
<StgValue><ssdm name="acc_3_V_3"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:71  %trunc_ln708_181 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_147, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_181"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:72  %select_ln1265_2 = select i1 %out_index, i14 %tmp_data_5_V_2623, i14 %tmp_data_4_V_2925

]]></Node>
<StgValue><ssdm name="select_ln1265_2"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:73  %acc_4_V = add i14 %trunc_ln708_181, %select_ln1265_2

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:74  %acc_5_V = select i1 %out_index, i14 %acc_4_V, i14 %tmp_data_5_V_2623

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:75  %acc_5_V_3 = select i1 %out_index, i14 %tmp_data_4_V_2925, i14 %acc_4_V

]]></Node>
<StgValue><ssdm name="acc_5_V_3"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:79  %trunc_ln708_182 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %mul_ln1118_148, i32 7, i32 20)

]]></Node>
<StgValue><ssdm name="trunc_ln708_182"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:80  %select_ln1265_3 = select i1 %out_index, i14 %tmp_data_7_V_2619, i14 %tmp_data_6_V_2621

]]></Node>
<StgValue><ssdm name="select_ln1265_3"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
ReuseLoop:81  %acc_6_V = add i14 %trunc_ln708_182, %select_ln1265_3

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:82  %acc_7_V = select i1 %out_index, i14 %acc_6_V, i14 %tmp_data_7_V_2619

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
ReuseLoop:83  %acc_7_V_3 = select i1 %out_index, i14 %tmp_data_6_V_2621, i14 %acc_6_V

]]></Node>
<StgValue><ssdm name="acc_7_V_3"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:87  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str64, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:90  %empty_691 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)

]]></Node>
<StgValue><ssdm name="empty_691"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:0  %rend26_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1, i32 %rbegin25_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend26_i_i"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="14" op_4_bw="14" op_5_bw="14" op_6_bw="14" op_7_bw="14" op_8_bw="14" op_9_bw="14" op_10_bw="14" op_11_bw="14" op_12_bw="14" op_13_bw="14" op_14_bw="14" op_15_bw="14" op_16_bw="14">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i14P.i14P.i14P.i14P.i14P.i14P.i14P.i14P(i14* %res_V_data_0_V, i14* %res_V_data_1_V, i14* %res_V_data_2_V, i14* %res_V_data_3_V, i14* %res_V_data_4_V, i14* %res_V_data_5_V, i14* %res_V_data_6_V, i14* %res_V_data_7_V, i14 %acc_1_V_3, i14 %acc_1_V, i14 %acc_3_V_3, i14 %acc_3_V, i14 %acc_5_V_3, i14 %acc_5_V, i14 %acc_7_V_3, i14 %acc_7_V)

]]></Node>
<StgValue><ssdm name="write_ln288"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln271_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<14, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>.region_end:2  br label %._crit_edge22.i.i

]]></Node>
<StgValue><ssdm name="br_ln289"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge22.i.i:0  %icmp_ln292 = icmp eq i32 %pX_5_load, 17

]]></Node>
<StgValue><ssdm name="icmp_ln292"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22.i.i:1  br i1 %icmp_ln292, label %0, label %4

]]></Node>
<StgValue><ssdm name="br_ln292"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln305 = add nsw i32 %pX_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln305, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
<literal name="icmp_ln271" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln307 = add i32 %sX_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln307"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln307 = select i1 %icmp_ln271, i32 2, i32 %add_ln307

]]></Node>
<StgValue><ssdm name="select_ln307"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln294"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln296 = icmp eq i32 %pY_5_load, 513

]]></Node>
<StgValue><ssdm name="icmp_ln296"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln296, label %1, label %2

]]></Node>
<StgValue><ssdm name="br_ln296"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln300 = add nsw i32 %pY_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln300"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln300, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln300"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
<literal name="icmp_ln271_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln302 = add i32 %sY_5_load, 1

]]></Node>
<StgValue><ssdm name="add_ln302"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln302 = select i1 %icmp_ln271_1, i32 2, i32 %add_ln302

]]></Node>
<StgValue><ssdm name="select_ln302"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln297"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln299"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln307, i32* @sX_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
<literal name="icmp_ln296" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge_i_i = phi i32 [ %select_ln302, %2 ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="storemerge_i_i"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge_i_i, i32* @sY_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln298"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln292" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %"compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i"

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i:0  %icmp_ln78 = icmp eq i14 %indvar_flatten36, -7133

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
compute_output_buffer_2d<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit.i:1  br i1 %icmp_ln78, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit", label %.reset

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0">
<![CDATA[
conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<14, 6, 5, 3, 0>, 8u>, config2>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
