// Seed: 975798021
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  type_6(
      id_1 ^ id_1, 1'h0, id_0
  );
  tri1  id_3;
  logic id_4;
  assign id_3 = id_3;
  type_9(
      1, id_3[1 : 1], 1, 1
  );
endmodule
