Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date              : Thu May 11 17:09:48 2017
| Host              : BBhost_test1514 running 64-bit CentOS release 6.3 (Final)
| Command           : report_timing_summary -warn_on_violation -file ./projDir/Implement/ver2/report_timing_summary.rpt
| Design            : my_top
| Device            : xcku115-flvf1924
| Speed File        : -2  PRODUCTION 1.24 12-12-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 450 register/latch pins with no clock driven by root clock pin: static_bd_i/static_bd_i/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1088 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.258      -36.976                    356               114006        0.004        0.000                      0               113958        0.000        0.000                       0                 45774  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                           ------------           ----------      --------------
fabric_clk_p                                    {0.000 5.000}          10.000          100.000         
  clk_out1_static_bd_clk_wiz_0_0_1              {0.000 10.000}         20.000          50.000          
  clk_out2_static_bd_clk_wiz_0_0_1              {0.000 5.000}          10.000          100.000         
  clkfbout_static_bd_clk_wiz_0_0_1              {0.000 5.000}          10.000          100.000         
pe_clk                                          {0.000 5.000}          10.000          100.000         
s_axi_aclk                                      {0.000 2.000}          4.000           250.000         
static_bd_i/static_bd_i/xdma_0/inst/sys_clk     {0.000 5.000}          10.000          100.000         
static_bd_i/static_bd_i/xdma_0/inst/sys_clk_gt  {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]_2                          {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_3                          {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]_2                       {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_3                       {0.000 5.000}          10.000          100.000         
  txoutclk_out[3]_1                             {0.000 1.000}          2.000           500.000         
    axi_aclk_1                                  {0.000 2.000}          4.000           250.000         
    mcap_clk_1                                  {0.000 4.000}          8.000           125.000         
    pipe_clk_1                                  {0.000 2.000}          4.000           250.000         
sys_clk                                         {0.000 5.000}          10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
fabric_clk_p                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_static_bd_clk_wiz_0_0_1                15.713        0.000                      0                 1955        0.039        0.000                      0                 1955        8.767        0.000                       0                   951  
  clk_out2_static_bd_clk_wiz_0_0_1                                                                                                                                                             8.621        0.000                       0                     2  
  clkfbout_static_bd_clk_wiz_0_0_1                                                                                                                                                             8.621        0.000                       0                     3  
s_axi_aclk                                        -0.058       -0.097                      3                37664        0.004        0.000                      0                37664        1.020        0.000                       0                 16657  
static_bd_i/static_bd_i/xdma_0/inst/sys_clk        6.161        0.000                      0                  762        0.046        0.000                      0                  762        3.200        0.000                       0                   466  
  txoutclk_out[3]_1                                0.323        0.000                      0                 1172        0.030        0.000                      0                 1172        0.000        0.000                       0                    37  
    axi_aclk_1                                     0.170        0.000                      0                63931        0.030        0.000                      0                63931        0.000        0.000                       0                 25586  
    mcap_clk_1                                                                                                                                                                                 0.000        0.000                       0                     1  
    pipe_clk_1                                     0.185        0.000                      0                 3746        0.030        0.000                      0                 3746        0.000        0.000                       0                  2070  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_aclk_1                        clk_out1_static_bd_clk_wiz_0_0_1        3.209        0.000                      0                   24                                                                        
axi_aclk_1                        s_axi_aclk                             -0.258      -36.879                    353                 1606        0.171        0.000                      0                 1606  
clk_out1_static_bd_clk_wiz_0_0_1  axi_aclk_1                             19.197        0.000                      0                   24                                                                        
s_axi_aclk                        axi_aclk_1                              0.342        0.000                      0                  873        0.092        0.000                      0                  873  
axi_aclk_1                        pipe_clk_1                              0.601        0.000                      0                  975        0.178        0.000                      0                  975  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                   From Clock                                   To Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                   ----------                                   --------                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                            axi_aclk_1                                   axi_aclk_1                                         0.292        0.000                      0                 2508        0.115        0.000                      0                 2508  
**async_default**                            clk_out1_static_bd_clk_wiz_0_0_1             clk_out1_static_bd_clk_wiz_0_0_1                  18.709        0.000                      0                   26        0.165        0.000                      0                   26  
**async_default**                            s_axi_aclk                                   s_axi_aclk                                         2.689        0.000                      0                  177        0.126        0.000                      0                  177  
**async_default**                            static_bd_i/static_bd_i/xdma_0/inst/sys_clk  static_bd_i/static_bd_i/xdma_0/inst/sys_clk        8.411        0.000                      0                   20        0.353        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  fabric_clk_p
  To Clock:  fabric_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         fabric_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { fabric_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME3_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME3_ADV_X2Y6  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y6  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME3_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME3_ADV_X2Y6  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_static_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_static_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.713ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.713ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/s_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_static_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_static_bd_clk_wiz_0_0_1 rise@20.000ns - clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 1.072ns (26.673%)  route 2.947ns (73.327%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.205ns = ( 18.795 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.992ns (routing 1.347ns, distribution 1.645ns)
  Clock Net Delay (Destination): 2.675ns (routing 1.239ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.574     0.574 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.668    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.711 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.576    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.683    -4.107 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.670    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.587 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         2.992    -0.595    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/sys_clk
    SLR Crossing[1->0]   
    SLICE_X99Y117        FDRE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/s_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y117        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114    -0.481 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/s_cnt_reg[20]/Q
                         net (fo=3, routed)           0.311    -0.170    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/s_cnt_reg[20]
    SLICE_X98Y117        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.131    -0.039 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_11/O
                         net (fo=1, routed)           0.355     0.316    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_11_n_0
    SLICE_X98Y117        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.185     0.501 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_7/O
                         net (fo=1, routed)           0.355     0.856    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_7_n_0
    SLICE_X100Y118       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.119     0.975 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_3/O
                         net (fo=7, routed)           0.231     1.206    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/FSM_sequential_state_curr[3]_i_3_n_0
    SLICE_X100Y116       LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.194     1.400 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr[26]_i_5/O
                         net (fo=2, routed)           0.362     1.762    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr[26]_i_5_n_0
    SLICE_X100Y116       LUT4 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.153     1.915 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr[26]_i_3__0/O
                         net (fo=3, routed)           0.469     2.384    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr_reg[0]_1
    SLICE_X101Y116       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.176     2.560 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr[26]_i_1__0/O
                         net (fo=27, routed)          0.864     3.424    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr[26]_i_1__0_n_0
    SLICE_X106Y111       FDRE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R11                                               0.000    20.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    20.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.209    20.209 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    20.268    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.300 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.078    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.405    15.673 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    16.045    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.120 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         2.675    18.795    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/sys_clk
    SLR Crossing[1->0]   
    SLICE_X106Y111       FDRE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr_reg[0]/C
                         clock pessimism              0.476    19.270    
                         clock uncertainty           -0.084    19.187    
    SLICE_X106Y111       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.050    19.137    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/erase_INST/o_flash_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.137    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                 15.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/read_INST/sn_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[24]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_static_bd_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.049ns (23.333%)  route 0.161ns (76.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.756ns
    Clock Pessimism Removal (CPR):    0.144ns
  Clock Net Delay (Source):      1.254ns (routing 0.584ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.647ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.132     0.132 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.159    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.174 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.519    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.723    -2.204 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -2.037    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.010 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         1.254    -0.756    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/read_INST/sys_clk
    SLR Crossing[1->0]   
    SLICE_X98Y101        FDRE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/read_INST/sn_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y101        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049    -0.707 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/read_INST/sn_reg_reg[24]/Q
                         net (fo=2, routed)           0.161    -0.546    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[24]
    RAMB36_X12Y20        RAMB36E2                                     r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DINADIN[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.578    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.600 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.017    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.248    -2.231 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -2.022    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.991 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         1.521    -0.470    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    SLR Crossing[1->0]   
    RAMB36_X12Y20        RAMB36E2                                     r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.144    -0.614    
    RAMB36_X12Y20        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[24])
                                                      0.029    -0.585    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                          0.585    
                         arrival time                          -0.546    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_static_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C   n/a            2.740         20.000      17.260     BITSLICE_RX_TX_X2Y84  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/cntrl_INST/o_flash_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            1.233         10.000      8.767      BITSLICE_RX_TX_X2Y74  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/cntrl_INST/o_flash_addr_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            1.233         10.000      8.767      BITSLICE_RX_TX_X2Y84  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/cntrl_INST/o_flash_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_static_bd_clk_wiz_0_0_1
  To Clock:  clk_out2_static_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_static_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621      BUFGCE_X2Y152  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout2_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_static_bd_clk_wiz_0_0_1
  To Clock:  clkfbout_static_bd_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_static_bd_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFGCE/I  n/a            1.379         10.000      8.621      BUFGCE_X2Y157  static_bd_i/static_bd_i/clk_wiz_0/inst/clkf_buf/I



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            3  Failing Endpoints,  Worst Slack       -0.058ns,  Total Violation       -0.097ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.058ns  (required time - arrival time)
  Source:                 rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (s_axi_aclk rise@4.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 0.327ns (9.539%)  route 3.101ns (90.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.550ns = ( 6.550 - 4.000 ) 
    Source Clock Delay      (SCD):    3.288ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.288ns (routing 0.699ns, distribution 2.589ns)
  Clock Net Delay (Destination): 2.550ns (routing 0.632ns, distribution 1.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.288     3.288    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X95Y99         FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     3.402 r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/s_ready_i_reg/Q
                         net (fo=534, routed)         3.058     6.460    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/skid_buffer_reg[262]_0
    SLICE_X97Y121        LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.213     6.673 r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[205]_i_1/O
                         net (fo=1, routed)           0.043     6.716    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i[205]_i_1_n_2
    SLICE_X97Y121        FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      4.000     4.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.550     6.550    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X97Y121        FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[205]/C
                         clock pessimism              0.082     6.632    
                         clock uncertainty           -0.035     6.597    
    SLICE_X97Y121        FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.061     6.658    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[205]
  -------------------------------------------------------------------
                         required time                          6.658    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                 -0.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.014ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      3.014ns (routing 0.632ns, distribution 2.382ns)
  Clock Net Delay (Destination): 3.389ns (routing 0.699ns, distribution 2.690ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.014     3.014    rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X85Y56         SRLC32E                                      r  rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y56         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.269 r  rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.269    rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X85Y56         SRL16E                                       r  rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.389     3.389    rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X85Y56         SRL16E                                       r  rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.368     3.021    
    SLICE_X85Y56         SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.265    rp_bd_i/rp_bd_i/system_ila2/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.265    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.004    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rp_bd_i/s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.961         4.000       2.039      RAMB36_X12Y27  rp_bd_i/rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.000       1.020      RAMB36_X12Y28  rp_bd_i/rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.980         2.000       1.020      RAMB36_X12Y27  rp_bd_i/rp_bd_i/example_0/inst/example_a_V_m_axi_U/bus_read/buff_rdata/mem_reg_0/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  static_bd_i/static_bd_i/xdma_0/inst/sys_clk
  To Clock:  static_bd_i/static_bd_i/xdma_0/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPDI[2]
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_bd_i/static_bd_i/xdma_0/inst/sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@10.000ns - static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.324ns (9.076%)  route 3.246ns (90.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.023ns = ( 12.023 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.746ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.678ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         2.026     2.423    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/diff_clock_rtl_clk_n[0]
    SLICE_X132Y51        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y51        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.541 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=253, routed)         2.811     5.352    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].receiver_detect_drp_i/out[0]
    SLICE_X141Y1         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206     5.558 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[7].receiver_detect_drp_i/static_bd_xdma_0_0_pcie3_ip_gt_i_i_131/O
                         net (fo=1, routed)           0.435     5.993    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/drpdi_in[2]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         1.694    12.023    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/drpclk_in[0]
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL                                r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
                         clock pessimism              0.188    12.211    
                         clock uncertainty           -0.035    12.176    
    GTHE3_CHANNEL_X1Y0   GTHE3_CHANNEL (Setup_GTHE3_CHANNEL_DRPCLK_DRPDI[2])
                                                     -0.022    12.154    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST
  -------------------------------------------------------------------
                         required time                         12.154    
                         arrival time                          -5.993    
  -------------------------------------------------------------------
                         slack                                  6.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             static_bd_i/static_bd_i/xdma_0/inst/sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns - static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.078ns (47.853%)  route 0.085ns (52.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Net Delay (Source):      0.865ns (routing 0.351ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.397ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         0.865     0.983    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/diff_clock_rtl_clk_n[0]
    SLICE_X140Y57        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y57        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.031 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[2]/Q
                         net (fo=6, routed)           0.070     1.101    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[2]
    SLICE_X140Y56        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.030     1.131 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count[5]_i_1__2/O
                         net (fo=1, routed)           0.015     1.146    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/p_0_in__2[5]
    SLICE_X140Y56        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         1.046     1.211    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/diff_clock_rtl_clk_n[0]
    SLICE_X140Y56        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[5]/C
                         clock pessimism             -0.167     1.044    
    SLICE_X140Y56        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.056     1.100    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].receiver_detect_drp_i/rxelecidle_cycle_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         static_bd_i/static_bd_i/xdma_0/inst/sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { static_bd_i/static_bd_i/xdma_0/inst/sys_clk }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         10.000      6.000      GTHE3_CHANNEL_X1Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         5.000       3.200      GTHE3_CHANNEL_X1Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[3]_1
  To Clock:  txoutclk_out[3]_1

Setup :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (txoutclk_out[3]_1 rise@2.000ns - txoutclk_out[3]_1 rise@0.000ns)
  Data Path Delay:        0.983ns  (logic 0.321ns (32.655%)  route 0.662ns (67.345%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 4.849 - 2.000 ) 
    Source Clock Delay      (SCD):    3.189ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.792ns (routing 0.688ns, distribution 2.104ns)
  Clock Net Delay (Destination): 2.520ns (routing 0.621ns, distribution 1.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.792     3.189    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLKMIREPLAYRAM
  -------------------------------------------------------------------    -------------------
    PCIE_3_1_X0Y0        PCIE_3_1 (Prop_PCIE_3_1_CORECLKMIREPLAYRAM_MIREPLAYRAMWRITEENABLE[1])
                                                      0.321     3.510 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMWRITEENABLE[1]
                         net (fo=8, routed)           0.662     4.172    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/MIREPLAYRAMWRITEENABLE[1]
    RAMB36_X16Y10        RAMB36E2                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3]_1 rise edge)
                                                      2.000     2.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     2.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     2.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     2.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=33, routed)          2.520     4.849    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKARDCLK
                         clock pessimism              0.271     5.120    
                         clock uncertainty           -0.035     5.084    
    RAMB36_X16Y10        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.589     4.495    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst
  -------------------------------------------------------------------
                         required time                          4.495    
                         arrival time                          -4.172    
  -------------------------------------------------------------------
                         slack                                  0.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by txoutclk_out[3]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[117]
                            (rising edge-triggered cell PCIE_3_1 clocked by txoutclk_out[3]_1  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             txoutclk_out[3]_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txoutclk_out[3]_1 rise@0.000ns - txoutclk_out[3]_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.139ns (37.568%)  route 0.231ns (62.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.554ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Net Delay (Source):      1.218ns (routing 0.324ns, distribution 0.894ns)
  Clock Net Delay (Destination): 1.389ns (routing 0.370ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txoutclk_out[3]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.218     1.336    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/CORECLKMIREQUESTRAM
    RAMB36_X16Y10        RAMB36E2                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X16Y10        RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[8])
                                                      0.139     1.475 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_rep_inst/bram_rep_8k_inst/RAMB36E2[1].ramb36e2_inst/DOUTBDOUT[8]
                         net (fo=1, routed)           0.231     1.706    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/MIREPLAYRAMREADDATA[117]
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MIREPLAYRAMREADDATA[117]
  -------------------------------------------------------------------    -------------------

                         (clock txoutclk_out[3]_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y38        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_coreclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=33, routed)          1.389     1.554    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/CORECLKMIREQUESTRAM
    PCIE_3_1_X0Y0        PCIE_3_1                                     r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
                         clock pessimism             -0.194     1.360    
    PCIE_3_1_X0Y0        PCIE_3_1 (Hold_PCIE_3_1_CORECLK_MIREPLAYRAMREADDATA[117])
                                                      0.316     1.676    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[3]_1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/CORECLK    n/a               2.000         2.000       0.000      PCIE_3_1_X0Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y9   static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[1].ramb18e2_inst/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a               0.980         1.000       0.020      RAMB18_X16Y10  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/bram_inst/bram_cpl_inst/CPL_FIFO_16KB.bram_16k_inst/RAMB18E2[2].ramb18e2_inst/CLKBWRCLK
Max Skew          Fast    PCIE_3_1/CORECLK    PCIE_3_1/PIPECLK  0.374         0.251       0.123      PCIE_3_1_X0Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/CORECLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk_1
  To Clock:  axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk_1 rise@4.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.309ns (8.351%)  route 3.391ns (91.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 7.001 - 4.000 ) 
    Source Clock Delay      (SCD):    3.429ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.032ns (routing 0.699ns, distribution 2.333ns)
  Clock Net Delay (Destination): 2.672ns (routing 0.632ns, distribution 2.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.032     3.429    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/aclk
    SLICE_X98Y89         FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y89         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.543 r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/s_ready_i_reg/Q
                         net (fo=529, routed)         3.356     6.899    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/skid_buffer_reg[262]_0
    SLICE_X103Y116       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.195     7.094 r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i[147]_i_1/O
                         net (fo=1, routed)           0.035     7.129    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i[147]_i_1_n_0
    SLICE_X103Y116       FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.672     7.001    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/aclk
    SLICE_X103Y116       FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i_reg[147]/C
                         clock pessimism              0.273     7.274    
                         clock uncertainty           -0.035     7.239    
    SLICE_X103Y116       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     7.299    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_payload_i_reg[147]
  -------------------------------------------------------------------
                         required time                          7.299    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  0.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/lite_data_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk_1 rise@0.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.079ns (46.746%)  route 0.090ns (53.254%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.611ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.215ns (routing 0.335ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.380ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.215     1.333    static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X127Y19        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/lite_data_ff_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y19        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.382 r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/lite_data_ff_reg[30]/Q
                         net (fo=2, routed)           0.078     1.460    static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/lite_data_ff[30]
    SLICE_X125Y19        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.030     1.490 r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff[30]_i_1/O
                         net (fo=1, routed)           0.012     1.502    static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_nxt[30]
    SLICE_X125Y19        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.446     1.611    static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/user_clk
    SLICE_X125Y19        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[30]/C
                         clock pessimism             -0.195     1.416    
    SLICE_X125Y19        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.056     1.472    static_bd_i/static_bd_i/xdma_0/inst/dma_top/axi4mm_axi_mm_mastertop_inst/axi4mm_axi_mm_master_rd/rdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_aclk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O }

Check Type        Corner  Lib Pin             Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PCIE_3_1/USERCLK    n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X13Y12  static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_enable.DSC_FIFO0/ramw[2].bram/genblk1[0].u_buffermem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a               0.980         2.000       1.020      RAMB36_X17Y4   static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/u_mem_rc/the_bram_reg_1/CLKARDCLK
Max Skew          Fast    PCIE_3_1/USERCLK    PCIE_3_1/CORECLK  0.374         0.286       0.088      PCIE_3_1_X0Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  mcap_clk_1
  To Clock:  mcap_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mcap_clk_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/bufg_mcap_clk/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     PCIE_3_1/MCAPCLK  n/a            8.000         8.000       0.000      PCIE_3_1_X0Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/MCAPCLK



---------------------------------------------------------------------------------------------------
From Clock:  pipe_clk_1
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/FSM_sequential_fsm_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.117ns (3.265%)  route 3.466ns (96.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 6.877 - 4.000 ) 
    Source Clock Delay      (SCD):    3.254ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.857ns (routing 0.708ns, distribution 2.149ns)
  Clock Net Delay (Destination): 2.548ns (routing 0.642ns, distribution 1.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        2.857     3.254    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/CLK_PCLK
    SLICE_X128Y58        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y58        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     3.371 f  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/prst_n_r_reg[7]/Q
                         net (fo=409, routed)         3.466     6.837    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/prst_n_r_reg[7]
    SLICE_X123Y0         FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/FSM_sequential_fsm_reg[0]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        2.548     6.877    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/CLK_PCLK
    SLICE_X123Y0         FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/FSM_sequential_fsm_reg[0]/C
                         clock pessimism              0.265     7.142    
                         clock uncertainty           -0.035     7.106    
    SLICE_X123Y0         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.084     7.022    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[3].phy_rxeq_i/FSM_sequential_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.837    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - pipe_clk_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.063ns (37.278%)  route 0.106ns (62.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.599ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.206ns (routing 0.336ns, distribution 0.870ns)
  Clock Net Delay (Destination): 1.434ns (routing 0.383ns, distribution 1.051ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        1.206     1.324    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/CLK_PCLK
    SLICE_X133Y28        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/FSM_sequential_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y28        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.372 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/FSM_sequential_fsm_reg[0]/Q
                         net (fo=41, routed)          0.090     1.462    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/fsm[0]
    SLICE_X135Y28        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.015     1.477 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/coeff[11]_i_1__4/O
                         net (fo=1, routed)           0.016     1.493    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/p_1_in[11]
    SLICE_X135Y28        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        1.434     1.599    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/CLK_PCLK
    SLICE_X135Y28        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[11]/C
                         clock pessimism             -0.192     1.407    
    SLICE_X135Y28        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.463    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_lane[5].phy_txeq_i/coeff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pipe_clk_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O }

Check Type        Corner  Lib Pin                 Reference Pin     Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     PCIE_3_1/PIPECLK        n/a               4.000         4.000       0.000      PCIE_3_1_X0Y0       static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK
Low Pulse Width   Slow    GTHE3_CHANNEL/TXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y2  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
High Pulse Width  Slow    GTHE3_CHANNEL/TXUSRCLK  n/a               1.100         2.000       0.900      GTHE3_CHANNEL_X1Y0  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[24].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew          Fast    PCIE_3_1/PIPECLK        PCIE_3_1/CORECLK  0.374         0.256       0.118      PCIE_3_1_X0Y0       static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pcie3_uscale_wrapper_inst/PCIE_3_1_inst/PIPECLK



---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk_1
  To Clock:  clk_out1_static_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.209ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_static_bd_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.854ns  (logic 0.117ns (13.700%)  route 0.737ns (86.300%))
  Logic Levels:           0  
  Clock Net Delay (Source):      0.699ns (routing 0.699ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.239ns, distribution 1.453ns)
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106                                    0.000     0.000 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X103Y106       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     0.117 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.737     0.854    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X101Y109       FDCE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X101Y109       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.063     4.063    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.063    
                         arrival time                          -0.854    
  -------------------------------------------------------------------
                         slack                                  3.209    





---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk_1
  To Clock:  s_axi_aclk

Setup :          353  Failing Endpoints,  Worst Slack       -0.258ns,  Total Violation      -36.879ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.258ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/axi_slave_reg_0/inst/decouple_r_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (s_axi_aclk rise@4.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.312ns (9.275%)  route 3.052ns (90.725%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.533ns = ( 6.533 - 4.000 ) 
    Source Clock Delay      (SCD):    3.426ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.029ns (routing 0.699ns, distribution 2.330ns)
  Clock Net Delay (Destination): 2.533ns (routing 0.632ns, distribution 1.901ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.029     3.426    static_bd_i/static_bd_i/axi_slave_reg_0/inst/S_AXI_ACLK
    SLICE_X96Y73         FDRE                                         r  static_bd_i/static_bd_i/axi_slave_reg_0/inst/decouple_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y73         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     3.541 f  static_bd_i/static_bd_i/axi_slave_reg_0/inst/decouple_r_reg/Q
                         net (fo=38, routed)          0.506     4.047    static_bd_i/static_bd_i/pr_decoupler_0/U0/decouple
    SLICE_X96Y64         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.116     4.163 r  static_bd_i/static_bd_i/pr_decoupler_0/U0/rp_intf_0_WVALID_INST_0/O
                         net (fo=17, routed)          1.960     6.123    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X97Y124        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.040     6.163 f  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_6/O
                         net (fo=8, routed)           0.163     6.326    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg1[31]_i_6_n_2
    SLICE_X98Y124        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     6.367 r  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1/O
                         net (fo=8, routed)           0.423     6.790    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_2
    SLICE_X99Y125        FDRE                                         r  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      4.000     4.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.533     6.533    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X99Y125        FDRE                                         r  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5_reg[28]/C
                         clock pessimism              0.082     6.615    
                         clock uncertainty           -0.035     6.580    
    SLICE_X99Y125        FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.048     6.532    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/slv_reg5_reg[28]
  -------------------------------------------------------------------
                         required time                          6.532    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                 -0.258    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/axi_register_slice_0/inst/ar_pipe/m_payload_i_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.048ns (11.241%)  route 0.379ns (88.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.065ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.328ns (routing 0.335ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.380ns, distribution 1.296ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.328     1.446    static_bd_i/static_bd_i/axi_register_slice_0/inst/ar_pipe/aclk
    SLICE_X98Y57         FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/ar_pipe/m_payload_i_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y57         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.494 r  static_bd_i/static_bd_i/axi_register_slice_0/inst/ar_pipe/m_payload_i_reg[78]/Q
                         net (fo=1, routed)           0.379     1.873    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/D[78]
    SLICE_X95Y64         FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.676     1.676    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/aclk
    SLICE_X95Y64         FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[78]/C
                         clock pessimism             -0.065     1.611    
                         clock uncertainty            0.035     1.646    
    SLICE_X95Y64         FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.702    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/ar_pipe/m_payload_i_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_static_bd_clk_wiz_0_0_1
  To Clock:  axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack       19.197ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.197ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.863ns  (logic 0.114ns (13.210%)  route 0.749ns (86.790%))
  Logic Levels:           0  
  Clock Net Delay (Source):      1.347ns (routing 1.347ns, distribution 0.000ns)
  Clock Net Delay (Destination): 2.682ns (routing 0.632ns, distribution 2.050ns)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y109                                    0.000     0.000 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X103Y109       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     0.114 r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.749     0.863    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X103Y108       FDCE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X103Y108       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.060    20.060    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/sn_num_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 19.197    





---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk_1 rise@4.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.942ns  (logic 0.115ns (2.917%)  route 3.827ns (97.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 7.042 - 4.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.865ns (routing 0.699ns, distribution 2.166ns)
  Clock Net Delay (Destination): 2.713ns (routing 0.632ns, distribution 2.081ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.865     2.865    rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X96Y122        FDRE                                         r  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y122        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.980 r  rp_bd_i/rp_bd_i/axislave_cu_apctrl_v1_0_0/inst/axislave_cu_apctrl_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           3.827     6.807    static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/D[10]
    SLICE_X96Y16         FDRE                                         r  static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.713     7.042    static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/aclk
    SLICE_X96Y16         FDRE                                         r  static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[10]/C
                         clock pessimism              0.082     7.124    
                         clock uncertainty           -0.035     7.089    
    SLICE_X96Y16         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.060     7.149    static_bd_i/static_bd_i/axi_mem_intercon/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          7.149    
                         arrival time                          -6.807    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[75]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/skid_buffer_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             axi_aclk_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (axi_aclk_1 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.107ns (13.292%)  route 0.698ns (86.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.572ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    2.796ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.796ns (routing 0.632ns, distribution 2.164ns)
  Clock Net Delay (Destination): 3.053ns (routing 0.699ns, distribution 2.354ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.796     2.796    rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/aclk
    SLICE_X95Y121        FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y121        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.107     2.903 r  rp_bd_i/rp_bd_i/axi_interconnect_1/s00_couplers/s00_regslice/inst/r_pipe/m_payload_i_reg[75]/Q
                         net (fo=2, routed)           0.698     3.601    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/m_axi_rdata[75]
    SLICE_X97Y119        FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/skid_buffer_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.053     3.450    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/aclk
    SLICE_X97Y119        FDRE                                         r  static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/skid_buffer_reg[75]/C
                         clock pessimism             -0.082     3.368    
                         clock uncertainty            0.035     3.403    
    SLICE_X97Y119        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.106     3.509    static_bd_i/static_bd_i/axi_register_slice_0/inst/r_pipe/skid_buffer_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.509    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  axi_aclk_1
  To Clock:  pipe_clk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (pipe_clk_1 rise@4.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        2.893ns  (logic 0.248ns (8.572%)  route 2.645ns (91.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 6.873 - 4.000 ) 
    Source Clock Delay      (SCD):    3.261ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.864ns (routing 0.699ns, distribution 2.165ns)
  Clock Net Delay (Destination): 2.544ns (routing 0.642ns, distribution 1.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.864     3.261    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X132Y52        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y52        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     3.378 f  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[0]/Q
                         net (fo=6, routed)           0.232     3.610    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[0]
    SLICE_X130Y51        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.131     3.741 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         2.413     6.154    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/SR[0]
    SLICE_X127Y0         FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        2.544     6.873    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/CLK
    SLICE_X127Y0         FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]/C
                         clock pessimism              0.000     6.873    
                         clock uncertainty           -0.035     6.838    
    SLICE_X127Y0         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.083     6.755    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_7_inst/pipe_stages_1.pipe_tx_eqpreset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          6.755    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by pipe_clk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             pipe_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pipe_clk_1 rise@0.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.078ns (18.310%)  route 0.348ns (81.690%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.589ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.335ns, distribution 0.893ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.383ns, distribution 1.041ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.228     1.346    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/CLK_USERCLK
    SLICE_X132Y52        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y52        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     1.394 f  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg[2]/Q
                         net (fo=6, routed)           0.107     1.501    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_state_reg_n_0_[2]
    SLICE_X130Y51        LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.030     1.531 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/init_ctrl_inst/reg_user_tph_stt_read_data_valid_o_i_2/O
                         net (fo=978, routed)         0.241     1.772    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/SR[0]
    SLICE_X133Y49        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock pipe_clk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y44        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_pclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=2070, routed)        1.424     1.589    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/CLK
    SLICE_X133Y49        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[0]/C
                         clock pessimism              0.000     1.589    
    SLICE_X133Y49        FDRE (Hold_EFF_SLICEL_C_R)
                                                      0.005     1.594    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/pcie3_uscale_top_inst/pipe_pipeline_inst/pipe_8_lane.pipe_lane_4_inst/pipe_stages_1.pipe_tx_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_aclk_1
  To Clock:  axi_aclk_1

Setup :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload_reg[251]/CLR
                            (recovery check against rising-edge clock axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (axi_aclk_1 rise@4.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.118ns (3.357%)  route 3.397ns (96.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.989ns = ( 6.989 - 4.000 ) 
    Source Clock Delay      (SCD):    3.230ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.833ns (routing 0.699ns, distribution 2.134ns)
  Clock Net Delay (Destination): 2.660ns (routing 0.632ns, distribution 2.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.833     3.230    static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_clk
    SLICE_X128Y25        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y25        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     3.348 f  static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__2/Q
                         net (fo=237, routed)         3.397     6.745    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/user_rst_3ff_reg[0]_rep__2
    SLICE_X105Y60        FDCE                                         f  static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      4.000     4.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.046     4.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     4.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.660     6.989    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X105Y60        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload_reg[251]/C
                         clock pessimism              0.165     7.154    
                         clock uncertainty           -0.035     7.119    
    SLICE_X105Y60        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.082     7.037    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg4_pload_reg[251]
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  0.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload_reg[100]/CLR
                            (removal check against rising-edge clock axi_aclk_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_aclk_1 rise@0.000ns - axi_aclk_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.048ns (24.242%)  route 0.150ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.602ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Net Delay (Source):      1.211ns (routing 0.335ns, distribution 0.876ns)
  Clock Net Delay (Destination): 1.437ns (routing 0.380ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.211     1.329    static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_clk
    SLICE_X121Y30        FDRE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y30        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.377 f  static_bd_i/static_bd_i/xdma_0/inst/dma_top/user_rst_3ff_reg[0]_rep__10/Q
                         net (fo=250, routed)         0.150     1.527    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/user_rst_3ff_reg[0]_rep__10
    SLICE_X119Y30        FDCE                                         f  static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload_reg[100]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_aclk_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X1Y7   GTHE3_CHANNEL                0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/gt_wizard.gtwizard_top_i/static_bd_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.static_bd_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[25].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=5, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/CLK_USERCLK_IN
    BUFG_GT_X1Y47        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.437     1.602    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/user_clk
    SLICE_X119Y30        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload_reg[100]/C
                         clock pessimism             -0.195     1.407    
    SLICE_X119Y30        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                      0.005     1.412    static_bd_i/static_bd_i/xdma_0/inst/dma_top/dma_pcie_req/dma_pcie_rc/tlp_stg1_pload_reg[100]
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_static_bd_clk_wiz_0_0_1
  To Clock:  clk_out1_static_bd_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.709ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_static_bd_clk_wiz_0_0_1 rise@20.000ns - clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.310ns (31.860%)  route 0.663ns (68.140%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.198ns = ( 18.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.016ns (routing 1.347ns, distribution 1.669ns)
  Clock Net Delay (Destination): 2.682ns (routing 1.239ns, distribution 1.443ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.574     0.574 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.094     0.668    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.711 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.865     1.576    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.683    -4.107 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.437    -3.670    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083    -3.587 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         3.016    -0.571    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X101Y111       FDPE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y111       FDPE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117    -0.454 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.194    -0.260    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X100Y111       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193    -0.067 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.469     0.402    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X100Y111       FDPE                                         f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    R11                                               0.000    20.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000    20.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.209    20.209 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.059    20.268    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032    20.300 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.778    21.078    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -5.405    15.673 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.372    16.045    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075    16.120 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         2.682    18.802    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[1->0]   
    SLICE_X100Y111       FDPE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.475    19.277    
                         clock uncertainty           -0.084    19.194    
    SLICE_X100Y111       FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    19.111    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/status_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.112    
                         arrival time                          -0.402    
  -------------------------------------------------------------------
                         slack                                 18.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_static_bd_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns - clk_out1_static_bd_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.049ns (23.223%)  route 0.162ns (76.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.744ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Net Delay (Source):      1.266ns (routing 0.584ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.463ns (routing 0.647ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.132     0.132 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.027     0.159    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.174 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.345     0.519    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -2.723    -2.204 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.167    -2.037    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027    -2.010 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         1.266    -0.744    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X118Y115       FDPE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y115       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049    -0.695 f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.162    -0.533    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X118Y114       FDPE                                         f  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_static_bd_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R11                                               0.000     0.000 r  fabric_clk_p (IN)
                         net (fo=0)                   0.000     0.000    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HRIODIFFINBUF_X0Y83  DIFFINBUF (Prop_DIFFINBUF_HRIODIFFINBUF_DIFF_IN_P_O)
                                                      0.535     0.535 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.043     0.578    static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    R11                  IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.600 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.017    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_in1_static_bd_clk_wiz_0_0
    MMCME3_ADV_X2Y6      MMCME3_ADV (Prop_MMCME3_ADV_CLKIN1_CLKOUT0)
                                                     -3.248    -2.231 r  static_bd_i/static_bd_i/clk_wiz_0/inst/mmcme3_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.209    -2.022    static_bd_i/static_bd_i/clk_wiz_0/inst/clk_out1_static_bd_clk_wiz_0_0
    BUFGCE_X2Y156        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031    -1.991 r  static_bd_i/static_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X4Y3 (CLOCK_ROOT)    net (fo=949, routed)         1.463    -0.528    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[1->0]   
    SLICE_X118Y114       FDPE                                         r  static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.175    -0.703    
    SLICE_X118Y114       FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005    -0.698    static_bd_i/static_bd_i/cfg_flash_interface_0/inst/program_data_fifo_INST/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  0.165    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (s_axi_aclk rise@4.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.237ns (32.114%)  route 0.501ns (67.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 6.841 - 4.000 ) 
    Source Clock Delay      (SCD):    3.379ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.379ns (routing 0.699ns, distribution 2.680ns)
  Clock Net Delay (Destination): 2.841ns (routing 0.632ns, distribution 2.209ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       3.379     3.379    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/s_aclk
    SLICE_X83Y118        FDRE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.496 r  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.075     3.571    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X83Y118        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.120     3.691 f  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.426     4.117    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_2
    SLICE_X83Y120        FDPE                                         f  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      4.000     4.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     4.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       2.841     6.841    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X83Y120        FDPE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.082     6.923    
                         clock uncertainty           -0.035     6.888    
    SLICE_X83Y120        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082     6.806    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.806    
                         arrival time                          -4.117    
  -------------------------------------------------------------------
                         slack                                  2.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock s_axi_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.112ns (27.930%)  route 0.289ns (72.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Net Delay (Source):      1.398ns (routing 0.335ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.723ns (routing 0.380ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.398     1.398    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y120        FDPE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y120        FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.447 f  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.136     1.583    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X84Y119        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.063     1.646 f  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0/O
                         net (fo=3, routed)           0.153     1.799    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_2
    SLICE_X84Y119        FDPE                                         f  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y47        BUFG_GT                      0.000     0.000 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_clk_i/bufg_gt_userclk/O
    X5Y3 (CLOCK_ROOT)    net (fo=42339, routed)       1.723     1.723    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X84Y119        FDPE                                         r  rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.055     1.668    
    SLICE_X84Y119        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.673    rp_bd_i/rp_bd_i/axi_interconnect_1/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.126    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  static_bd_i/static_bd_i/xdma_0/inst/sys_clk
  To Clock:  static_bd_i/static_bd_i/xdma_0/inst/sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE
                            (recovery check against rising-edge clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@10.000ns - static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        1.356ns  (logic 0.118ns (8.702%)  route 1.238ns (91.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.120ns = ( 12.120 - 10.000 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.026ns (routing 0.746ns, distribution 1.280ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.678ns, distribution 1.113ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.082     0.082    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         2.026     2.423    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/diff_clock_rtl_clk_n[0]
    SLICE_X132Y51        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y51        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     2.541 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=253, routed)         1.238     3.779    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X142Y51        FDPE                                         f  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                     10.000    10.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000    10.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.046    10.046    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283    10.329 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         1.791    12.120    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/diff_clock_rtl_clk_n[0]
    SLICE_X142Y51        FDPE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg/C
                         clock pessimism              0.188    12.308    
                         clock uncertainty           -0.035    12.272    
    SLICE_X142Y51        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.082    12.190    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/gtreset_reg
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  8.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR
                            (removal check against rising-edge clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns - static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.048ns (9.231%)  route 0.472ns (90.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Net Delay (Source):      0.867ns (routing 0.351ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.075ns (routing 0.397ns, distribution 0.678ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.018     0.018    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         0.867     0.985    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/diff_clock_rtl_clk_n[0]
    SLICE_X132Y51        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y51        FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.033 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r_reg[7]/Q
                         net (fo=253, routed)         0.472     1.505    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/rrst_n_r[7]
    SLICE_X141Y60        FDCE                                         f  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock static_bd_i/static_bd_i/xdma_0/inst/sys_clk rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X1Y1    IBUFDS_GTE3                  0.000     0.000 r  static_bd_i/static_bd_i/util_ds_buf_1/U0/USE_IBUFDS_GTE3.GEN_IBUFDS_GTE3[0].IBUFDS_GTE3_I/ODIV2
                         net (fo=2, routed)           0.035     0.035    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/sys_clk
    BUFG_GT_X1Y27        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/bufg_gt_sysclk/O
    X5Y0 (CLOCK_ROOT)    net (fo=465, routed)         1.075     1.240    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/diff_clock_rtl_clk_n[0]
    SLICE_X141Y60        FDCE                                         r  static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]/C
                         clock pessimism             -0.093     1.147    
    SLICE_X141Y60        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                      0.005     1.152    static_bd_i/static_bd_i/xdma_0/inst/pcie3_ip_i/inst/gt_top_i/phy_rst_i/cpllreset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.353    





