{"gems":{"name":"rggen-vhdl","downloads":6920,"version":"0.10.0","version_created_at":"2024-02-28T13:26:39.353Z","version_downloads":16,"platform":"ruby","authors":"Taichi Ishitani","info":"VHDL writer plugin for RgGen","licenses":["MIT"],"metadata":{"wiki_uri":"https://github.com/rggen/rggen/wiki","bug_tracker_uri":"https://github.com/rggen/rggen/issues","source_code_uri":"https://github.com/rggen/rggen-vhdl","mailing_list_uri":"https://groups.google.com/d/forum/rggen","rubygems_mfa_required":"true"},"yanked":false,"sha":"1d0bc4298133ceb23a4280ebd74a757bcf7cbef705bc8af59e44f50f0365ce01","project_uri":"https://rubygems.org/gems/rggen-vhdl","gem_uri":"https://rubygems.org/gems/rggen-vhdl-0.10.0.gem","homepage_uri":"https://github.com/rggen/rggen-vhdl","wiki_uri":"https://github.com/rggen/rggen/wiki","documentation_uri":null,"mailing_list_uri":"https://groups.google.com/d/forum/rggen","source_code_uri":"https://github.com/rggen/rggen-vhdl","bug_tracker_uri":"https://github.com/rggen/rggen/issues","changelog_uri":null,"funding_uri":null,"dependencies":{"development":[],"runtime":[{"name":"rggen-systemverilog","requirements":">= 0.33.0"}]}},"vcs_name":"GitHub","ci":1,"github_actions":1,"vcs_uri":"https://github.com/rggen/rggen-vhdl"}