// Seed: 879408000
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wire id_2
);
  logic id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd37
) (
    input tri id_0,
    input wor id_1,
    output wire id_2,
    input wor id_3,
    output tri0 id_4,
    input supply1 id_5,
    input tri _id_6,
    input supply0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output logic id_10,
    output wor id_11
);
  always @(1);
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire [id_6 : id_6] id_13;
  assign id_4 = -1'd0;
  logic id_14 = id_5;
  wand  id_15;
  parameter id_16 = 1;
  parameter id_17 = id_16;
  assign id_15 = -1;
  assign id_14 = 1;
  assign id_14 = id_16[1];
  always id_10 = {id_5, -1} !== id_1;
endmodule
